{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481269798142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481269798149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 08:49:57 2016 " "Processing started: Fri Dec 09 08:49:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481269798149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269798149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269798149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481269802571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481269802571 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269815099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:20 Progress: Loading quartus/soc_system.qsys " "2016.12.09.08:50:20 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269820830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:21 Progress: Reading input file " "2016.12.09.08:50:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269821610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:21 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\] " "2016.12.09.08:50:21 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269821786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:23 Progress: Parameterizing module address_span_extender_0 " "2016.12.09.08:50:23 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269823648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:23 Progress: Adding clk_0 \[clock_source 16.0\] " "2016.12.09.08:50:23 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269823653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:23 Progress: Parameterizing module clk_0 " "2016.12.09.08:50:23 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269823813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:23 Progress: Adding hps_0 \[altera_hps 16.0\] " "2016.12.09.08:50:23 Progress: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269823813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Parameterizing module hps_0 " "2016.12.09.08:50:25 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\] " "2016.12.09.08:50:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Parameterizing module jtag_uart_0 " "2016.12.09.08:50:25 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Adding lt24_0 \[lt24 1.0\] " "2016.12.09.08:50:25 Progress: Adding lt24_0 \[lt24 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Parameterizing module lt24_0 " "2016.12.09.08:50:25 Progress: Parameterizing module lt24_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\] " "2016.12.09.08:50:25 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Parameterizing module nios2_gen2_0 " "2016.12.09.08:50:25 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\] " "2016.12.09.08:50:25 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269825980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:26 Progress: Parameterizing module onchip_memory2_0 " "2016.12.09.08:50:26 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269826006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:26 Progress: Building connections " "2016.12.09.08:50:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269826007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:26 Progress: Parameterizing connections " "2016.12.09.08:50:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269826061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:26 Progress: Validating " "2016.12.09.08:50:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269826064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.09.08:50:39 Progress: Done reading input file " "2016.12.09.08:50:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269839150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842015 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269842019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269844150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269851180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269851180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269857481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269857485 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269857543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269858265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269858840 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269858843 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269858845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7144_8130704111509399234.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0002_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7144_8130704111509399234.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0002_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0: \"soc_system\" instantiated lt24 \"lt24_0\" " "Lt24_0: \"soc_system\" instantiated lt24 \"lt24_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269860973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269861351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269861362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/TEMP/alt7144_8130704111509399234.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/TEMP/alt7144_8130704111509399234.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269861362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269862298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269862308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269864641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269864890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269865109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269865332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269865557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269867119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269867944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Programs/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/Programs/altera_lite/16.0/quartus/bin64//perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/TEMP/alt7144_8130704111509399234.dir/0008_cpu_gen/ --quartus_bindir=C:/Programs/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0008_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Programs/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/Programs/altera_lite/16.0/quartus/bin64//perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/TEMP/alt7144_8130704111509399234.dir/0008_cpu_gen/ --quartus_bindir=C:/Programs/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/TEMP/alt7144_8130704111509399234.dir/0008_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269868929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:10 (*) Starting Nios II generation " "Cpu: # 2016.12.09 08:51:10 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:10 (*)   Checking for plaintext license. " "Cpu: # 2016.12.09 08:51:10 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.12.09 08:51:11 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.12.09 08:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.12.09 08:51:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Plaintext license not found. " "Cpu: # 2016.12.09 08:51:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.12.09 08:51:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.12.09 08:51:11 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.12.09 08:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.12.09 08:51:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.12.09 08:51:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.12.09 08:51:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)   Creating all objects for CPU " "Cpu: # 2016.12.09 08:51:11 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:11 (*)     Testbench " "Cpu: # 2016.12.09 08:51:11 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:12 (*)     Instruction decoding " "Cpu: # 2016.12.09 08:51:12 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:12 (*)       Instruction fields " "Cpu: # 2016.12.09 08:51:12 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:12 (*)       Instruction decodes " "Cpu: # 2016.12.09 08:51:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:13 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.12.09 08:51:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:13 (*)       Instruction controls " "Cpu: # 2016.12.09 08:51:13 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:13 (*)     Pipeline frontend " "Cpu: # 2016.12.09 08:51:13 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:13 (*)     Pipeline backend " "Cpu: # 2016.12.09 08:51:13 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:16 (*)   Generating RTL from CPU objects " "Cpu: # 2016.12.09 08:51:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:19 (*)   Creating encrypted RTL " "Cpu: # 2016.12.09 08:51:19 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.09 08:51:20 (*) Done Nios II generation " "Cpu: # 2016.12.09 08:51:20 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lt24_0_avalon_master_translator\" " "Lt24_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lt24_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\" " "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lt24_0_avalon_master_agent\" " "Lt24_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lt24_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\" " "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\" " "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\" " "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269880641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269881380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269918324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269918357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 45 modules, 120 files " "Soc_system: Done \"soc_system\" with 45 modules, 120 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269918357 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269920861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_top-rtl " "Found design unit 1: lcd_top-rtl" {  } { { "../hdl/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928306 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../hdl/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Slave-RTL " "Found design unit 1: LCD_Slave-RTL" {  } { { "../hdl/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928309 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Slave " "Found entity 1: LCD_Slave" {  } { { "../hdl/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Master-RTL " "Found design unit 1: LCD_Master-RTL" {  } { { "../hdl/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_master.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928312 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Master " "Found entity 1: LCD_Master" {  } { { "../hdl/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/lcd_fifo_inst.vhd " "Can't analyze file -- file ../hdl/lcd_fifo_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481269928316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-rtl " "Found design unit 1: lcd_controller-rtl" {  } { { "../hdl/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928319 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "../hdl/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928322 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_fifo-SYN " "Found design unit 1: lcd_fifo-SYN" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928377 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928385 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928385 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928385 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928410 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-rtl " "Found design unit 1: lcd_controller-rtl" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928529 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Master-RTL " "Found design unit 1: LCD_Master-RTL" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928532 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Master " "Found entity 1: LCD_Master" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Slave-RTL " "Found design unit 1: LCD_Slave-RTL" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928534 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Slave " "Found entity 1: LCD_Slave" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_top-rtl " "Found design unit 1: lcd_top-rtl" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928537 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928556 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928556 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928556 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928556 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928588 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928592 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928596 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928599 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928602 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928606 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928610 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928638 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481269928640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928641 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269928648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269928648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269929720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269929720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1481269929723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481269929972 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929973 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929973 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929973 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(41) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(41): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal \"GPIO_0_LT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DCLK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal \"GPIO_0_LT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal \"GPIO_0_LT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_LCD_ON DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal \"GPIO_0_LT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal \"GPIO_0_LT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929974 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66): used implicit default value for signal \"GPIO_1_D5M_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929975 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_TRIGGER DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70): used implicit default value for signal \"GPIO_1_D5M_TRIGGER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929975 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_XCLKIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71): used implicit default value for signal \"GPIO_1_D5M_XCLKIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269929975 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|altera_address_span_extender:address_span_extender_0\"" {  } { { "db/ip/soc_system/soc_system.v" "address_span_extender_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481269930216 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930216 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930224 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269930226 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930278 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1481269930283 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930284 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1481269930292 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930292 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481269930391 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481269930391 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930401 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930412 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930412 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930412 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481269930412 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269930639 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481269930639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269930699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269930699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930939 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1481269930941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269930949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269930994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269931886 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481269931886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269931962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269931962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269931989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269931989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269931991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269932020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269932093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269932173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269932246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269932719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269932719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269932719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269932719 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481269932719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top soc_system:u0\|lcd_top:lt24_0 " "Elaborating entity \"lcd_top\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\"" {  } { { "db/ip/soc_system/soc_system.v" "lt24_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL " "Elaborating entity \"lcd_controller\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "CTRL" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932864 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_word lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"curr_word\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932869 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[16\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[16\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932871 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[17\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[17\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[18\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[18\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[19\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[19\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[20\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[20\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[21\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[21\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[22\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[22\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[23\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[23\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[24\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[24\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[25\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[25\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[26\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[26\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[27\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[27\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932872 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[28\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[28\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932873 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[29\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[29\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932873 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[30\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[30\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932873 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[31\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[31\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932873 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Master soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST " "Elaborating entity \"LCD_Master\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "MAST" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932918 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BURST_LENGTH lcd_master.vhd(45) " "VHDL Signal Declaration warning at lcd_master.vhd(45): used explicit default value for signal \"BURST_LENGTH\" because signal was never assigned a value" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1481269932919 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "len_reg lcd_master.vhd(63) " "VHDL Process Statement warning at lcd_master.vhd(63): signal \"len_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932920 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(63) " "VHDL Process Statement warning at lcd_master.vhd(63): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932920 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(86) " "VHDL Process Statement warning at lcd_master.vhd(86): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932920 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_COUNT lcd_master.vhd(86) " "VHDL Process Statement warning at lcd_master.vhd(86): signal \"BURST_COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932920 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_master.vhd(90) " "VHDL Process Statement warning at lcd_master.vhd(90): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932920 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(91) " "VHDL Process Statement warning at lcd_master.vhd(91): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_counter lcd_master.vhd(99) " "VHDL Process Statement warning at lcd_master.vhd(99): signal \"word_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(99) " "VHDL Process Statement warning at lcd_master.vhd(99): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(100) " "VHDL Process Statement warning at lcd_master.vhd(100): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_master.vhd(101) " "VHDL Process Statement warning at lcd_master.vhd(101): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(101) " "VHDL Process Statement warning at lcd_master.vhd(101): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932921 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(107) " "VHDL Process Statement warning at lcd_master.vhd(107): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932922 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Address lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Address\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932923 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_ByteEnable lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_ByteEnable\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Rd lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Rd\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Burstcount lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Burstcount\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ML_Busy lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"ML_Busy\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_Wr lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"FIFO_Wr\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_WrData lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"FIFO_WrData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_reg lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"addr_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_reg lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"len_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932924 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "burst_counter lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"burst_counter\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932925 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "word_counter lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"word_counter\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932925 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[0\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932928 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[1\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932928 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[2\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932928 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[3\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932928 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[4\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[5\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[6\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[7\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[8\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[9\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[10\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[11\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932929 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[12\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[13\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[14\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[15\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[16\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[17\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[18\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[19\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[20\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932930 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[21\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[22\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[23\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[24\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[25\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[26\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[27\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[28\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[29\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932931 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[30\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[31\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[0\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[1\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[2\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[3\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[4\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[5\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932932 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[6\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[7\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[8\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[9\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[10\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[11\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[12\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[13\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932933 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[14\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[15\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[16\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[17\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[18\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[19\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[20\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[21\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932934 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[22\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[23\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[24\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[25\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[26\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[27\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[28\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[29\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[30\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932935 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[31\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[4\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[5\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[6\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[7\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[8\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[9\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[10\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[11\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[12\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932936 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[13\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[14\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[15\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[16\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[17\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[18\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[19\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[20\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[21\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[22\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932937 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[23\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[24\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[25\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[26\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[27\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[28\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[29\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[30\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932938 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932939 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932939 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932940 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[9\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[10\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[11\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[12\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[13\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[14\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[15\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[16\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[17\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932941 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[18\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[19\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[20\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[21\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[22\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[23\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[24\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[25\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932942 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[26\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[27\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[28\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[29\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[30\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[31\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[0\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[1\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[2\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[3\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[4\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[5\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[6\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[7\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[8\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[9\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[10\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[11\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[12\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932944 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[13\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[14\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[15\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[16\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[17\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[18\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[19\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[20\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932945 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[21\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[22\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[23\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[24\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[25\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[26\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[27\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[28\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[29\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[30\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932946 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[31\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_Wr lcd_master.vhd(59) " "Inferred latch for \"FIFO_Wr\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_Busy lcd_master.vhd(59) " "Inferred latch for \"ML_Busy\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[4\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932947 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[5\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[6\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[7\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Rd lcd_master.vhd(59) " "Inferred latch for \"AM_Rd\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932948 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[4\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[5\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[6\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[7\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[8\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[9\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[10\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932949 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[11\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[12\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[13\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[14\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[15\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[16\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[17\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[18\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932950 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[19\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[20\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[21\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[22\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[23\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[24\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[25\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[26\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[27\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932951 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[28\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932952 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[29\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932952 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[30\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932952 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[31\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932952 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Slave soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV " "Elaborating entity \"LCD_Slave\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "SLAV" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269932975 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_slave.vhd(92) " "VHDL Process Statement warning at lcd_slave.vhd(92): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932977 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "len_reg lcd_slave.vhd(95) " "VHDL Process Statement warning at lcd_slave.vhd(95): signal \"len_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481269932977 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_RdData lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_RdData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_IRQ lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_IRQ\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_WaitRequest lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_WaitRequest\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_DC_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_DC_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_Wr_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_Wr_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_Rd_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_Rd_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_WrData lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_WrData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932980 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_Address lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_Address\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932981 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_Length lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_Length\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932981 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_StartDMA lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_StartDMA\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932981 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_reg lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"addr_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932982 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_reg lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"len_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481269932982 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[0\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[1\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[2\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[3\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[4\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[5\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932986 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[6\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[7\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[8\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[9\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[10\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[11\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[12\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932987 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[13\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[14\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[15\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[16\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[17\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[18\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[19\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[20\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[21\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[22\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[23\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[24\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[25\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[26\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[27\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[28\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[29\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932990 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[30\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[31\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932991 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932992 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932992 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932992 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932992 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[9\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932992 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[10\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[11\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[12\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[13\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[14\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[15\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[16\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932993 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[17\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[18\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[19\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[20\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[21\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[22\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[23\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932994 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[24\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[25\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[26\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[27\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[28\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[29\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[30\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[31\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932995 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_StartDMA lcd_slave.vhd(56) " "Inferred latch for \"MS_StartDMA\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[0\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[1\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[2\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[3\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[4\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[5\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[6\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[7\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[8\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[9\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[10\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[11\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[12\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[13\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[14\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[15\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[16\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[17\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[18\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[19\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[20\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[21\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[22\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[23\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[24\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[25\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[26\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932998 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[27\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[28\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[29\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[30\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[31\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[0\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269932999 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[1\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[2\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[3\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[4\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[5\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[6\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933000 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[7\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[8\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[9\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[10\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[11\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[12\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[13\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[14\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933001 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[15\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[16\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[17\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[18\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[19\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[20\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[21\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933002 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[22\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[23\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[24\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[25\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[26\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[27\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933003 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[28\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[29\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[30\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[31\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[0\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[1\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933004 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[2\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[3\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[4\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[5\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[6\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[7\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[8\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[9\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933005 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[10\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[11\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[12\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[13\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[14\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[15\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_Rd_n lcd_slave.vhd(56) " "Inferred latch for \"LS_Rd_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933006 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_Wr_n lcd_slave.vhd(56) " "Inferred latch for \"LS_Wr_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_DC_n lcd_slave.vhd(56) " "Inferred latch for \"LS_DC_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_WaitRequest lcd_slave.vhd(56) " "Inferred latch for \"AS_WaitRequest\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_IRQ lcd_slave.vhd(56) " "Inferred latch for \"AS_IRQ\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[0\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[1\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[2\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[3\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933007 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[4\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933008 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[5\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933008 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[6\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933008 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[7\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933008 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[8\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933008 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[9\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[10\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[11\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[12\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[13\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[14\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933009 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[15\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[16\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[17\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[18\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[19\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[20\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[21\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933010 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[22\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[23\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[24\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[25\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[26\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[27\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[28\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933011 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[29\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933012 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[30\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933012 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[31\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933012 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO " "Elaborating entity \"lcd_fifo\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "FIFO" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\"" {  } { { "../hdl/lcd_fifo.vhd" "scfifo_component" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\"" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 16 " "Parameter \"almost_full_value\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269933386 ""}  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481269933386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l9c1 " "Found entity 1: scfifo_l9c1" {  } { { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l9c1 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated " "Elaborating entity \"scfifo_l9c1\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0t91 " "Found entity 1: a_dpfifo_0t91" {  } { { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0t91 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo " "Elaborating entity \"a_dpfifo_0t91\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\"" {  } { { "db/scfifo_l9c1.tdf" "dpfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_t7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|a_fefifo_t7f:fifo_state " "Elaborating entity \"a_fefifo_t7f\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_0t91.tdf" "fifo_state" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_0h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_0h7:count_usedw " "Elaborating entity \"cntr_0h7\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_0h7:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_t7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\"" {  } { { "db/a_dpfifo_0t91.tdf" "FIFOram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269933778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269933778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|cntr_kgb:rd_ptr_count " "Elaborating entity \"cntr_kgb\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|cntr_kgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0t91.tdf" "rd_ptr_count" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "nios2_gen2_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269933866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269934641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_data" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 6962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269934758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269934901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269935040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269935040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_tag" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_tgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269935311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269935311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_bht_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_bht" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269935556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269935556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269935778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269935778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_mult_cell soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_mult_cell" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269935962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269936066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269936066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269936867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269937439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_tag" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269938963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269938997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_5pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269939083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269939083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_data" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269939254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269939254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_victim_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_victim" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269939434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269939434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 10157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269939970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269940860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269940860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269940992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory2_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481269941666 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481269941666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oj1 " "Found entity 1: altsyncram_4oj1" {  } { { "db/altsyncram_4oj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269941758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269941758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oj1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated " "Elaborating entity \"altsyncram_4oj1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269941759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269943164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269943164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_4oj1.tdf" "decode3" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269943167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269943251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269943251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_4oj1.tdf" "mux2" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269943253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269943638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lt24_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lt24_0_avalon_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_0_avalon_slave_0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_slave_0_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lt24_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lt24_0_avalon_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_burst_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481269944851 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269944997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269945688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269946196 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1481269949429 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481269952446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.12.09.08:52:40 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl " "2016.12.09.08:52:40 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269960993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269964212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269964429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269967604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269967791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269968033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269968353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269968364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269968365 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481269969112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/alt_sld_fab.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269969627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269969627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269969857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269969857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269969864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269969864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269969984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269969984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269970125 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269970125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269970125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481269970240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269970240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[1\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[1\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972740 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[2\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[2\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[3\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[3\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[4\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[4\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[5\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[5\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[6\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[6\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[7\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[7\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[8\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[8\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[9\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[9\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[10\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[10\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[11\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[11\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[12\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[12\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[13\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[13\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[14\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[14\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[15\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[15\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[16\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[17\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[18\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[19\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[20\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[21\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[22\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[23\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[24\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[25\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[26\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[27\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[28\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[29\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[30\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[31\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[5\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[5\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[6\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[6\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[7\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[7\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[8\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[8\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[9\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[9\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[10\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[10\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[11\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[11\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[12\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[12\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[13\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[13\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[14\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[14\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[15\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[15\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[16\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[17\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[18\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[19\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[20\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[21\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[22\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[23\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[24\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[25\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[26\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[27\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[28\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[29\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[30\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[31\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[0\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|addr_reg\[0\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[4\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|addr_reg\[4\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[13\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[13\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[12\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[12\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[11\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[11\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[10\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[10\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[9\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[9\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[8\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[8\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[7\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[7\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[6\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[6\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[5\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[5\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[4\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[4\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[3\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[3\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[2\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[2\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[1\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[1\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[0\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[0\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[17\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[18\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[19\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[20\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[21\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[22\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[23\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[24\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[25\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[26\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[27\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[28\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[29\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[30\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[31\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[16\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[15\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[15\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[14\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|len_reg\[14\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269972793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[16\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[17\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[18\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[19\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[20\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[21\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[22\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[23\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[24\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[25\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[26\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[27\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[28\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[29\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[30\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[31\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_Wr " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_Wr\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[0\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[0\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[1\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[1\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[2\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[2\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[3\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[3\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[4\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[4\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[5\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[5\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[6\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[6\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[7\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[7\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[8\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[8\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[9\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[9\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[10\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[10\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[11\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[11\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[12\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[12\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[13\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[13\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[14\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[14\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[15\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|FIFO_WrData\[15\]\" is permanently enabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[0\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[0\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[1\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[1\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[2\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[2\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[3\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[3\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[4\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[4\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[5\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[5\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[6\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[6\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[7\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[7\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[8\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[8\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[9\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[9\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[10\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[10\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[11\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[11\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[12\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[12\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[13\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[13\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[14\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[14\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[15\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[15\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[16\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[17\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[18\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[19\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[20\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[21\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[22\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[23\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[24\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[25\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[26\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[27\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[28\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[29\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[30\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\|burst_counter\[31\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269978489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[16\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[16\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[17\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[17\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[18\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[18\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[19\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[19\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[20\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[20\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[21\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[21\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[22\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[22\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[23\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[23\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[24\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[24\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[25\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[25\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[26\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[26\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[27\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[27\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[28\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[28\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[29\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[29\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[30\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[30\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[31\] " "LATCH primitive \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\|curr_word\[31\]\" is permanently disabled" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1481269979245 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 40 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 70 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 160 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 220 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 250 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 280 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 310 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 340 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 370 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 400 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 430 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 460 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 490 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 520 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 550 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 580 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 610 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 640 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 670 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 700 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 730 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 760 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 790 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 820 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 850 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 880 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 910 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 940 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 970 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481269979252 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481269979252 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 100 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979270 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 130 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979270 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_l9c1:auto_generated\|a_dpfifo_0t91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_0us1.tdf" 190 2 0 } } { "db/a_dpfifo_0t91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_0t91.tdf" 43 2 0 } } { "db/scfifo_l9c1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_l9c1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269979270 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_fifo:FIFO|scfifo:scfifo_component|scfifo_l9c1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481269979270 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481269979270 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1481269981165 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1481269981165 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1481269981303 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1481269981303 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1481269981303 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1481269981304 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1481269981304 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481269981342 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D5M_SCLK " "bidirectional pin \"GPIO_1_D5M_SCLK\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D5M_SDATA " "bidirectional pin \"GPIO_1_D5M_SDATA\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1481269981614 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1481269981614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Ports D and ENA on the latch are fed by the same signal soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481269981643 ""}  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481269981643 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 100 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269985800 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1481269985800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_ADC_CS_N GND " "Pin \"GPIO_0_LT24_ADC_CS_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_ADC_DCLK GND " "Pin \"GPIO_0_LT24_ADC_DCLK\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_ADC_DIN GND " "Pin \"GPIO_0_LT24_ADC_DIN\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_CS_N GND " "Pin \"GPIO_0_LT24_CS_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[0\] GND " "Pin \"GPIO_0_LT24_D\[0\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[1\] GND " "Pin \"GPIO_0_LT24_D\[1\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[2\] GND " "Pin \"GPIO_0_LT24_D\[2\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[3\] GND " "Pin \"GPIO_0_LT24_D\[3\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[4\] GND " "Pin \"GPIO_0_LT24_D\[4\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[5\] GND " "Pin \"GPIO_0_LT24_D\[5\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[6\] GND " "Pin \"GPIO_0_LT24_D\[6\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[7\] GND " "Pin \"GPIO_0_LT24_D\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[8\] GND " "Pin \"GPIO_0_LT24_D\[8\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[9\] GND " "Pin \"GPIO_0_LT24_D\[9\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[10\] GND " "Pin \"GPIO_0_LT24_D\[10\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[11\] GND " "Pin \"GPIO_0_LT24_D\[11\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[12\] GND " "Pin \"GPIO_0_LT24_D\[12\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[13\] GND " "Pin \"GPIO_0_LT24_D\[13\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[14\] GND " "Pin \"GPIO_0_LT24_D\[14\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_D\[15\] GND " "Pin \"GPIO_0_LT24_D\[15\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_LCD_ON GND " "Pin \"GPIO_0_LT24_LCD_ON\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_RD_N GND " "Pin \"GPIO_0_LT24_RD_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_RESET_N GND " "Pin \"GPIO_0_LT24_RESET_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_RS GND " "Pin \"GPIO_0_LT24_RS\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_LT24_WR_N GND " "Pin \"GPIO_0_LT24_WR_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D5M_RESET_N GND " "Pin \"GPIO_1_D5M_RESET_N\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D5M_TRIGGER GND " "Pin \"GPIO_1_D5M_TRIGGER\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_TRIGGER"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D5M_XCLKIN GND " "Pin \"GPIO_1_D5M_XCLKIN\" is stuck at GND" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481269985805 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_XCLKIN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481269985805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269986364 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481269989229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269989737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269990625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg " "Generated suppressed messages file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269992253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 0 0 0 " "Adding 18 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481269998725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481269998725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_LT24_ADC_BUSY " "No output dependent on input pin \"GPIO_0_LT24_ADC_BUSY\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_LT24_ADC_DOUT " "No output dependent on input pin \"GPIO_0_LT24_ADC_DOUT\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_LT24_ADC_PENIRQ_N " "No output dependent on input pin \"GPIO_0_LT24_ADC_PENIRQ_N\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_0_LT24_ADC_PENIRQ_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[0\] " "No output dependent on input pin \"GPIO_1_D5M_D\[0\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[1\] " "No output dependent on input pin \"GPIO_1_D5M_D\[1\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[2\] " "No output dependent on input pin \"GPIO_1_D5M_D\[2\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[3\] " "No output dependent on input pin \"GPIO_1_D5M_D\[3\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[4\] " "No output dependent on input pin \"GPIO_1_D5M_D\[4\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[5\] " "No output dependent on input pin \"GPIO_1_D5M_D\[5\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[6\] " "No output dependent on input pin \"GPIO_1_D5M_D\[6\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[7\] " "No output dependent on input pin \"GPIO_1_D5M_D\[7\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[8\] " "No output dependent on input pin \"GPIO_1_D5M_D\[8\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[9\] " "No output dependent on input pin \"GPIO_1_D5M_D\[9\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[10\] " "No output dependent on input pin \"GPIO_1_D5M_D\[10\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_D\[11\] " "No output dependent on input pin \"GPIO_1_D5M_D\[11\]\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_FVAL " "No output dependent on input pin \"GPIO_1_D5M_FVAL\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_FVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_LVAL " "No output dependent on input pin \"GPIO_1_D5M_LVAL\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_LVAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_PIXCLK " "No output dependent on input pin \"GPIO_1_D5M_PIXCLK\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_PIXCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_STROBE " "No output dependent on input pin \"GPIO_1_D5M_STROBE\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481269999641 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|GPIO_1_D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481269999641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4929 " "Implemented 4929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3683 " "Implemented 3683 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_RAMS" "383 " "Implemented 383 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1481269999664 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1481269999664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481269999664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 453 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 453 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481269999985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 08:53:19 2016 " "Processing ended: Fri Dec 09 08:53:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481269999985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481269999985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:55 " "Total CPU time (on all processors): 00:05:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481269999985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481269999985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1481270002779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481270002790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 08:53:21 2016 " "Processing started: Fri Dec 09 08:53:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481270002790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481270002790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481270002791 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481270003126 ""}
{ "Info" "0" "" "Project  = ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Project  = ES_mini_project_TRDB_D5M_LT24" 0 0 "Fitter" 0 0 1481270003127 ""}
{ "Info" "0" "" "Revision = ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Revision = ES_mini_project_TRDB_D5M_LT24" 0 0 "Fitter" 0 0 1481270003128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1481270003746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1481270003747 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ES_mini_project_TRDB_D5M_LT24 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"ES_mini_project_TRDB_D5M_LT24\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481270003930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481270004042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481270004042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481270004922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481270004962 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481270014001 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481270014290 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 207 " "No exact pin location assignment(s) for 72 pins of 207 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1481270014937 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 752 14046 14942 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1481270014974 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1481270014974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1481270032572 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G13 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1481270035432 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 2523 global CLKCTRL_G7 " "FPGA_CLK1_50~inputCLKENA0 with 2523 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1481270035432 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1481270035432 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270035433 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1481270042953 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270042966 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1481270042966 ""}
{ "Info" "ISTA_SDC_FOUND" "ES_mini_project.sdc " "Reading SDC File: 'ES_mini_project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1481270043105 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043105 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1481270043130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043890 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043892 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043892 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043897 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043898 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043898 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043899 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043900 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043900 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043901 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043901 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043902 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043903 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043903 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043904 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043904 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043905 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043905 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043906 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043907 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043907 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043908 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043908 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043909 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043909 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043910 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043910 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043911 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043911 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043912 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043912 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043913 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043913 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043915 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043916 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043916 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043917 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043917 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043918 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043918 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043919 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043919 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043920 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043920 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043921 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043921 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043922 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043923 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043923 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043924 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043924 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043925 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043925 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043926 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043926 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043927 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043927 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043929 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043929 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043930 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043930 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043931 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043931 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043932 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043932 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043932 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043933 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043933 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043934 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043935 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043935 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043936 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043936 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043936 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043937 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043937 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043937 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043938 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043938 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043938 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043939 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043939 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043939 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043940 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043940 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043940 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043941 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043941 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043941 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043942 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043942 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043942 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043943 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043943 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043943 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043944 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043944 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043945 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043945 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043945 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043946 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043946 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043946 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043947 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043947 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043948 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043948 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043949 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043949 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043949 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043950 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043950 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043950 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043951 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043951 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043951 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043952 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043952 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043952 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043953 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043953 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043953 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043954 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043954 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043954 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043955 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043955 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481270043955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043955 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270043956 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481270043956 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481270043956 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270043996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481270043996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270043996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481270043996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270043997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481270043997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270043997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481270043997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270043997 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481270043997 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.READ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270044013 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1481270044013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1481270044193 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1481270044193 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270044222 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1481270044222 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1481270044226 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481270044227 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481270044227 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481270044540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481270044541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481270044544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481270044555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481270044580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481270044602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481270044604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481270044615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481270045263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1481270045275 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1481270045275 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1481270045275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481270045275 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_0 " "Node \"ARDUINO_IO_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_1 " "Node \"ARDUINO_IO_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_10 " "Node \"ARDUINO_IO_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_11 " "Node \"ARDUINO_IO_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_12 " "Node \"ARDUINO_IO_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_13 " "Node \"ARDUINO_IO_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_14 " "Node \"ARDUINO_IO_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_15 " "Node \"ARDUINO_IO_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_2 " "Node \"ARDUINO_IO_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_3 " "Node \"ARDUINO_IO_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_4 " "Node \"ARDUINO_IO_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_5 " "Node \"ARDUINO_IO_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_6 " "Node \"ARDUINO_IO_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_7 " "Node \"ARDUINO_IO_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_8 " "Node \"ARDUINO_IO_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_9 " "Node \"ARDUINO_IO_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_0 " "Node \"GPIO_0_LT24_D_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_1 " "Node \"GPIO_0_LT24_D_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_10 " "Node \"GPIO_0_LT24_D_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_11 " "Node \"GPIO_0_LT24_D_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_12 " "Node \"GPIO_0_LT24_D_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_13 " "Node \"GPIO_0_LT24_D_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_14 " "Node \"GPIO_0_LT24_D_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_15 " "Node \"GPIO_0_LT24_D_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_2 " "Node \"GPIO_0_LT24_D_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_3 " "Node \"GPIO_0_LT24_D_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_4 " "Node \"GPIO_0_LT24_D_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_5 " "Node \"GPIO_0_LT24_D_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_6 " "Node \"GPIO_0_LT24_D_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_7 " "Node \"GPIO_0_LT24_D_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_8 " "Node \"GPIO_0_LT24_D_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_LT24_D_9 " "Node \"GPIO_0_LT24_D_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_LT24_D_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_0 " "Node \"GPIO_1_D5M_D_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_1 " "Node \"GPIO_1_D5M_D_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_10 " "Node \"GPIO_1_D5M_D_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_11 " "Node \"GPIO_1_D5M_D_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_2 " "Node \"GPIO_1_D5M_D_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_3 " "Node \"GPIO_1_D5M_D_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_4 " "Node \"GPIO_1_D5M_D_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_5 " "Node \"GPIO_1_D5M_D_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_6 " "Node \"GPIO_1_D5M_D_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_7 " "Node \"GPIO_1_D5M_D_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_8 " "Node \"GPIO_1_D5M_D_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5M_D_9 " "Node \"GPIO_1_D5M_D_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_D_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_0 " "Node \"LED_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_1 " "Node \"LED_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_2 " "Node \"LED_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_3 " "Node \"LED_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_4 " "Node \"LED_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_5 " "Node \"LED_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_6 " "Node \"LED_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_7 " "Node \"LED_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1481270046223 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1481270046223 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270046228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481270051252 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1481270055853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270078112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481270102199 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481270112301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270112302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481270120509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1481270134332 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481270134332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1481270145889 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481270145889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270145896 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.29 " "Total time spent on timing analysis during the Fitter is 26.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481270155529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481270155737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481270160490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481270160496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481270165691 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:36 " "Fitter post-fit operations ending: elapsed time is 00:00:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481270191596 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1481270192587 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 573 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 574 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 575 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 576 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 577 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 578 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 579 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 580 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 581 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 582 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 583 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 584 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 585 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 586 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 587 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 588 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 718 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D5M_SCLK a permanently disabled " "Pin GPIO_1_D5M_SCLK has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D5M_SCLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_SCLK" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 738 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_D5M_SDATA a permanently disabled " "Pin GPIO_1_D5M_SDATA has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D5M_SDATA } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5M_SDATA" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 739 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 114 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 713 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1481270192661 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1481270192661 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 661 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 653 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 654 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 655 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 656 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 657 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 658 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 659 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 660 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 662 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 663 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 664 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 665 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 666 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 667 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 668 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 669 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 670 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 671 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 672 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 673 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 686 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 687 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 688 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 689 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 690 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 691 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1481270192663 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1481270192663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.fit.smsg " "Generated suppressed messages file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481270193320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 302 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 302 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3193 " "Peak virtual memory: 3193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481270198843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 08:56:38 2016 " "Processing ended: Fri Dec 09 08:56:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481270198843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481270198843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:54 " "Total CPU time (on all processors): 00:07:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481270198843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481270198843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481270201584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481270201594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 08:56:41 2016 " "Processing started: Fri Dec 09 08:56:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481270201594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481270201594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481270201594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1481270204834 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481270213989 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1481270213990 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1481270214353 ""}
{ "Info" "OPGMIO_TIME_LIMITED_SOF" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24_time_limited.sof " "File D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24_time_limited.sof contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "File %1!s! contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24_time_limited.sof 6AF7 00A2 " "SRAM Object File D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00A2" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1481270214559 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1481270215231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481270215566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 08:56:55 2016 " "Processing ended: Fri Dec 09 08:56:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481270215566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481270215566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481270215566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481270215566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481270216570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481270218070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481270218080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 08:56:57 2016 " "Processing started: Fri Dec 09 08:56:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481270218080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270218080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_sta ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270218080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270218361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270220538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270220539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270220599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270220599 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270222322 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481270222835 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270222835 ""}
{ "Info" "ISTA_SDC_FOUND" "ES_mini_project.sdc " "Reading SDC File: 'ES_mini_project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270223071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270223074 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270223094 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270223117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270223178 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270223179 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270224163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224332 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224336 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224336 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270224340 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224350 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224351 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224351 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224352 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224353 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224353 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224354 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224355 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224355 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224357 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224358 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224359 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224359 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224360 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224361 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224362 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224362 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224363 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224364 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224364 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224366 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224366 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224367 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224368 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224368 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224369 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224370 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224370 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224371 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224372 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224374 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224375 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224375 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224376 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224377 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224377 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224378 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224378 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224379 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224379 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224380 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224380 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224381 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224382 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224383 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224384 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224384 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224385 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224385 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224386 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224387 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224388 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224388 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224388 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224393 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224394 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224395 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224395 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224396 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224396 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224397 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224397 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224397 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224398 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224398 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224399 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224399 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224400 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224401 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224401 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224402 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224402 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224403 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224404 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224404 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224405 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224405 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224406 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224407 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224407 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224408 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224408 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224409 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224409 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224410 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224410 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224411 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224411 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224412 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224412 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224412 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224413 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224413 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224414 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224414 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224414 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224415 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224415 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224416 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224416 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224417 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224417 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224418 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224418 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224419 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224419 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224420 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224420 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224421 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224421 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224422 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224422 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224423 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224423 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224423 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224424 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224424 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224424 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224425 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224425 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224425 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224426 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224426 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224426 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224427 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1481270224427 ""}  } { { "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224427 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/skydrive/documenten/univ/es/git/lcd/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224429 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270224484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224484 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270224484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224484 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270224484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224484 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270224485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224485 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270224485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224485 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.READ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270224515 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224874 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224874 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270224904 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270224904 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270224909 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270224939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.478               0.000 FPGA_CLK1_50  " "    8.478               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.631               0.000 altera_reserved_tck  " "   11.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 FPGA_CLK1_50  " "    0.289               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 altera_reserved_tck  " "    0.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.463 " "Worst-case recovery slack is 3.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.463               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.463               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.560               0.000 FPGA_CLK1_50  " "   13.560               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.513               0.000 altera_reserved_tck  " "   15.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.286 " "Worst-case removal slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.286               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 FPGA_CLK1_50  " "    0.520               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 altera_reserved_tck  " "    0.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 FPGA_CLK1_50  " "    8.870               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.498               0.000 altera_reserved_tck  " "   15.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270225325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225325 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.954 ns " "Worst Case Available Settling Time: 18.954 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270225454 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270225454 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270225576 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270226617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229032 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270229032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229150 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270229150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.463 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229243 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270229243 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.286 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.286" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270229315 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270229315 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229425 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229425 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.564  0.542" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.564  0.542" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229425 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.108     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  2.108     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229425 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.463  0.286" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.463  0.286" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.567  0.434" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.567  0.434" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.424  0.424" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.424  0.424" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.231  0.184" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.231  0.184" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.211  0.211" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.211  0.211" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229426 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270229762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270229892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270241864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270242903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242903 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270242903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242903 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270242903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242903 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270242904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242904 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270242904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242904 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.READ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270242936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270242936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243218 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243218 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270243248 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.960               0.000 FPGA_CLK1_50  " "    8.960               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.740               0.000 altera_reserved_tck  " "   11.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 FPGA_CLK1_50  " "    0.275               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.554 " "Worst-case recovery slack is 3.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.554               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.554               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.898               0.000 FPGA_CLK1_50  " "   13.898               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 altera_reserved_tck  " "   15.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.280               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 FPGA_CLK1_50  " "    0.410               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 altera_reserved_tck  " "    0.802               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270243947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270243947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 FPGA_CLK1_50  " "    8.914               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.485               0.000 altera_reserved_tck  " "   15.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270244007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270244007 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.957 ns " "Worst Case Available Settling Time: 18.957 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270244217 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270244217 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270244556 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270245781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247474 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270247474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247590 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270247590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.554 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.554" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247704 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270247704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.280 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270247818 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270247818 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247982 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247982 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.556  0.536" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.556  0.536" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247982 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.135     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  2.135     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247982 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247982 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.554   0.28" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.554   0.28" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247983 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.573  0.473" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.573  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247983 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.411  0.411" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.411  0.411" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247983 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.247    0.2" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.247    0.2" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247983 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.224  0.224" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.224  0.224" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270247983 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270248304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270248608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270259579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270260878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260878 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270260878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260878 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270260878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260878 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270260879 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260879 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270260879 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260879 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.READ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270260909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270260909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261200 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261201 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270261231 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.434               0.000 FPGA_CLK1_50  " "   12.434               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.949               0.000 altera_reserved_tck  " "   13.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 FPGA_CLK1_50  " "    0.162               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.774 " "Worst-case recovery slack is 3.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.774               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.409               0.000 FPGA_CLK1_50  " "   15.409               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.406               0.000 altera_reserved_tck  " "   16.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 FPGA_CLK1_50  " "    0.339               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.397               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 FPGA_CLK1_50  " "    8.461               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.399               0.000 altera_reserved_tck  " "   15.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270261946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270261946 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.365 ns " "Worst Case Available Settling Time: 19.365 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270262188 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270262188 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270262802 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270264113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267099 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270267099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267372 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270267372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.774 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.774" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267607 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270267607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.397 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270267823 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270267823 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268090 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268090 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.617  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.617  0.569" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268091 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  2.244     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268091 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268091 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.774  0.397" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.774  0.397" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268091 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.63   0.57" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.63   0.57" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268092 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.516  0.516" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.516  0.516" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268092 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.368  0.321" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.368  0.321" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268092 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268092 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270268603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|LS_Rd_n is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270269988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270269988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270269988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270269988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270269988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270269988 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270269989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270269989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Node: soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ " "Latch soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|AS_WaitRequest is being clocked by soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\|state.READ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481270269989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270269989 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV|state.READ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2044" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1717" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1481270270022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270323 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270323 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1481270270355 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.348               0.000 FPGA_CLK1_50  " "   13.348               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.306               0.000 altera_reserved_tck  " "   14.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 FPGA_CLK1_50  " "    0.148               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.872 " "Worst-case recovery slack is 3.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.872               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.872               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.015               0.000 FPGA_CLK1_50  " "   16.015               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.525               0.000 altera_reserved_tck  " "   16.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270270978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270270978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.260 " "Worst-case removal slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 FPGA_CLK1_50  " "    0.260               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 altera_reserved_tck  " "    0.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.373               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270271117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.416               0.000 FPGA_CLK1_50  " "    8.416               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.396               0.000 altera_reserved_tck  " "   15.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481270271248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270271248 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.394 ns " "Worst Case Available Settling Time: 19.394 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481270271432 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270271432 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270272385 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270273567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270276995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270276995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270276995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270276995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270276995 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270276995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277154 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270277154 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.872 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.872" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277297 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270277297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1481270277488 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270277488 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277759 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.596  0.594" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.596  0.594" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.257     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  2.257     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.872  0.373" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.872  0.373" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.627  0.598" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.627  0.598" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277760 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.521  0.521" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.521  0.521" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277761 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.368  0.321" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.368  0.321" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277761 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.294  0.294" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.294  0.294" 0 0 "TimeQuest Timing Analyzer" 0 0 1481270277761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270284060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270284062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 252 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1721 " "Peak virtual memory: 1721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481270285481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 08:58:05 2016 " "Processing ended: Fri Dec 09 08:58:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481270285481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481270285481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481270285481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270285481 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1009 s " "Quartus Prime Full Compilation was successful. 0 errors, 1009 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481270289326 ""}
