

================================================================
== Vitis HLS Report for 'process_post_spike'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.852 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |        Type       |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256  |process_post_spike_Pipeline_STDP_LTP_LOOP  |      100|      100|  1.000 us|  1.000 us|    0|    0|  loop pipeline stp|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 3 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%params_stdp_window_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_stdp_window_val" [src/snn_top_hls.cpp:121]   --->   Operation 20 'read' 'params_stdp_window_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%params_tau_minus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_minus_val" [src/snn_top_hls.cpp:121]   --->   Operation 21 'read' 'params_tau_minus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%params_tau_plus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_plus_val" [src/snn_top_hls.cpp:121]   --->   Operation 22 'read' 'params_tau_plus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%params_a_minus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_minus_val" [src/snn_top_hls.cpp:121]   --->   Operation 23 'read' 'params_a_minus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%params_a_plus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_plus_val" [src/snn_top_hls.cpp:121]   --->   Operation 24 'read' 'params_a_plus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_time_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_time" [src/snn_top_hls.cpp:121]   --->   Operation 25 'read' 'current_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%post_id_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %post_id" [src/snn_top_hls.cpp:121]   --->   Operation 26 'read' 'post_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %post_id_read" [src/snn_top_hls.cpp:129]   --->   Operation 27 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %post_id_read, i32 3, i32 5" [src/snn_top_hls.cpp:129]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i3 %lshr_ln" [src/snn_top_hls.cpp:129]   --->   Operation 29 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_0_addr = getelementptr i32 %p_ZL16post_spike_times_0, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 30 'getelementptr' 'p_ZL16post_spike_times_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_1_addr = getelementptr i32 %p_ZL16post_spike_times_1, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 31 'getelementptr' 'p_ZL16post_spike_times_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_2_addr = getelementptr i32 %p_ZL16post_spike_times_2, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 32 'getelementptr' 'p_ZL16post_spike_times_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_3_addr = getelementptr i32 %p_ZL16post_spike_times_3, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 33 'getelementptr' 'p_ZL16post_spike_times_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_4_addr = getelementptr i32 %p_ZL16post_spike_times_4, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 34 'getelementptr' 'p_ZL16post_spike_times_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_5_addr = getelementptr i32 %p_ZL16post_spike_times_5, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 35 'getelementptr' 'p_ZL16post_spike_times_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_6_addr = getelementptr i32 %p_ZL16post_spike_times_6, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 36 'getelementptr' 'p_ZL16post_spike_times_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_7_addr = getelementptr i32 %p_ZL16post_spike_times_7, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 37 'getelementptr' 'p_ZL16post_spike_times_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%switch_ln129 = switch i3 %trunc_ln129, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6" [src/snn_top_hls.cpp:129]   --->   Operation 38 'switch' 'switch_ln129' <Predicate = true> <Delay = 1.65>
ST_1 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_6_addr" [src/snn_top_hls.cpp:129]   --->   Operation 39 'store' 'store_ln129' <Predicate = (trunc_ln129 == 6)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 40 'br' 'br_ln129' <Predicate = (trunc_ln129 == 6)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_5_addr" [src/snn_top_hls.cpp:129]   --->   Operation 41 'store' 'store_ln129' <Predicate = (trunc_ln129 == 5)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 42 'br' 'br_ln129' <Predicate = (trunc_ln129 == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_4_addr" [src/snn_top_hls.cpp:129]   --->   Operation 43 'store' 'store_ln129' <Predicate = (trunc_ln129 == 4)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 44 'br' 'br_ln129' <Predicate = (trunc_ln129 == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_3_addr" [src/snn_top_hls.cpp:129]   --->   Operation 45 'store' 'store_ln129' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 46 'br' 'br_ln129' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_2_addr" [src/snn_top_hls.cpp:129]   --->   Operation 47 'store' 'store_ln129' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 48 'br' 'br_ln129' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_1_addr" [src/snn_top_hls.cpp:129]   --->   Operation 49 'store' 'store_ln129' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_0_addr" [src/snn_top_hls.cpp:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_7_addr" [src/snn_top_hls.cpp:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (trunc_ln129 == 7)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 54 'br' 'br_ln129' <Predicate = (trunc_ln129 == 7)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_plus_val_read, i8 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:141]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_minus_val_read, i8 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:141]   --->   Operation 56 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.55ns)   --->   "%call_ln121 = call void @process_post_spike_Pipeline_STDP_LTP_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln2, i16 %params_a_minus_val_read, i8 %post_id_read, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:121]   --->   Operation 57 'call' 'call_ln121' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln121 = call void @process_post_spike_Pipeline_STDP_LTP_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln2, i16 %params_a_minus_val_read, i8 %post_id_read, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:121]   --->   Operation 58 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [src/snn_top_hls.cpp:155]   --->   Operation 59 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ post_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_time]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_a_plus_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_a_minus_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_tau_plus_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_tau_minus_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_stdp_window_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL16post_spike_times_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_spike_times_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_spike_times_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weight_update_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specmemcore_ln0               (specmemcore   ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
params_stdp_window_val_read   (read          ) [ 001]
params_tau_minus_val_read     (read          ) [ 000]
params_tau_plus_val_read      (read          ) [ 000]
params_a_minus_val_read       (read          ) [ 001]
params_a_plus_val_read        (read          ) [ 001]
current_time_read             (read          ) [ 001]
post_id_read                  (read          ) [ 001]
trunc_ln129                   (trunc         ) [ 010]
lshr_ln                       (partselect    ) [ 000]
zext_ln129                    (zext          ) [ 000]
p_ZL16post_spike_times_0_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_1_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_2_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_3_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_4_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_5_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_6_addr (getelementptr ) [ 000]
p_ZL16post_spike_times_7_addr (getelementptr ) [ 000]
switch_ln129                  (switch        ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
store_ln129                   (store         ) [ 000]
br_ln129                      (br            ) [ 000]
shl_ln                        (bitconcatenate) [ 001]
shl_ln2                       (bitconcatenate) [ 001]
call_ln121                    (call          ) [ 000]
ret_ln155                     (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="post_id">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_id"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_time">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_time"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="params_a_plus_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_a_plus_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="params_a_minus_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_a_minus_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="params_tau_plus_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_tau_plus_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="params_tau_minus_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_tau_minus_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="params_stdp_window_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_stdp_window_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL16post_spike_times_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL16post_spike_times_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL16post_spike_times_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL16post_spike_times_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL16post_spike_times_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL16post_spike_times_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL16post_spike_times_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL16post_spike_times_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_spike_times_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL15pre_spike_times_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL15pre_spike_times_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL15pre_spike_times_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL15pre_spike_times_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL15pre_spike_times_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL15pre_spike_times_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL15pre_spike_times_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL15pre_spike_times_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_spike_times_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_update_fifo">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_update_fifo"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_post_spike_Pipeline_STDP_LTP_LOOP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="params_stdp_window_val_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_stdp_window_val_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="params_tau_minus_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_tau_minus_val_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="params_tau_plus_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_tau_plus_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="params_a_minus_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_a_minus_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="params_a_plus_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_a_plus_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="current_time_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_time_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="post_id_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="post_id_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_ZL16post_spike_times_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_0_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_ZL16post_spike_times_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_1_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZL16post_spike_times_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_2_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_ZL16post_spike_times_3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_3_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_ZL16post_spike_times_4_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_4_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_ZL16post_spike_times_5_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_5_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_ZL16post_spike_times_6_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_6_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_ZL16post_spike_times_7_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL16post_spike_times_7_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln129_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln129_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln129_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln129_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln129_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln129_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln129_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln129_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="16" slack="0"/>
<pin id="261" dir="0" index="4" bw="16" slack="0"/>
<pin id="262" dir="0" index="5" bw="16" slack="0"/>
<pin id="263" dir="0" index="6" bw="16" slack="0"/>
<pin id="264" dir="0" index="7" bw="16" slack="0"/>
<pin id="265" dir="0" index="8" bw="8" slack="0"/>
<pin id="266" dir="0" index="9" bw="32" slack="0"/>
<pin id="267" dir="0" index="10" bw="32" slack="0"/>
<pin id="268" dir="0" index="11" bw="32" slack="0"/>
<pin id="269" dir="0" index="12" bw="32" slack="0"/>
<pin id="270" dir="0" index="13" bw="32" slack="0"/>
<pin id="271" dir="0" index="14" bw="32" slack="0"/>
<pin id="272" dir="0" index="15" bw="32" slack="0"/>
<pin id="273" dir="0" index="16" bw="32" slack="0"/>
<pin id="274" dir="0" index="17" bw="64" slack="0"/>
<pin id="275" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln121/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln129_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="0" index="3" bw="4" slack="0"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln129_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="switch_ln129_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="3" slack="0"/>
<pin id="323" dir="0" index="4" bw="3" slack="0"/>
<pin id="324" dir="0" index="5" bw="3" slack="0"/>
<pin id="325" dir="0" index="6" bw="3" slack="0"/>
<pin id="326" dir="0" index="7" bw="2" slack="0"/>
<pin id="327" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln129/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="params_stdp_window_val_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="params_stdp_window_val_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="params_a_minus_val_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="params_a_minus_val_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="params_a_plus_val_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="1"/>
<pin id="367" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="params_a_plus_val_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="current_time_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_time_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="post_id_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="post_id_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="shl_ln_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="388" class="1005" name="shl_ln2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="80" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="132" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="132" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="179" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="132" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="172" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="132" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="165" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="132" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="158" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="132" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="151" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="132" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="144" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="132" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="193" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="276"><net_src comp="100" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="277"><net_src comp="102" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="278"><net_src comp="132" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="279"><net_src comp="102" pin="2"/><net_sink comp="256" pin=4"/></net>

<net id="280"><net_src comp="126" pin="2"/><net_sink comp="256" pin=5"/></net>

<net id="281"><net_src comp="120" pin="2"/><net_sink comp="256" pin=7"/></net>

<net id="282"><net_src comp="138" pin="2"/><net_sink comp="256" pin=8"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="256" pin=9"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="256" pin=10"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="256" pin=11"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="256" pin=12"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="256" pin=13"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="256" pin=14"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="256" pin=15"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="256" pin=16"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="256" pin=17"/></net>

<net id="295"><net_src comp="138" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="138" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="317"><net_src comp="306" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="328"><net_src comp="292" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="84" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="86" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="318" pin=5"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="318" pin=6"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="318" pin=7"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="114" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="98" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="336" pin="3"/><net_sink comp="256" pin=3"/></net>

<net id="350"><net_src comp="96" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="108" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="98" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="345" pin="3"/><net_sink comp="256" pin=6"/></net>

<net id="357"><net_src comp="102" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="363"><net_src comp="120" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="256" pin=7"/></net>

<net id="368"><net_src comp="126" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="373"><net_src comp="132" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="378"><net_src comp="138" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="256" pin=8"/></net>

<net id="386"><net_src comp="336" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="391"><net_src comp="345" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="256" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZL16post_spike_times_0 | {1 }
	Port: p_ZL16post_spike_times_1 | {1 }
	Port: p_ZL16post_spike_times_2 | {1 }
	Port: p_ZL16post_spike_times_3 | {1 }
	Port: p_ZL16post_spike_times_4 | {1 }
	Port: p_ZL16post_spike_times_5 | {1 }
	Port: p_ZL16post_spike_times_6 | {1 }
	Port: p_ZL16post_spike_times_7 | {1 }
	Port: weight_update_fifo | {1 2 }
 - Input state : 
	Port: process_post_spike : post_id | {1 }
	Port: process_post_spike : current_time | {1 }
	Port: process_post_spike : params_a_plus_val | {1 }
	Port: process_post_spike : params_a_minus_val | {1 }
	Port: process_post_spike : params_tau_plus_val | {1 }
	Port: process_post_spike : params_tau_minus_val | {1 }
	Port: process_post_spike : params_stdp_window_val | {1 }
	Port: process_post_spike : p_ZL15pre_spike_times_7 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_6 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_5 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_4 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_3 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_2 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_1 | {1 2 }
	Port: process_post_spike : p_ZL15pre_spike_times_0 | {1 2 }
  - Chain level:
	State 1
		zext_ln129 : 1
		p_ZL16post_spike_times_0_addr : 2
		p_ZL16post_spike_times_1_addr : 2
		p_ZL16post_spike_times_2_addr : 2
		p_ZL16post_spike_times_3_addr : 2
		p_ZL16post_spike_times_4_addr : 2
		p_ZL16post_spike_times_5_addr : 2
		p_ZL16post_spike_times_6_addr : 2
		p_ZL16post_spike_times_7_addr : 2
		switch_ln129 : 1
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		store_ln129 : 3
		call_ln121 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |    16   | 65.8238 |  25746  |  22359  |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |        params_stdp_window_val_read_read_fu_102       |    0    |    0    |    0    |    0    |
|          |         params_tau_minus_val_read_read_fu_108        |    0    |    0    |    0    |    0    |
|          |         params_tau_plus_val_read_read_fu_114         |    0    |    0    |    0    |    0    |
|   read   |          params_a_minus_val_read_read_fu_120         |    0    |    0    |    0    |    0    |
|          |          params_a_plus_val_read_read_fu_126          |    0    |    0    |    0    |    0    |
|          |             current_time_read_read_fu_132            |    0    |    0    |    0    |    0    |
|          |               post_id_read_read_fu_138               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln129_fu_292                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|partselect|                    lshr_ln_fu_296                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln129_fu_306                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                  switch_ln129_fu_318                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     shl_ln_fu_336                    |    0    |    0    |    0    |    0    |
|          |                    shl_ln2_fu_345                    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    16   | 65.8238 |  25746  |  22359  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|     current_time_read_reg_370     |   32   |
|  params_a_minus_val_read_reg_360  |   16   |
|   params_a_plus_val_read_reg_365  |   16   |
|params_stdp_window_val_read_reg_354|   16   |
|        post_id_read_reg_375       |    8   |
|          shl_ln2_reg_388          |   16   |
|           shl_ln_reg_383          |   16   |
+-----------------------------------+--------+
|               Total               |   120  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p3  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p4  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p5  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p6  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p7  |   2  |  16  |   32   ||    0    ||    9    |
| grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 |  p8  |   2  |   8  |   16   ||    0    ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                        |      |      |      |   272  ||  12.704 ||    0    ||    72   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   65   |  25746 |  22359 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   72   |
|  Register |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   78   |  25866 |  22431 |
+-----------+--------+--------+--------+--------+
