--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/isar/Dropbox/Nalu/Startup/Projects/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_A5_RJ45/iseconfig/filter.filter
-intstyle ise -tsi SCROD_A5_TOP.tsi -timegroups -a -s 3 -n 3 -fastpaths -xml
SCROD_A5_TOP.twx SCROD_A5_TOP.ncd -o SCROD_A5_TOP.twr SCROD_A5_TOP.pcf -ucf
SCROD_A5_BMD.ucf

Design file:              SCROD_A5_TOP.ncd
Physical constraint file: SCROD_A5_TOP.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Default period analysis for net "internal | SETUP       |         N/A|     8.710ns|     N/A|           0
  _fpga_clk"                                | HOLD        |     0.250ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Default OFFSET IN BEFORE analysis for clo | SETUP       |         N/A|    11.730ns|     N/A|           0
  ck "internal_fpga_clk"                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Default OFFSET OUT AFTER analysis for clo | MAXDELAY    |         N/A|    15.127ns|     N/A|           0
  ck "internal_fpga_clk"                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Default period analysis for net "data_clk | SETUP       |         N/A|    10.291ns|     N/A|           0
  _BUFG"                                    | HOLD        |     0.365ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Default period analysis for net "icon_con | SETUP       |         N/A|    16.870ns|     N/A|           0
  trol0<0>"                                 | HOLD        |     0.393ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Default period analysis for net "U_icon_p | SETUP       |         N/A|     1.585ns|     N/A|           0
  ro/U0/iUPDATE_OUT"                        | HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* Default period analysis for net "comm_pro | SETUP       |         N/A|    18.974ns|     N/A|           0
  cess/udp_usr_clk"                         | HOLD        |    -0.144ns|            |       1|         144
----------------------------------------------------------------------------------------------------------
  Default period analysis for net "comm_pro | SETUP       |         N/A|     4.145ns|     N/A|           0
  cess/ETH_MODULE/udp_1/eth_inst/mdc"       | HOLD        |     0.399ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.

Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MASTER_CLK_N
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BOT_TRIG    |    7.949(R)|      SLOW  |   -3.398(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<0>   |   11.729(R)|      SLOW  |   -4.318(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<1>   |   11.011(R)|      SLOW  |   -3.577(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<2>   |   11.553(R)|      SLOW  |   -3.945(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<3>   |   11.100(R)|      SLOW  |   -3.931(R)|      FAST  |internal_fpga_clk |   0.000|
TOP_TRIG    |    7.818(R)|      SLOW  |   -3.282(R)|      FAST  |internal_fpga_clk |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MASTER_CLK_P
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BOT_TRIG    |    7.950(R)|      SLOW  |   -3.398(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<0>   |   11.730(R)|      SLOW  |   -4.318(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<1>   |   11.012(R)|      SLOW  |   -3.577(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<2>   |   11.554(R)|      SLOW  |   -3.945(R)|      FAST  |internal_fpga_clk |   0.000|
E_TRIG<3>   |   11.101(R)|      SLOW  |   -3.931(R)|      FAST  |internal_fpga_clk |   0.000|
TOP_TRIG    |    7.819(R)|      SLOW  |   -3.282(R)|      FAST  |internal_fpga_clk |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock MASTER_CLK_N to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
BOT_TRIG      |         8.333(R)|      SLOW  |         3.733(R)|      FAST  |internal_fpga_clk |   0.000|
CDT_TRIG      |        11.426(R)|      SLOW  |         4.567(R)|      FAST  |internal_fpga_clk |   0.000|
RJ45_TRG_N    |        13.706(R)|      SLOW  |         5.814(R)|      FAST  |internal_fpga_clk |   0.000|
RJ45_TRG_P    |        12.051(R)|      SLOW  |         4.721(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<0> |         8.234(R)|      SLOW  |         3.825(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<1> |         7.399(R)|      SLOW  |         3.289(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<2> |         8.208(R)|      SLOW  |         3.664(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<3> |         7.778(R)|      SLOW  |         3.463(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<1>|        15.127(R)|      SLOW  |         7.963(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<2>|         6.867(R)|      SLOW  |         2.975(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<3>|         6.865(R)|      SLOW  |         2.917(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<1>|        15.085(R)|      SLOW  |         7.947(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<2>|         6.825(R)|      SLOW  |         2.959(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<3>|         6.823(R)|      SLOW  |         2.901(R)|      FAST  |internal_fpga_clk |   0.000|
TOP_TRIG      |         8.347(R)|      SLOW  |         3.762(R)|      FAST  |internal_fpga_clk |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock MASTER_CLK_P to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
BOT_TRIG      |         8.332(R)|      SLOW  |         3.733(R)|      FAST  |internal_fpga_clk |   0.000|
CDT_TRIG      |        11.425(R)|      SLOW  |         4.567(R)|      FAST  |internal_fpga_clk |   0.000|
RJ45_TRG_N    |        13.705(R)|      SLOW  |         5.814(R)|      FAST  |internal_fpga_clk |   0.000|
RJ45_TRG_P    |        12.050(R)|      SLOW  |         4.721(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<0> |         8.233(R)|      SLOW  |         3.825(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<1> |         7.398(R)|      SLOW  |         3.289(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<2> |         8.207(R)|      SLOW  |         3.664(R)|      FAST  |internal_fpga_clk |   0.000|
SCROD_TRIG<3> |         7.777(R)|      SLOW  |         3.463(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<1>|        15.126(R)|      SLOW  |         7.963(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<2>|         6.866(R)|      SLOW  |         2.975(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_N<3>|         6.864(R)|      SLOW  |         2.917(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<1>|        15.084(R)|      SLOW  |         7.947(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<2>|         6.824(R)|      SLOW  |         2.959(R)|      FAST  |internal_fpga_clk |   0.000|
SC_DC_CLK_P<3>|         6.822(R)|      SLOW  |         2.901(R)|      FAST  |internal_fpga_clk |   0.000|
TOP_TRIG      |         8.346(R)|      SLOW  |         3.762(R)|      FAST  |internal_fpga_clk |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock MASTER_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MASTER_CLK_N   |    8.710|    0.501|         |         |
MASTER_CLK_P   |    8.710|    0.501|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MASTER_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MASTER_CLK_N   |    8.710|    0.501|         |         |
MASTER_CLK_P   |    8.710|    0.501|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 144  (Setup/Max: 0, Hold: 144)

Constraints cover 322290 paths, 0 nets, and 42023 connections

Design statistics:
   Minimum period:  18.974ns   (Maximum frequency:  52.704MHz)
   Minimum input required time before clock:  11.730ns
   Maximum output delay after clock:  15.127ns


Analysis completed Thu Jun 28 07:07:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 445 MB



