// Seed: 3600937641
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3;
  assign id_2 = -1 ==? id_3;
  genvar id_4;
  id_5 :
  assert property (@(posedge id_3) -1 - 1'b0 ^ id_3) id_4.id_2 <= 1'b0 == id_3;
  logic id_6;
  assign id_3 = id_6;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  module_0 modCall_1 (id_12);
  assign modCall_1.id_3 = 0;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_14;
endprogram
