# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sumador_BCD_.srcs/sources_1/new/Sumador_BCD_.vhd" \
"../../../../Sumador_BCD_.srcs/sim_1/new/Sumador_BCD_tb.vhd" \

# Do not sort compile order
nosort
