#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1029-ga1dd6bb0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56443bab8930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56443bae3160 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 12;
 .timescale -9 -11;
P_0x56443ba6f500 .param/str "RAM_INIT_FILE" 0 3 25, "test/1-binary/and_4.hex.txt";
P_0x56443ba6f540 .param/l "TIMEOUT_CYCLES" 0 3 28, +C4<00000000000000000010011100010000>;
v0x56443bb86aa0_0 .net "active", 0 0, L_0x56443bb9ac00;  1 drivers
v0x56443bb86b60_0 .net "address", 31 0, L_0x56443bb9b300;  1 drivers
L_0x7fb9ebb8f2a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56443bb86cb0_0 .net "byteenable", 3 0, L_0x7fb9ebb8f2a0;  1 drivers
v0x56443bb86d50_0 .var "clk", 0 0;
v0x56443bb86df0_0 .net "read", 0 0, L_0x56443bb9a740;  1 drivers
v0x56443bb86ee0_0 .net "readdata", 31 0, v0x56443bb867e0_0;  1 drivers
v0x56443bb86fa0_0 .net "register_v0", 31 0, L_0x56443bb9ca00;  1 drivers
v0x56443bb87060_0 .var "rst", 0 0;
L_0x7fb9ebb8f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56443bb87100_0 .net "waitrequest", 0 0, L_0x7fb9ebb8f018;  1 drivers
v0x56443bb87230_0 .net "write", 0 0, v0x56443bb84590_0;  1 drivers
v0x56443bb87320_0 .net "writedata", 31 0, v0x56443bb6b440_0;  1 drivers
S_0x56443bae3560 .scope module, "cpuInst" "mips_cpu_bus" 3 60, 4 1 0, S_0x56443bae3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x56443bb82b70_0 .net "ALUControl", 4 0, v0x56443bb4f3c0_0;  1 drivers
v0x56443bb82c50_0 .net "ALUsel", 0 0, v0x56443bb15a70_0;  1 drivers
v0x56443bb82d10_0 .net "AluSrcA", 0 0, v0x56443bb5db20_0;  1 drivers
v0x56443bb82db0_0 .net "AluSrcB", 1 0, v0x56443bb15640_0;  1 drivers
v0x56443bb82e50_0 .net "BranchDelay", 0 0, L_0x56443bb98740;  1 drivers
v0x56443bb82f40_0 .net "ExtSel", 0 0, v0x56443bb090b0_0;  1 drivers
v0x56443bb82fe0_0 .net "Instr", 31 0, L_0x56443bb9b1a0;  1 drivers
v0x56443bb830d0_0 .net "IorD", 0 0, v0x56443ba5fa80_0;  1 drivers
v0x56443bb83170_0 .net "IrSel", 0 0, L_0x56443bb98df0;  1 drivers
v0x56443bb83210_0 .net "IrWrite", 0 0, L_0x56443bb98f60;  1 drivers
v0x56443bb832b0_0 .net "Is_Jump", 0 0, L_0x56443bb99a00;  1 drivers
v0x56443bb83350_0 .net "MemWrite", 0 0, L_0x56443bb9aa40;  1 drivers
v0x56443bb833f0_0 .net "MemtoReg", 0 0, v0x56443b9f3c70_0;  1 drivers
v0x56443bb83490_0 .net "OutLSB", 0 0, L_0x56443bb9b100;  1 drivers
v0x56443bb83530_0 .net "PC", 31 0, L_0x56443bb9ae00;  1 drivers
v0x56443bb835d0_0 .net "PCIs0", 0 0, L_0x56443bb9ad60;  1 drivers
v0x56443bb836c0_0 .net "PCWrite", 0 0, L_0x56443bb994b0;  1 drivers
v0x56443bb83760_0 .net "PcSrc", 0 0, v0x56443b9f3eb0_0;  1 drivers
v0x56443bb83800_0 .net "RegDst", 0 0, v0x56443bb65bc0_0;  1 drivers
v0x56443bb838a0_0 .net "RegWrite", 0 0, v0x56443bb65c60_0;  1 drivers
v0x56443bb83940_0 .net "Result", 31 0, L_0x56443bb9aec0;  1 drivers
v0x56443bb839e0_0 .net "SrcA", 31 0, L_0x56443bb9b040;  1 drivers
v0x56443bb83a80_0 .net "SrcB", 31 0, L_0x56443bb9af80;  1 drivers
v0x56443bb83b20_0 .net "Stall", 0 0, L_0x56443bb98800;  1 drivers
v0x56443bb83bc0_0 .net "active", 0 0, L_0x56443bb9ac00;  alias, 1 drivers
v0x56443bb83c60_0 .net "address", 31 0, L_0x56443bb9b300;  alias, 1 drivers
v0x56443bb83d50_0 .net "byteenable", 3 0, L_0x7fb9ebb8f2a0;  alias, 1 drivers
v0x56443bb83df0_0 .net "clk", 0 0, v0x56443bb86d50_0;  1 drivers
v0x56443bb83e90_0 .net "read", 0 0, L_0x56443bb9a740;  alias, 1 drivers
v0x56443bb83f30_0 .net "readdata", 31 0, v0x56443bb867e0_0;  alias, 1 drivers
v0x56443bb83fd0_0 .net "register_v0", 31 0, L_0x56443bb9ca00;  alias, 1 drivers
v0x56443bb84070_0 .net "reset", 0 0, v0x56443bb87060_0;  1 drivers
v0x56443bb841a0_0 .net "stall", 0 0, L_0x56443bba3e60;  1 drivers
v0x56443bb84450_0 .net "state", 2 0, L_0x56443bb986d0;  1 drivers
v0x56443bb844f0_0 .net "waitrequest", 0 0, L_0x7fb9ebb8f018;  alias, 1 drivers
v0x56443bb84590_0 .var "write", 0 0;
v0x56443bb84630_0 .net "writedata", 31 0, v0x56443bb6b440_0;  alias, 1 drivers
S_0x56443bb08270 .scope module, "Decoder_" "Decoder" 4 46, 5 42 0, S_0x56443bae3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "OutLSB";
    .port_info 4 /INPUT 1 "Rst";
    .port_info 5 /INPUT 1 "PCIs0";
    .port_info 6 /INPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 1 "ExtSel";
    .port_info 8 /OUTPUT 1 "IrSel";
    .port_info 9 /OUTPUT 1 "IorD";
    .port_info 10 /OUTPUT 1 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 5 "ALUControl";
    .port_info 13 /OUTPUT 1 "ALUSel";
    .port_info 14 /OUTPUT 1 "IrWrite";
    .port_info 15 /OUTPUT 1 "PCWrite";
    .port_info 16 /OUTPUT 1 "RegWrite";
    .port_info 17 /OUTPUT 1 "MemtoReg";
    .port_info 18 /OUTPUT 1 "PCSrc";
    .port_info 19 /OUTPUT 1 "RegDst";
    .port_info 20 /OUTPUT 1 "MemWrite";
    .port_info 21 /OUTPUT 1 "MemRead";
    .port_info 22 /OUTPUT 1 "Active";
    .port_info 23 /OUTPUT 1 "Is_Jump";
    .port_info 24 /OUTPUT 1 "Link";
    .port_info 25 /OUTPUT 4 "byteenable";
    .port_info 26 /OUTPUT 3 "State";
    .port_info 27 /OUTPUT 1 "BranchDelay";
    .port_info 28 /OUTPUT 1 "Stall";
enum0x56443b9ed9e0 .enum4 (6)
   "R_TYPE" 6'b000000,
   "BLT_TYPE" 6'b000001,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "J" 6'b000010,
   "LB" 6'b100000,
   "ORI" 6'b001101,
   "SLTI" 6'b001010,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BEQ" 6'b000101,
   "BNE" 6'b000100,
   "SLTIU" 6'b101000,
   "JAL" 6'b000011
 ;
enum0x56443b997250 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXEC_1" 3'b010,
   "EXEC_2" 3'b011,
   "EXEC_3" 3'b100,
   "HALTED" 3'b101,
   "STALL" 3'b110
 ;
enum0x56443b9b95e0 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "OR" 6'b100101,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "JALR" 6'b001001,
   "JR" 6'b001000,
   "BRANCH" 6'b000001
 ;
enum0x56443b9ba4d0 .enum4 (5)
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001,
   "BLTZ" 5'b00000,
   "BLTZAL" 5'b10000
 ;
L_0x56443bb986d0 .functor BUFZ 3, v0x56443bb689a0_0, C4<000>, C4<000>, C4<000>;
L_0x56443bb98740 .functor BUFZ 1, v0x56443bb68760_0, C4<0>, C4<0>, C4<0>;
L_0x56443bb98800 .functor BUFZ 1, L_0x56443bba3e60, C4<0>, C4<0>, C4<0>;
L_0x56443bb99800 .functor OR 1, L_0x56443bb995b0, L_0x56443bb996a0, C4<0>, C4<0>;
L_0x56443bb99a00 .functor AND 1, L_0x56443bb99800, L_0x56443bb99910, C4<1>, C4<1>;
L_0x56443bb99790 .functor AND 1, L_0x56443bb99b50, L_0x56443bb99d00, C4<1>, C4<1>;
L_0x56443bb9a140 .functor AND 1, L_0x56443bb99ed0, L_0x56443bb9a050, C4<1>, C4<1>;
L_0x56443bb9a4f0 .functor OR 1, L_0x56443bb9a140, L_0x56443bb9a250, C4<0>, C4<0>;
L_0x56443bb9a740 .functor OR 1, L_0x56443bb9a4f0, L_0x56443bb9a650, C4<0>, C4<0>;
L_0x56443bb9aa40 .functor AND 1, L_0x56443bb9a850, L_0x56443bb9a450, C4<1>, C4<1>;
v0x56443bb4f3c0_0 .var "ALUControl", 4 0;
v0x56443bb15a70_0 .var "ALUSel", 0 0;
v0x56443bb5db20_0 .var "ALUSrcA", 0 0;
v0x56443bb15640_0 .var "ALUSrcB", 1 0;
v0x56443bb0a6b0_0 .net "Active", 0 0, L_0x56443bb9ac00;  alias, 1 drivers
v0x56443bb0b150_0 .net "BranchDelay", 0 0, L_0x56443bb98740;  alias, 1 drivers
v0x56443bb090b0_0 .var "ExtSel", 0 0;
v0x56443ba5e980_0 .var "Extra", 0 0;
v0x56443ba5ea40_0 .net "Funct", 5 0, L_0x56443bb989f0;  1 drivers
v0x56443ba5eb20_0 .net "Instr", 31 0, L_0x56443bb9b1a0;  alias, 1 drivers
v0x56443ba5fa80_0 .var "IorD", 0 0;
v0x56443ba5fb40_0 .net "IrSel", 0 0, L_0x56443bb98df0;  alias, 1 drivers
v0x56443ba5fc00_0 .net "IrWrite", 0 0, L_0x56443bb98f60;  alias, 1 drivers
v0x56443ba5fcc0_0 .net "Is_Jump", 0 0, L_0x56443bb99a00;  alias, 1 drivers
v0x56443ba5fd80_0 .net "Link", 0 0, L_0x56443bb99790;  1 drivers
v0x56443ba5fe40_0 .net "MemRead", 0 0, L_0x56443bb9a740;  alias, 1 drivers
v0x56443b9f3bb0_0 .net "MemWrite", 0 0, L_0x56443bb9aa40;  alias, 1 drivers
v0x56443b9f3c70_0 .var "MemtoReg", 0 0;
v0x56443b9f3d30_0 .net "OutLSB", 0 0, L_0x56443bb9b100;  alias, 1 drivers
v0x56443b9f3df0_0 .net "PCIs0", 0 0, L_0x56443bb9ad60;  alias, 1 drivers
v0x56443b9f3eb0_0 .var "PCSrc", 0 0;
v0x56443b9f3f70_0 .net "PCWrite", 0 0, L_0x56443bb994b0;  alias, 1 drivers
v0x56443bb65bc0_0 .var "RegDst", 0 0;
v0x56443bb65c60_0 .var "RegWrite", 0 0;
v0x56443bb65d00_0 .net "Rst", 0 0, v0x56443bb87060_0;  alias, 1 drivers
v0x56443bb65da0_0 .net "Stall", 0 0, L_0x56443bb98800;  alias, 1 drivers
v0x56443bb65e40_0 .net "State", 2 0, L_0x56443bb986d0;  alias, 1 drivers
L_0x7fb9ebb8f7f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x56443bb65ee0_0 .net/2u *"_ivl_100", 2 0, L_0x7fb9ebb8f7f8;  1 drivers
L_0x7fb9ebb8f2e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56443bb65f80_0 .net/2u *"_ivl_14", 2 0, L_0x7fb9ebb8f2e8;  1 drivers
v0x56443bb66060_0 .net *"_ivl_16", 0 0, L_0x56443bb98bc0;  1 drivers
L_0x7fb9ebb8f330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56443bb66120_0 .net/2s *"_ivl_18", 1 0, L_0x7fb9ebb8f330;  1 drivers
L_0x7fb9ebb8f378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56443bb66200_0 .net/2s *"_ivl_20", 1 0, L_0x7fb9ebb8f378;  1 drivers
v0x56443bb662e0_0 .net *"_ivl_22", 1 0, L_0x56443bb98c60;  1 drivers
L_0x7fb9ebb8f3c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56443bb665d0_0 .net/2u *"_ivl_26", 2 0, L_0x7fb9ebb8f3c0;  1 drivers
L_0x7fb9ebb8f408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56443bb666b0_0 .net/2u *"_ivl_30", 2 0, L_0x7fb9ebb8f408;  1 drivers
v0x56443bb66790_0 .net *"_ivl_32", 0 0, L_0x56443bb99090;  1 drivers
L_0x7fb9ebb8f450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56443bb66850_0 .net/2s *"_ivl_34", 1 0, L_0x7fb9ebb8f450;  1 drivers
L_0x7fb9ebb8f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56443bb66930_0 .net/2s *"_ivl_36", 1 0, L_0x7fb9ebb8f498;  1 drivers
v0x56443bb66a10_0 .net *"_ivl_38", 1 0, L_0x56443bb99320;  1 drivers
L_0x7fb9ebb8f4e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x56443bb66af0_0 .net/2u *"_ivl_42", 5 0, L_0x7fb9ebb8f4e0;  1 drivers
v0x56443bb66bd0_0 .net *"_ivl_44", 0 0, L_0x56443bb995b0;  1 drivers
L_0x7fb9ebb8f528 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x56443bb66c90_0 .net/2u *"_ivl_46", 5 0, L_0x7fb9ebb8f528;  1 drivers
v0x56443bb66d70_0 .net *"_ivl_48", 0 0, L_0x56443bb996a0;  1 drivers
v0x56443bb66e30_0 .net *"_ivl_51", 0 0, L_0x56443bb99800;  1 drivers
L_0x7fb9ebb8f570 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x56443bb66ef0_0 .net/2u *"_ivl_52", 2 0, L_0x7fb9ebb8f570;  1 drivers
v0x56443bb66fd0_0 .net *"_ivl_54", 0 0, L_0x56443bb99910;  1 drivers
L_0x7fb9ebb8f5b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x56443bb67090_0 .net/2u *"_ivl_58", 5 0, L_0x7fb9ebb8f5b8;  1 drivers
v0x56443bb67170_0 .net *"_ivl_60", 0 0, L_0x56443bb99b50;  1 drivers
L_0x7fb9ebb8f600 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x56443bb67230_0 .net/2u *"_ivl_62", 2 0, L_0x7fb9ebb8f600;  1 drivers
v0x56443bb67310_0 .net *"_ivl_64", 0 0, L_0x56443bb99d00;  1 drivers
L_0x7fb9ebb8f648 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56443bb673d0_0 .net/2u *"_ivl_68", 5 0, L_0x7fb9ebb8f648;  1 drivers
v0x56443bb674b0_0 .net *"_ivl_70", 0 0, L_0x56443bb99ed0;  1 drivers
L_0x7fb9ebb8f690 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x56443bb67570_0 .net/2u *"_ivl_72", 2 0, L_0x7fb9ebb8f690;  1 drivers
v0x56443bb67650_0 .net *"_ivl_74", 0 0, L_0x56443bb9a050;  1 drivers
v0x56443bb67710_0 .net *"_ivl_77", 0 0, L_0x56443bb9a140;  1 drivers
L_0x7fb9ebb8f6d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56443bb677d0_0 .net/2u *"_ivl_78", 2 0, L_0x7fb9ebb8f6d8;  1 drivers
v0x56443bb678b0_0 .net *"_ivl_80", 0 0, L_0x56443bb9a250;  1 drivers
v0x56443bb67970_0 .net *"_ivl_83", 0 0, L_0x56443bb9a4f0;  1 drivers
L_0x7fb9ebb8f720 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x56443bb67a30_0 .net/2u *"_ivl_84", 2 0, L_0x7fb9ebb8f720;  1 drivers
v0x56443bb67b10_0 .net *"_ivl_86", 0 0, L_0x56443bb9a650;  1 drivers
L_0x7fb9ebb8f768 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56443bb67bd0_0 .net/2u *"_ivl_90", 5 0, L_0x7fb9ebb8f768;  1 drivers
v0x56443bb67cb0_0 .net *"_ivl_92", 0 0, L_0x56443bb9a850;  1 drivers
L_0x7fb9ebb8f7b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x56443bb67d70_0 .net/2u *"_ivl_94", 2 0, L_0x7fb9ebb8f7b0;  1 drivers
v0x56443bb67e50_0 .net *"_ivl_96", 0 0, L_0x56443bb9a450;  1 drivers
v0x56443bb67f10_0 .net "branch_code", 4 0, L_0x56443bb98b20;  1 drivers
v0x56443bb68400_0 .net "byteenable", 3 0, L_0x7fb9ebb8f2a0;  alias, 1 drivers
v0x56443bb684e0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb685a0_0 .var "instr", 31 0;
v0x56443bb68680_0 .net "instr_opcode", 5 0, L_0x56443bb98950;  1 drivers
v0x56443bb68760_0 .var "is_branch_delay", 0 0;
v0x56443bb68820_0 .var "is_branch_delay_next", 0 0;
v0x56443bb688e0_0 .net "stall", 0 0, L_0x56443bba3e60;  alias, 1 drivers
v0x56443bb689a0_0 .var "state", 2 0;
v0x56443bb68a80_0 .net "waitrequest", 0 0, L_0x7fb9ebb8f018;  alias, 1 drivers
E_0x56443b9f54a0/0 .event edge, v0x56443bb65d00_0, v0x56443bb689a0_0, v0x56443bb68760_0, v0x56443bb68680_0;
E_0x56443b9f54a0/1 .event edge, v0x56443ba5ea40_0, v0x56443b9f3d30_0, v0x56443bb67f10_0;
E_0x56443b9f54a0 .event/or E_0x56443b9f54a0/0, E_0x56443b9f54a0/1;
E_0x56443bae4680 .event posedge, v0x56443bb684e0_0;
L_0x56443bb98950 .part L_0x56443bb9b1a0, 26, 6;
L_0x56443bb989f0 .part L_0x56443bb9b1a0, 0, 6;
L_0x56443bb98b20 .part L_0x56443bb9b1a0, 16, 5;
L_0x56443bb98bc0 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f2e8;
L_0x56443bb98c60 .functor MUXZ 2, L_0x7fb9ebb8f378, L_0x7fb9ebb8f330, L_0x56443bb98bc0, C4<>;
L_0x56443bb98df0 .part L_0x56443bb98c60, 0, 1;
L_0x56443bb98f60 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f3c0;
L_0x56443bb99090 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f408;
L_0x56443bb99320 .functor MUXZ 2, L_0x7fb9ebb8f498, L_0x7fb9ebb8f450, L_0x56443bb99090, C4<>;
L_0x56443bb994b0 .part L_0x56443bb99320, 0, 1;
L_0x56443bb995b0 .cmp/eq 6, L_0x56443bb98950, L_0x7fb9ebb8f4e0;
L_0x56443bb996a0 .cmp/eq 6, L_0x56443bb98950, L_0x7fb9ebb8f528;
L_0x56443bb99910 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f570;
L_0x56443bb99b50 .cmp/eq 6, L_0x56443bb98950, L_0x7fb9ebb8f5b8;
L_0x56443bb99d00 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f600;
L_0x56443bb99ed0 .cmp/eq 6, L_0x56443bb98950, L_0x7fb9ebb8f648;
L_0x56443bb9a050 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f690;
L_0x56443bb9a250 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f6d8;
L_0x56443bb9a650 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f720;
L_0x56443bb9a850 .cmp/eq 6, L_0x56443bb98950, L_0x7fb9ebb8f768;
L_0x56443bb9a450 .cmp/eq 3, v0x56443bb689a0_0, L_0x7fb9ebb8f7b0;
L_0x56443bb9ac00 .cmp/ne 3, v0x56443bb689a0_0, L_0x7fb9ebb8f7f8;
S_0x56443bb08c00 .scope module, "datapath_" "datapath" 4 77, 6 1 0, S_0x56443bae3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "PcEn";
    .port_info 2 /INPUT 1 "IorD";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "IrWrite";
    .port_info 5 /INPUT 1 "IrSel";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 1 "MemToReg";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "ALUSrcA";
    .port_info 10 /INPUT 2 "ALUSrcB";
    .port_info 11 /INPUT 1 "ExtSel";
    .port_info 12 /INPUT 5 "ALUControl";
    .port_info 13 /INPUT 1 "ALUsel";
    .port_info 14 /INPUT 1 "PCSrc";
    .port_info 15 /INPUT 32 "ReadData";
    .port_info 16 /INPUT 1 "is_jump";
    .port_info 17 /OUTPUT 1 "stall";
    .port_info 18 /OUTPUT 1 "OUTLSB";
    .port_info 19 /OUTPUT 32 "Instr";
    .port_info 20 /OUTPUT 32 "memloc";
    .port_info 21 /OUTPUT 32 "writedata";
    .port_info 22 /OUTPUT 1 "PcIs0";
    .port_info 23 /OUTPUT 32 "Register0";
    .port_info 24 /OUTPUT 32 "PC";
    .port_info 25 /OUTPUT 32 "Result";
    .port_info 26 /OUTPUT 32 "SrcB";
    .port_info 27 /OUTPUT 32 "SrcA";
L_0x56443bb9ae00 .functor BUFZ 32, v0x56443bb6a170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56443bb9aec0 .functor BUFZ 32, L_0x56443bb9cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56443bb9af80 .functor BUFZ 32, L_0x56443bb9dd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56443bb9b040 .functor BUFZ 32, L_0x56443bb9dfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56443bb9b1a0 .functor BUFZ 32, L_0x56443bb9b5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56443bb7fa70_0 .net "ALUControl", 4 0, v0x56443bb4f3c0_0;  alias, 1 drivers
v0x56443bb7fb80_0 .net "ALUSrcA", 0 0, v0x56443bb5db20_0;  alias, 1 drivers
v0x56443bb7fc90_0 .net "ALUSrcB", 1 0, v0x56443bb15640_0;  alias, 1 drivers
v0x56443bb7fd80_0 .net "ALUsel", 0 0, v0x56443bb15a70_0;  alias, 1 drivers
v0x56443bb7fe70_0 .net "ExtSel", 0 0, v0x56443bb090b0_0;  alias, 1 drivers
v0x56443bb7ffb0_0 .net "Instr", 31 0, L_0x56443bb9b1a0;  alias, 1 drivers
v0x56443bb80050_0 .net "IorD", 0 0, v0x56443ba5fa80_0;  alias, 1 drivers
v0x56443bb80140_0 .net "IrSel", 0 0, L_0x56443bb98df0;  alias, 1 drivers
v0x56443bb80230_0 .net "IrWrite", 0 0, L_0x56443bb98f60;  alias, 1 drivers
v0x56443bb802d0_0 .net "MemToReg", 0 0, v0x56443b9f3c70_0;  alias, 1 drivers
v0x56443bb803c0_0 .net "OUTLSB", 0 0, L_0x56443bb9b100;  alias, 1 drivers
v0x56443bb80460_0 .net "PC", 31 0, L_0x56443bb9ae00;  alias, 1 drivers
v0x56443bb80500_0 .net "PCSrc", 0 0, v0x56443b9f3eb0_0;  alias, 1 drivers
v0x56443bb805f0_0 .net "PcEn", 0 0, L_0x56443bb994b0;  alias, 1 drivers
v0x56443bb806e0_0 .net "PcIs0", 0 0, L_0x56443bb9ad60;  alias, 1 drivers
v0x56443bb80780_0 .net "ReadData", 31 0, v0x56443bb867e0_0;  alias, 1 drivers
v0x56443bb80820_0 .net "RegDst", 0 0, v0x56443bb65bc0_0;  alias, 1 drivers
v0x56443bb80a20_0 .net "RegWrite", 0 0, v0x56443bb65c60_0;  alias, 1 drivers
v0x56443bb80b10_0 .net "Register0", 31 0, L_0x56443bb9ca00;  alias, 1 drivers
v0x56443bb80bd0_0 .net "Result", 31 0, L_0x56443bb9aec0;  alias, 1 drivers
v0x56443bb80c90_0 .net "SrcA", 31 0, L_0x56443bb9b040;  alias, 1 drivers
v0x56443bb80d70_0 .net "SrcB", 31 0, L_0x56443bb9af80;  alias, 1 drivers
v0x56443bb80e50_0 .net "SxOut", 31 0, L_0x56443bb9d2b0;  1 drivers
v0x56443bb80f60_0 .net "ZxOut", 31 0, L_0x56443bb9d3f0;  1 drivers
L_0x7fb9ebb8f840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb81070_0 .net/2u *"_ivl_0", 31 0, L_0x7fb9ebb8f840;  1 drivers
v0x56443bb81150_0 .net "aluout", 31 0, v0x56443bb6ae30_0;  1 drivers
v0x56443bb81260_0 .net "aluoutnext", 31 0, v0x56443bb76a20_0;  1 drivers
v0x56443bb81320_0 .net "branchnext", 31 0, v0x56443bb69440_0;  1 drivers
v0x56443bb81430_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb814d0_0 .net "instr", 31 0, L_0x56443bb9b5c0;  1 drivers
v0x56443bb81590_0 .net "irout", 31 0, v0x56443bb69960_0;  1 drivers
v0x56443bb81680_0 .net "is_jump", 0 0, L_0x56443bb99a00;  alias, 1 drivers
v0x56443bb81770_0 .net "memloc", 31 0, L_0x56443bb9b300;  alias, 1 drivers
v0x56443bb81a40_0 .net "nextrd1", 31 0, L_0x56443bb9c1e0;  1 drivers
v0x56443bb81b30_0 .net "nextrd2", 31 0, L_0x56443bb9c860;  1 drivers
v0x56443bb81c40_0 .net "pc", 31 0, v0x56443bb6a170_0;  1 drivers
v0x56443bb81d00_0 .net "pcnext", 31 0, L_0x56443bb9b260;  1 drivers
v0x56443bb81e10_0 .net "rd1", 31 0, v0x56443bb6a850_0;  1 drivers
v0x56443bb81f20_0 .net "reset", 0 0, v0x56443bb87060_0;  alias, 1 drivers
v0x56443bb81fc0_0 .net "result", 31 0, L_0x56443bb9cbf0;  1 drivers
v0x56443bb82080_0 .net "signimm", 31 0, L_0x56443bb9d5d0;  1 drivers
v0x56443bb82140_0 .net "signimmsh", 31 0, L_0x56443bb9d830;  1 drivers
v0x56443bb82250_0 .net "srca", 31 0, L_0x56443bb9dfa0;  1 drivers
v0x56443bb82310_0 .net "srcb", 31 0, L_0x56443bb9dd10;  1 drivers
v0x56443bb823d0_0 .net "stall", 0 0, L_0x56443bba3e60;  alias, 1 drivers
v0x56443bb824c0_0 .net "wd3", 31 0, L_0x56443bb9b8d0;  1 drivers
v0x56443bb825d0_0 .net "writedata", 31 0, v0x56443bb6b440_0;  alias, 1 drivers
v0x56443bb826e0_0 .net "writereg", 4 0, L_0x56443bb9b660;  1 drivers
L_0x56443bb9ad60 .cmp/eq 32, v0x56443bb6a170_0, L_0x7fb9ebb8f840;
L_0x56443bb9b100 .part v0x56443bb6ae30_0, 0, 1;
L_0x56443bb9b700 .part L_0x56443bb9b5c0, 16, 5;
L_0x56443bb9b830 .part L_0x56443bb9b5c0, 11, 5;
L_0x56443bb9ca70 .part L_0x56443bb9b5c0, 21, 5;
L_0x56443bb9cb10 .part L_0x56443bb9b5c0, 16, 5;
L_0x56443bb9d350 .part L_0x56443bb9b5c0, 0, 16;
L_0x56443bb9d490 .part L_0x56443bb9b5c0, 0, 16;
L_0x56443bba3f70 .part L_0x56443bb9b5c0, 0, 6;
L_0x56443bba4010 .part L_0x56443bb9b5c0, 6, 5;
S_0x56443bb07a70 .scope module, "Brreg" "flopr" 6 58, 7 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /OUTPUT 32 "q";
P_0x56443bb691b0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v0x56443bb692c0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb69380_0 .net "d", 31 0, L_0x56443bb9cbf0;  alias, 1 drivers
v0x56443bb69440_0 .var "q", 31 0;
S_0x56443bada9e0 .scope module, "Irreg" "ir" 6 62, 8 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "IrWrite";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x56443bb69600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x56443bb69700_0 .net "IrWrite", 0 0, L_0x56443bb98f60;  alias, 1 drivers
v0x56443bb697d0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb698c0_0 .net "d", 31 0, v0x56443bb867e0_0;  alias, 1 drivers
v0x56443bb69960_0 .var "q", 31 0;
S_0x56443bb69af0 .scope module, "Pcreg" "pc" 6 60, 9 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PcEn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
    .port_info 5 /INPUT 1 "is_jump";
v0x56443bb69d70_0 .net "PcEn", 0 0, L_0x56443bb994b0;  alias, 1 drivers
v0x56443bb69e40_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb69ee0_0 .net "d", 31 0, L_0x56443bb9b260;  alias, 1 drivers
v0x56443bb69fb0_0 .net "is_jump", 0 0, L_0x56443bb99a00;  alias, 1 drivers
v0x56443bb6a080_0 .var "jump", 0 0;
v0x56443bb6a170_0 .var "q", 31 0;
v0x56443bb6a250_0 .net "reset", 0 0, v0x56443bb87060_0;  alias, 1 drivers
S_0x56443bb6a390 .scope module, "RegA" "flopr" 6 69, 7 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /OUTPUT 32 "q";
P_0x56443bb6a570 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v0x56443bb6a6b0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb6a770_0 .net "d", 31 0, L_0x56443bb9c1e0;  alias, 1 drivers
v0x56443bb6a850_0 .var "q", 31 0;
S_0x56443bb6a9c0 .scope module, "RegALU" "flopr" 6 81, 7 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /OUTPUT 32 "q";
P_0x56443bb6aba0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v0x56443bb6ac90_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb6ad50_0 .net "d", 31 0, v0x56443bb76a20_0;  alias, 1 drivers
v0x56443bb6ae30_0 .var "q", 31 0;
S_0x56443bb6afa0 .scope module, "RegB" "flopr" 6 70, 7 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /OUTPUT 32 "q";
P_0x56443bb6b180 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
v0x56443bb6b2a0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb6b360_0 .net "d", 31 0, L_0x56443bb9c860;  alias, 1 drivers
v0x56443bb6b440_0 .var "q", 31 0;
S_0x56443bb6b5b0 .scope module, "RegMem" "mux2" 6 61, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb6b790 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb6b890_0 .net "d0", 31 0, v0x56443bb6a170_0;  alias, 1 drivers
v0x56443bb6b980_0 .net "d1", 31 0, L_0x56443bb9cbf0;  alias, 1 drivers
v0x56443bb6ba50_0 .net "s", 0 0, v0x56443ba5fa80_0;  alias, 1 drivers
v0x56443bb6bb50_0 .net "y", 31 0, L_0x56443bb9b300;  alias, 1 drivers
L_0x56443bb9b300 .functor MUXZ 32, v0x56443bb6a170_0, L_0x56443bb9cbf0, v0x56443ba5fa80_0, C4<>;
S_0x56443bb6bc80 .scope module, "alu" "ALU_all" 6 80, 11 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ALU_Control";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
    .port_info 6 /OUTPUT 32 "Out";
    .port_info 7 /OUTPUT 1 "stall";
L_0x56443bba1620 .functor OR 1, L_0x56443bba3480, L_0x56443bba3580, C4<0>, C4<0>;
L_0x56443bb9eda0 .functor OR 1, L_0x56443bba1620, L_0x56443bba36f0, C4<0>, C4<0>;
L_0x56443bba3950 .functor OR 1, L_0x56443bb9eda0, L_0x56443bba38b0, C4<0>, C4<0>;
L_0x56443bba3a60 .functor AND 1, L_0x56443bba33b0, L_0x56443bba3950, C4<1>, C4<1>;
L_0x56443bba3e60 .functor AND 1, L_0x56443bba3a60, L_0x56443bba3d20, C4<1>, C4<1>;
v0x56443bb75dd0_0 .net "ALUResult", 31 0, v0x56443bb6c350_0;  1 drivers
v0x56443bb75ee0_0 .net "ALU_Control", 4 0, v0x56443bb4f3c0_0;  alias, 1 drivers
v0x56443bb75fb0_0 .var "ALU_OPCODE", 4 0;
v0x56443bb760b0_0 .net "Div_Hi", 31 0, v0x56443bb71df0_0;  1 drivers
v0x56443bb76180_0 .net "Div_Lo", 31 0, v0x56443bb723d0_0;  1 drivers
v0x56443bb76220_0 .var "Div_sign", 0 0;
v0x56443bb762f0_0 .var "Hi", 31 0;
v0x56443bb76390_0 .var "Hi_en", 0 0;
v0x56443bb76430_0 .var "Hi_next", 31 0;
v0x56443bb76510_0 .var "Lo", 31 0;
v0x56443bb765f0_0 .var "Lo_en", 0 0;
v0x56443bb766b0_0 .var "Lo_next", 31 0;
v0x56443bb76790_0 .net "Mult_Hi", 31 0, v0x56443bb74690_0;  1 drivers
v0x56443bb76880_0 .net "Mult_Lo", 31 0, v0x56443bb74a00_0;  1 drivers
v0x56443bb76950_0 .var "Mult_sign", 0 0;
v0x56443bb76a20_0 .var "Out", 31 0;
v0x56443bb76af0_0 .net "SrcA", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
v0x56443bb76ca0_0 .var "SrcA_to_ALU", 31 0;
v0x56443bb76d70_0 .net "SrcB", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb76e10_0 .var "SrcB_to_ALU", 31 0;
L_0x7fb9ebb8fba0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x56443bb76f00_0 .net/2u *"_ivl_0", 4 0, L_0x7fb9ebb8fba0;  1 drivers
v0x56443bb76fc0_0 .net *"_ivl_10", 0 0, L_0x56443bba3580;  1 drivers
v0x56443bb77080_0 .net *"_ivl_13", 0 0, L_0x56443bba1620;  1 drivers
L_0x7fb9ebb8fc78 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x56443bb77140_0 .net/2u *"_ivl_14", 5 0, L_0x7fb9ebb8fc78;  1 drivers
v0x56443bb77220_0 .net *"_ivl_16", 0 0, L_0x56443bba36f0;  1 drivers
v0x56443bb772e0_0 .net *"_ivl_19", 0 0, L_0x56443bb9eda0;  1 drivers
v0x56443bb773a0_0 .net *"_ivl_2", 0 0, L_0x56443bba33b0;  1 drivers
L_0x7fb9ebb8fcc0 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x56443bb77460_0 .net/2u *"_ivl_20", 5 0, L_0x7fb9ebb8fcc0;  1 drivers
v0x56443bb77540_0 .net *"_ivl_22", 0 0, L_0x56443bba38b0;  1 drivers
v0x56443bb77600_0 .net *"_ivl_25", 0 0, L_0x56443bba3950;  1 drivers
v0x56443bb776c0_0 .net *"_ivl_26", 0 0, L_0x56443bba3a60;  1 drivers
v0x56443bb777a0_0 .net *"_ivl_28", 31 0, L_0x56443bba3ba0;  1 drivers
L_0x7fb9ebb8fd08 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb77880_0 .net *"_ivl_31", 30 0, L_0x7fb9ebb8fd08;  1 drivers
L_0x7fb9ebb8fd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb77b70_0 .net/2u *"_ivl_32", 31 0, L_0x7fb9ebb8fd50;  1 drivers
v0x56443bb77c50_0 .net *"_ivl_34", 0 0, L_0x56443bba3d20;  1 drivers
L_0x7fb9ebb8fbe8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x56443bb77d10_0 .net/2u *"_ivl_4", 5 0, L_0x7fb9ebb8fbe8;  1 drivers
v0x56443bb77df0_0 .net *"_ivl_6", 0 0, L_0x56443bba3480;  1 drivers
L_0x7fb9ebb8fc30 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x56443bb77eb0_0 .net/2u *"_ivl_8", 5 0, L_0x7fb9ebb8fc30;  1 drivers
v0x56443bb77f90_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb78030_0 .net "funct", 5 0, L_0x56443bba3f70;  1 drivers
v0x56443bb78110_0 .net "shamt", 4 0, L_0x56443bba4010;  1 drivers
v0x56443bb781f0_0 .net "stall", 0 0, L_0x56443bba3e60;  alias, 1 drivers
v0x56443bb782c0_0 .var "validIn_div", 0 0;
v0x56443bb78390_0 .var "validIn_mul", 0 0;
v0x56443bb78460_0 .net "validOut_div", 0 0, v0x56443bb73210_0;  1 drivers
v0x56443bb78530_0 .net "validOut_mul", 0 0, v0x56443bb75c10_0;  1 drivers
E_0x56443bb09250/0 .event edge, v0x56443bb4f3c0_0, v0x56443bb70b00_0, v0x56443bb70fe0_0, v0x56443bb6c350_0;
E_0x56443bb09250/1 .event edge, v0x56443bb78030_0, v0x56443bb75c10_0, v0x56443bb74690_0, v0x56443bb74a00_0;
E_0x56443bb09250/2 .event edge, v0x56443bb73210_0, v0x56443bb78110_0, v0x56443bb762f0_0, v0x56443bb76510_0;
E_0x56443bb09250 .event/or E_0x56443bb09250/0, E_0x56443bb09250/1, E_0x56443bb09250/2;
L_0x56443bba33b0 .cmp/eq 5, v0x56443bb4f3c0_0, L_0x7fb9ebb8fba0;
L_0x56443bba3480 .cmp/eq 6, L_0x56443bba3f70, L_0x7fb9ebb8fbe8;
L_0x56443bba3580 .cmp/eq 6, L_0x56443bba3f70, L_0x7fb9ebb8fc30;
L_0x56443bba36f0 .cmp/eq 6, L_0x56443bba3f70, L_0x7fb9ebb8fc78;
L_0x56443bba38b0 .cmp/eq 6, L_0x56443bba3f70, L_0x7fb9ebb8fcc0;
L_0x56443bba3ba0 .concat [ 1 31 0 0], v0x56443bb75c10_0, L_0x7fb9ebb8fd08;
L_0x56443bba3d20 .cmp/eq 32, L_0x56443bba3ba0, L_0x7fb9ebb8fd50;
S_0x56443bb6c010 .scope module, "alu_" "ALU" 11 18, 12 1 0, S_0x56443bb6bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
v0x56443bb6c250_0 .net "ALUControl", 4 0, v0x56443bb75fb0_0;  1 drivers
v0x56443bb6c350_0 .var "ALUResult", 31 0;
v0x56443bb6c430_0 .var "SLT_sub", 31 0;
v0x56443bb6c520_0 .net "SrcA", 31 0, v0x56443bb76ca0_0;  1 drivers
v0x56443bb6c600_0 .net "SrcB", 31 0, v0x56443bb76e10_0;  1 drivers
E_0x56443b9f4d20 .event edge, v0x56443bb6c250_0, v0x56443bb6c520_0, v0x56443bb6c600_0;
S_0x56443bb6c7b0 .scope module, "div" "Div" 11 64, 13 1 0, S_0x56443bb6bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "validIn";
    .port_info 2 /INPUT 1 "sign";
    .port_info 3 /OUTPUT 1 "validOut";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
    .port_info 6 /OUTPUT 32 "Hi";
    .port_info 7 /OUTPUT 32 "Lo";
v0x56443bb71c30_0 .var "Divisor", 31 0;
v0x56443bb71d10_0 .var "Divisor_next", 31 0;
v0x56443bb71df0_0 .var "Hi", 31 0;
v0x56443bb71eb0_0 .var "InputMSB_A", 31 0;
v0x56443bb71fa0_0 .var "InputMSB_B", 31 0;
v0x56443bb72090_0 .net "Inverted_A", 31 0, v0x56443bb710e0_0;  1 drivers
v0x56443bb72160_0 .net "Inverted_B", 31 0, v0x56443bb70c00_0;  1 drivers
v0x56443bb72230_0 .net "Inverted_Quotient_next", 31 0, v0x56443bb71610_0;  1 drivers
v0x56443bb72300_0 .net "Inverted_Remainder_next", 31 0, v0x56443bb71af0_0;  1 drivers
v0x56443bb723d0_0 .var "Lo", 31 0;
v0x56443bb72490_0 .var "Quotient", 31 0;
v0x56443bb72570_0 .var "Quotient_next", 31 0;
v0x56443bb72660_0 .var "Remainder", 31 0;
v0x56443bb72720_0 .var "Remainder_next", 31 0;
v0x56443bb72810_0 .net "SrcA", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
v0x56443bb728e0_0 .net "SrcB", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb729b0_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb72a50_0 .var "count", 5 0;
v0x56443bb72b10_0 .var "count_next", 5 0;
v0x56443bb72bf0_0 .net "is_neg_A", 0 0, L_0x56443bba31e0;  1 drivers
v0x56443bb72cb0_0 .net "is_neg_B", 0 0, L_0x56443bba32b0;  1 drivers
v0x56443bb72d70_0 .net "msbA", 4 0, v0x56443bb6e7d0_0;  1 drivers
v0x56443bb72e60_0 .net "msbB", 4 0, v0x56443bb70790_0;  1 drivers
v0x56443bb72f30_0 .var "running", 0 0;
v0x56443bb72fd0_0 .var "running_next", 0 0;
v0x56443bb73090_0 .net "sign", 0 0, v0x56443bb76220_0;  1 drivers
v0x56443bb73150_0 .net "validIn", 0 0, v0x56443bb782c0_0;  1 drivers
v0x56443bb73210_0 .var "validOut", 0 0;
E_0x56443ba27aa0/0 .event edge, v0x56443bb73150_0, v0x56443bb72f30_0, v0x56443bb73090_0, v0x56443bb72bf0_0;
E_0x56443ba27aa0/1 .event edge, v0x56443bb72cb0_0, v0x56443bb710e0_0, v0x56443bb70c00_0, v0x56443bb6e7d0_0;
E_0x56443ba27aa0/2 .event edge, v0x56443bb70790_0, v0x56443bb70b00_0, v0x56443bb70fe0_0, v0x56443bb72a50_0;
E_0x56443ba27aa0/3 .event edge, v0x56443bb71c30_0, v0x56443bb72660_0, v0x56443bb72490_0;
E_0x56443ba27aa0 .event/or E_0x56443ba27aa0/0, E_0x56443ba27aa0/1, E_0x56443ba27aa0/2, E_0x56443ba27aa0/3;
L_0x56443bba31e0 .part L_0x56443bb9dfa0, 31, 1;
L_0x56443bba32b0 .part L_0x56443bb9dd10, 31, 1;
S_0x56443bb6cb50 .scope module, "MSBA" "MSB" 13 37, 14 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 5 "Out";
v0x56443bb6cea0_0 .net "In", 31 0, v0x56443bb71eb0_0;  1 drivers
v0x56443bb6cfa0_0 .net "In0", 0 0, L_0x56443bb9e330;  1 drivers
v0x56443bb6d060_0 .net "In1", 0 0, L_0x56443bb9e3d0;  1 drivers
v0x56443bb6d100_0 .net "In10", 0 0, L_0x56443bb9ec00;  1 drivers
v0x56443bb6d1c0_0 .net "In11", 0 0, L_0x56443bb9ecd0;  1 drivers
v0x56443bb6d2d0_0 .net "In12", 0 0, L_0x56443bb9ee10;  1 drivers
v0x56443bb6d390_0 .net "In13", 0 0, L_0x56443bb9eee0;  1 drivers
v0x56443bb6d450_0 .net "In14", 0 0, L_0x56443bb9f030;  1 drivers
v0x56443bb6d510_0 .net "In15", 0 0, L_0x56443bb9f310;  1 drivers
v0x56443bb6d5d0_0 .net "In16", 0 0, L_0x56443bb9f470;  1 drivers
v0x56443bb6d690_0 .net "In17", 0 0, L_0x56443bb9f540;  1 drivers
v0x56443bb6d750_0 .net "In18", 0 0, L_0x56443bb9f6b0;  1 drivers
v0x56443bb6d810_0 .net "In19", 0 0, L_0x56443bb9f780;  1 drivers
v0x56443bb6d8d0_0 .net "In2", 0 0, L_0x56443bb9e470;  1 drivers
v0x56443bb6d990_0 .net "In20", 0 0, L_0x56443bb9f610;  1 drivers
v0x56443bb6da50_0 .net "In21", 0 0, L_0x56443bb9f930;  1 drivers
v0x56443bb6db10_0 .net "In22", 0 0, L_0x56443bb9fac0;  1 drivers
v0x56443bb6dbd0_0 .net "In23", 0 0, L_0x56443bb9fb90;  1 drivers
v0x56443bb6dc90_0 .net "In24", 0 0, L_0x56443bb9fd30;  1 drivers
v0x56443bb6dd50_0 .net "In25", 0 0, L_0x56443bb9fe00;  1 drivers
v0x56443bb6de10_0 .net "In26", 0 0, L_0x56443bb9ffb0;  1 drivers
v0x56443bb6ded0_0 .net "In27", 0 0, L_0x56443bba0080;  1 drivers
v0x56443bb6df90_0 .net "In28", 0 0, L_0x56443bba0240;  1 drivers
v0x56443bb6e050_0 .net "In29", 0 0, L_0x56443bba0310;  1 drivers
v0x56443bb6e110_0 .net "In3", 0 0, L_0x56443bb9e510;  1 drivers
v0x56443bb6e1d0_0 .net "In30", 0 0, L_0x56443bba04e0;  1 drivers
v0x56443bb6e290_0 .net "In31", 0 0, L_0x56443bba09c0;  1 drivers
v0x56443bb6e350_0 .net "In4", 0 0, L_0x56443bb9e5b0;  1 drivers
v0x56443bb6e410_0 .net "In5", 0 0, L_0x56443bb9e650;  1 drivers
v0x56443bb6e4d0_0 .net "In6", 0 0, L_0x56443bb9e730;  1 drivers
v0x56443bb6e590_0 .net "In7", 0 0, L_0x56443bb9e8e0;  1 drivers
v0x56443bb6e650_0 .net "In8", 0 0, L_0x56443bb9ea00;  1 drivers
v0x56443bb6e710_0 .net "In9", 0 0, L_0x56443bb9ead0;  1 drivers
v0x56443bb6e7d0_0 .var "Out", 4 0;
E_0x56443bb64d60/0 .event edge, v0x56443bb6cfa0_0, v0x56443bb6d060_0, v0x56443bb6d8d0_0, v0x56443bb6e110_0;
E_0x56443bb64d60/1 .event edge, v0x56443bb6e350_0, v0x56443bb6e410_0, v0x56443bb6e4d0_0, v0x56443bb6e590_0;
E_0x56443bb64d60/2 .event edge, v0x56443bb6e650_0, v0x56443bb6e710_0, v0x56443bb6d100_0, v0x56443bb6d1c0_0;
E_0x56443bb64d60/3 .event edge, v0x56443bb6d2d0_0, v0x56443bb6d390_0, v0x56443bb6d450_0, v0x56443bb6d510_0;
E_0x56443bb64d60/4 .event edge, v0x56443bb6d5d0_0, v0x56443bb6d690_0, v0x56443bb6d750_0, v0x56443bb6d810_0;
E_0x56443bb64d60/5 .event edge, v0x56443bb6d990_0, v0x56443bb6da50_0, v0x56443bb6db10_0, v0x56443bb6dbd0_0;
E_0x56443bb64d60/6 .event edge, v0x56443bb6dc90_0, v0x56443bb6dd50_0, v0x56443bb6de10_0, v0x56443bb6ded0_0;
E_0x56443bb64d60/7 .event edge, v0x56443bb6df90_0, v0x56443bb6e050_0, v0x56443bb6e1d0_0, v0x56443bb6e290_0;
E_0x56443bb64d60 .event/or E_0x56443bb64d60/0, E_0x56443bb64d60/1, E_0x56443bb64d60/2, E_0x56443bb64d60/3, E_0x56443bb64d60/4, E_0x56443bb64d60/5, E_0x56443bb64d60/6, E_0x56443bb64d60/7;
L_0x56443bb9e330 .part v0x56443bb71eb0_0, 0, 1;
L_0x56443bb9e3d0 .part v0x56443bb71eb0_0, 1, 1;
L_0x56443bb9e470 .part v0x56443bb71eb0_0, 2, 1;
L_0x56443bb9e510 .part v0x56443bb71eb0_0, 3, 1;
L_0x56443bb9e5b0 .part v0x56443bb71eb0_0, 4, 1;
L_0x56443bb9e650 .part v0x56443bb71eb0_0, 5, 1;
L_0x56443bb9e730 .part v0x56443bb71eb0_0, 6, 1;
L_0x56443bb9e8e0 .part v0x56443bb71eb0_0, 7, 1;
L_0x56443bb9ea00 .part v0x56443bb71eb0_0, 8, 1;
L_0x56443bb9ead0 .part v0x56443bb71eb0_0, 9, 1;
L_0x56443bb9ec00 .part v0x56443bb71eb0_0, 10, 1;
L_0x56443bb9ecd0 .part v0x56443bb71eb0_0, 11, 1;
L_0x56443bb9ee10 .part v0x56443bb71eb0_0, 12, 1;
L_0x56443bb9eee0 .part v0x56443bb71eb0_0, 13, 1;
L_0x56443bb9f030 .part v0x56443bb71eb0_0, 14, 1;
L_0x56443bb9f310 .part v0x56443bb71eb0_0, 15, 1;
L_0x56443bb9f470 .part v0x56443bb71eb0_0, 16, 1;
L_0x56443bb9f540 .part v0x56443bb71eb0_0, 17, 1;
L_0x56443bb9f6b0 .part v0x56443bb71eb0_0, 18, 1;
L_0x56443bb9f780 .part v0x56443bb71eb0_0, 19, 1;
L_0x56443bb9f610 .part v0x56443bb71eb0_0, 20, 1;
L_0x56443bb9f930 .part v0x56443bb71eb0_0, 21, 1;
L_0x56443bb9fac0 .part v0x56443bb71eb0_0, 22, 1;
L_0x56443bb9fb90 .part v0x56443bb71eb0_0, 23, 1;
L_0x56443bb9fd30 .part v0x56443bb71eb0_0, 24, 1;
L_0x56443bb9fe00 .part v0x56443bb71eb0_0, 25, 1;
L_0x56443bb9ffb0 .part v0x56443bb71eb0_0, 26, 1;
L_0x56443bba0080 .part v0x56443bb71eb0_0, 27, 1;
L_0x56443bba0240 .part v0x56443bb71eb0_0, 28, 1;
L_0x56443bba0310 .part v0x56443bb71eb0_0, 29, 1;
L_0x56443bba04e0 .part v0x56443bb71eb0_0, 30, 1;
L_0x56443bba09c0 .part v0x56443bb71eb0_0, 31, 1;
S_0x56443bb6e910 .scope module, "MSBB" "MSB" 13 38, 14 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 5 "Out";
v0x56443bb6ec50_0 .net "In", 31 0, v0x56443bb71fa0_0;  1 drivers
v0x56443bb6ed50_0 .net "In0", 0 0, L_0x56443bba0ba0;  1 drivers
v0x56443bb6ee10_0 .net "In1", 0 0, L_0x56443bba0c70;  1 drivers
v0x56443bb6eeb0_0 .net "In10", 0 0, L_0x56443bba1480;  1 drivers
v0x56443bb6ef70_0 .net "In11", 0 0, L_0x56443bba1550;  1 drivers
v0x56443bb6f080_0 .net "In12", 0 0, L_0x56443bba1690;  1 drivers
v0x56443bb6f140_0 .net "In13", 0 0, L_0x56443bba1760;  1 drivers
v0x56443bb6f200_0 .net "In14", 0 0, L_0x56443bba18b0;  1 drivers
v0x56443bb6f2c0_0 .net "In15", 0 0, L_0x56443bba1980;  1 drivers
v0x56443bb6f380_0 .net "In16", 0 0, L_0x56443bba1ae0;  1 drivers
v0x56443bb6f440_0 .net "In17", 0 0, L_0x56443bba1bb0;  1 drivers
v0x56443bb6f500_0 .net "In18", 0 0, L_0x56443bba1d20;  1 drivers
v0x56443bb6f5c0_0 .net "In19", 0 0, L_0x56443bba1df0;  1 drivers
v0x56443bb6f680_0 .net "In2", 0 0, L_0x56443bba0d10;  1 drivers
v0x56443bb6f740_0 .net "In20", 0 0, L_0x56443bba1c80;  1 drivers
v0x56443bb6f800_0 .net "In21", 0 0, L_0x56443bba1fa0;  1 drivers
v0x56443bb6f8c0_0 .net "In22", 0 0, L_0x56443bba2130;  1 drivers
v0x56443bb6f980_0 .net "In23", 0 0, L_0x56443bba2200;  1 drivers
v0x56443bb6fa40_0 .net "In24", 0 0, L_0x56443bba23a0;  1 drivers
v0x56443bb6fb00_0 .net "In25", 0 0, L_0x56443bba2470;  1 drivers
v0x56443bb6fbc0_0 .net "In26", 0 0, L_0x56443bba2620;  1 drivers
v0x56443bb6fc80_0 .net "In27", 0 0, L_0x56443bba26f0;  1 drivers
v0x56443bb6fd40_0 .net "In28", 0 0, L_0x56443bba28b0;  1 drivers
v0x56443bb6fe00_0 .net "In29", 0 0, L_0x56443bba2980;  1 drivers
v0x56443bb6fec0_0 .net "In3", 0 0, L_0x56443bba0de0;  1 drivers
v0x56443bb6ff80_0 .net "In30", 0 0, L_0x56443bba2b50;  1 drivers
v0x56443bb70040_0 .net "In31", 0 0, L_0x56443bba3030;  1 drivers
v0x56443bb70100_0 .net "In4", 0 0, L_0x56443bba0ee0;  1 drivers
v0x56443bb701c0_0 .net "In5", 0 0, L_0x56443bba0fb0;  1 drivers
v0x56443bb70280_0 .net "In6", 0 0, L_0x56443bba10c0;  1 drivers
v0x56443bb70340_0 .net "In7", 0 0, L_0x56443bba1160;  1 drivers
v0x56443bb70400_0 .net "In8", 0 0, L_0x56443bba1280;  1 drivers
v0x56443bb704c0_0 .net "In9", 0 0, L_0x56443bba1350;  1 drivers
v0x56443bb70790_0 .var "Out", 4 0;
E_0x56443bb6eae0/0 .event edge, v0x56443bb6ed50_0, v0x56443bb6ee10_0, v0x56443bb6f680_0, v0x56443bb6fec0_0;
E_0x56443bb6eae0/1 .event edge, v0x56443bb70100_0, v0x56443bb701c0_0, v0x56443bb70280_0, v0x56443bb70340_0;
E_0x56443bb6eae0/2 .event edge, v0x56443bb70400_0, v0x56443bb704c0_0, v0x56443bb6eeb0_0, v0x56443bb6ef70_0;
E_0x56443bb6eae0/3 .event edge, v0x56443bb6f080_0, v0x56443bb6f140_0, v0x56443bb6f200_0, v0x56443bb6f2c0_0;
E_0x56443bb6eae0/4 .event edge, v0x56443bb6f380_0, v0x56443bb6f440_0, v0x56443bb6f500_0, v0x56443bb6f5c0_0;
E_0x56443bb6eae0/5 .event edge, v0x56443bb6f740_0, v0x56443bb6f800_0, v0x56443bb6f8c0_0, v0x56443bb6f980_0;
E_0x56443bb6eae0/6 .event edge, v0x56443bb6fa40_0, v0x56443bb6fb00_0, v0x56443bb6fbc0_0, v0x56443bb6fc80_0;
E_0x56443bb6eae0/7 .event edge, v0x56443bb6fd40_0, v0x56443bb6fe00_0, v0x56443bb6ff80_0, v0x56443bb70040_0;
E_0x56443bb6eae0 .event/or E_0x56443bb6eae0/0, E_0x56443bb6eae0/1, E_0x56443bb6eae0/2, E_0x56443bb6eae0/3, E_0x56443bb6eae0/4, E_0x56443bb6eae0/5, E_0x56443bb6eae0/6, E_0x56443bb6eae0/7;
L_0x56443bba0ba0 .part v0x56443bb71fa0_0, 0, 1;
L_0x56443bba0c70 .part v0x56443bb71fa0_0, 1, 1;
L_0x56443bba0d10 .part v0x56443bb71fa0_0, 2, 1;
L_0x56443bba0de0 .part v0x56443bb71fa0_0, 3, 1;
L_0x56443bba0ee0 .part v0x56443bb71fa0_0, 4, 1;
L_0x56443bba0fb0 .part v0x56443bb71fa0_0, 5, 1;
L_0x56443bba10c0 .part v0x56443bb71fa0_0, 6, 1;
L_0x56443bba1160 .part v0x56443bb71fa0_0, 7, 1;
L_0x56443bba1280 .part v0x56443bb71fa0_0, 8, 1;
L_0x56443bba1350 .part v0x56443bb71fa0_0, 9, 1;
L_0x56443bba1480 .part v0x56443bb71fa0_0, 10, 1;
L_0x56443bba1550 .part v0x56443bb71fa0_0, 11, 1;
L_0x56443bba1690 .part v0x56443bb71fa0_0, 12, 1;
L_0x56443bba1760 .part v0x56443bb71fa0_0, 13, 1;
L_0x56443bba18b0 .part v0x56443bb71fa0_0, 14, 1;
L_0x56443bba1980 .part v0x56443bb71fa0_0, 15, 1;
L_0x56443bba1ae0 .part v0x56443bb71fa0_0, 16, 1;
L_0x56443bba1bb0 .part v0x56443bb71fa0_0, 17, 1;
L_0x56443bba1d20 .part v0x56443bb71fa0_0, 18, 1;
L_0x56443bba1df0 .part v0x56443bb71fa0_0, 19, 1;
L_0x56443bba1c80 .part v0x56443bb71fa0_0, 20, 1;
L_0x56443bba1fa0 .part v0x56443bb71fa0_0, 21, 1;
L_0x56443bba2130 .part v0x56443bb71fa0_0, 22, 1;
L_0x56443bba2200 .part v0x56443bb71fa0_0, 23, 1;
L_0x56443bba23a0 .part v0x56443bb71fa0_0, 24, 1;
L_0x56443bba2470 .part v0x56443bb71fa0_0, 25, 1;
L_0x56443bba2620 .part v0x56443bb71fa0_0, 26, 1;
L_0x56443bba26f0 .part v0x56443bb71fa0_0, 27, 1;
L_0x56443bba28b0 .part v0x56443bb71fa0_0, 28, 1;
L_0x56443bba2980 .part v0x56443bb71fa0_0, 29, 1;
L_0x56443bba2b50 .part v0x56443bb71fa0_0, 30, 1;
L_0x56443bba3030 .part v0x56443bb71fa0_0, 31, 1;
S_0x56443bb708d0 .scope module, "inver_B" "Sign_Inverter" 13 22, 15 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb70b00_0 .net "In", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb70c00_0 .var "Out", 31 0;
E_0x56443bb70aa0 .event edge, v0x56443bb70b00_0;
S_0x56443bb70d40 .scope module, "invert_A" "Sign_Inverter" 13 21, 15 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb70fe0_0 .net "In", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
v0x56443bb710e0_0 .var "Out", 31 0;
E_0x56443bb70f60 .event edge, v0x56443bb70fe0_0;
S_0x56443bb71220 .scope module, "invert_quotient" "Sign_Inverter" 13 25, 15 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb71510_0 .net "In", 31 0, v0x56443bb72570_0;  1 drivers
v0x56443bb71610_0 .var "Out", 31 0;
E_0x56443bb71490 .event edge, v0x56443bb71510_0;
S_0x56443bb71750 .scope module, "invert_remainder" "Sign_Inverter" 13 27, 15 1 0, S_0x56443bb6c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb719f0_0 .net "In", 31 0, v0x56443bb72720_0;  1 drivers
v0x56443bb71af0_0 .var "Out", 31 0;
E_0x56443bb71970 .event edge, v0x56443bb719f0_0;
S_0x56443bb733d0 .scope module, "mult_" "Mult" 11 53, 16 1 0, S_0x56443bb6bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "validIn";
    .port_info 2 /INPUT 1 "sign";
    .port_info 3 /OUTPUT 1 "validOut";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
    .port_info 6 /OUTPUT 32 "Hi";
    .port_info 7 /OUTPUT 32 "Lo";
P_0x56443ba69950 .param/l "nibble_width" 0 16 28, +C4<000000000000000000000000000000111>;
P_0x56443ba69990 .param/l "split" 0 16 27, +C4<00000000000000000000000000000100>;
v0x56443bb74690_0 .var "Hi", 31 0;
v0x56443bb74770_0 .net "Inverted_A", 31 0, v0x56443bb74090_0;  1 drivers
v0x56443bb74830_0 .net "Inverted_B", 31 0, v0x56443bb73c00_0;  1 drivers
v0x56443bb74930_0 .net "Inverted_sum_next", 63 0, v0x56443bb74550_0;  1 drivers
v0x56443bb74a00_0 .var "Lo", 31 0;
v0x56443bb74af0_0 .net "SrcA", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
v0x56443bb74bb0_0 .net "SrcB", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb74c70_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb74e20_0 .var "count", 5 0;
v0x56443bb74f00_0 .var "count_next", 5 0;
v0x56443bb74fe0_0 .net "is_neg_A", 0 0, L_0x56443bb9e1f0;  1 drivers
v0x56443bb750a0_0 .net "is_neg_B", 0 0, L_0x56443bb9e290;  1 drivers
v0x56443bb75160_0 .var "mc", 63 0;
v0x56443bb75240_0 .var "mc_next", 63 0;
v0x56443bb75320_0 .var "mp", 31 0;
v0x56443bb75400_0 .var "mp_next", 31 0;
v0x56443bb754e0_0 .net "mp_nibble", 7 0, L_0x56443bb9e150;  1 drivers
v0x56443bb756d0_0 .var "negative", 0 0;
v0x56443bb75790_0 .var "running", 0 0;
v0x56443bb75850_0 .var "running_next", 0 0;
v0x56443bb75910_0 .net "sign", 0 0, v0x56443bb76950_0;  1 drivers
v0x56443bb759d0_0 .var "sum", 63 0;
v0x56443bb75ab0_0 .var "sum_next", 63 0;
v0x56443bb75b70_0 .net "validIn", 0 0, v0x56443bb78390_0;  1 drivers
v0x56443bb75c10_0 .var "validOut", 0 0;
E_0x56443bb737b0/0 .event edge, v0x56443bb74fe0_0, v0x56443bb750a0_0, v0x56443bb75b70_0, v0x56443bb75790_0;
E_0x56443bb737b0/1 .event edge, v0x56443bb75910_0, v0x56443bb74090_0, v0x56443bb70fe0_0, v0x56443bb73c00_0;
E_0x56443bb737b0/2 .event edge, v0x56443bb70b00_0, v0x56443bb74e20_0, v0x56443bb759d0_0, v0x56443bb754e0_0;
E_0x56443bb737b0/3 .event edge, v0x56443bb75160_0, v0x56443bb75320_0;
E_0x56443bb737b0 .event/or E_0x56443bb737b0/0, E_0x56443bb737b0/1, E_0x56443bb737b0/2, E_0x56443bb737b0/3;
L_0x56443bb9e150 .part v0x56443bb75320_0, 0, 8;
L_0x56443bb9e1f0 .part L_0x56443bb9dfa0, 31, 1;
L_0x56443bb9e290 .part L_0x56443bb9dd10, 31, 1;
S_0x56443bb73870 .scope module, "inver_B" "Sign_Inverter" 16 17, 15 1 0, S_0x56443bb733d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb73ad0_0 .net "In", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb73c00_0 .var "Out", 31 0;
S_0x56443bb73d40 .scope module, "invert_A" "Sign_Inverter" 16 16, 15 1 0, S_0x56443bb733d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0x56443bb73f60_0 .net "In", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
v0x56443bb74090_0 .var "Out", 31 0;
S_0x56443bb741d0 .scope module, "invert_sum" "Sign_Inverter64" 16 25, 17 1 0, S_0x56443bb733d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "In";
    .port_info 1 /OUTPUT 64 "Out";
v0x56443bb74450_0 .net "In", 63 0, v0x56443bb75ab0_0;  1 drivers
v0x56443bb74550_0 .var "Out", 63 0;
E_0x56443bb743f0 .event edge, v0x56443bb74450_0;
S_0x56443bb78660 .scope module, "alumux" "mux2" 6 71, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb6ab50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb78930_0 .net "d0", 31 0, v0x56443bb76a20_0;  alias, 1 drivers
v0x56443bb78a10_0 .net "d1", 31 0, v0x56443bb6ae30_0;  alias, 1 drivers
v0x56443bb78ad0_0 .net "s", 0 0, v0x56443bb15a70_0;  alias, 1 drivers
v0x56443bb78bd0_0 .net "y", 31 0, L_0x56443bb9cbf0;  alias, 1 drivers
L_0x56443bb9cbf0 .functor MUXZ 32, v0x56443bb76a20_0, v0x56443bb6ae30_0, v0x56443bb15a70_0, C4<>;
S_0x56443bb78cb0 .scope module, "brmux" "mux2" 6 59, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb78e90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb78f60_0 .net "d0", 31 0, L_0x56443bb9cbf0;  alias, 1 drivers
v0x56443bb79040_0 .net "d1", 31 0, v0x56443bb69440_0;  alias, 1 drivers
v0x56443bb79130_0 .net "s", 0 0, v0x56443b9f3eb0_0;  alias, 1 drivers
v0x56443bb79230_0 .net "y", 31 0, L_0x56443bb9b260;  alias, 1 drivers
L_0x56443bb9b260 .functor MUXZ 32, L_0x56443bb9cbf0, v0x56443bb69440_0, v0x56443b9f3eb0_0, C4<>;
S_0x56443bb79350 .scope module, "extmux" "mux2" 6 74, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb79530 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb79600_0 .net "d0", 31 0, L_0x56443bb9d2b0;  alias, 1 drivers
v0x56443bb79700_0 .net "d1", 31 0, L_0x56443bb9d3f0;  alias, 1 drivers
v0x56443bb797e0_0 .net "s", 0 0, v0x56443bb090b0_0;  alias, 1 drivers
v0x56443bb798e0_0 .net "y", 31 0, L_0x56443bb9d5d0;  alias, 1 drivers
L_0x56443bb9d5d0 .functor MUXZ 32, L_0x56443bb9d2b0, L_0x56443bb9d3f0, v0x56443bb090b0_0, C4<>;
S_0x56443bb79a30 .scope module, "immsh" "sl2" 6 75, 18 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x56443bb79c70_0 .net *"_ivl_1", 29 0, L_0x56443bb9d790;  1 drivers
L_0x7fb9ebb8fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56443bb79d70_0 .net/2u *"_ivl_2", 1 0, L_0x7fb9ebb8fb10;  1 drivers
v0x56443bb79e50_0 .net "a", 31 0, L_0x56443bb9d5d0;  alias, 1 drivers
v0x56443bb79f20_0 .net "y", 31 0, L_0x56443bb9d830;  alias, 1 drivers
L_0x56443bb9d790 .part L_0x56443bb9d5d0, 0, 30;
L_0x56443bb9d830 .concat [ 2 30 0 0], L_0x7fb9ebb8fb10, L_0x56443bb9d790;
S_0x56443bb7a040 .scope module, "muxA3" "mux2" 6 66, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x56443bb7a220 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
v0x56443bb7a320_0 .net "d0", 4 0, L_0x56443bb9b700;  1 drivers
v0x56443bb7a400_0 .net "d1", 4 0, L_0x56443bb9b830;  1 drivers
v0x56443bb7a4e0_0 .net "s", 0 0, v0x56443bb65bc0_0;  alias, 1 drivers
v0x56443bb7a5e0_0 .net "y", 4 0, L_0x56443bb9b660;  alias, 1 drivers
L_0x56443bb9b660 .functor MUXZ 5, L_0x56443bb9b700, L_0x56443bb9b830, v0x56443bb65bc0_0, C4<>;
S_0x56443bb7a730 .scope module, "muxIR" "mux2" 6 65, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb7a910 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb7aa50_0 .net "d0", 31 0, v0x56443bb867e0_0;  alias, 1 drivers
v0x56443bb7ab60_0 .net "d1", 31 0, v0x56443bb69960_0;  alias, 1 drivers
v0x56443bb7ac30_0 .net "s", 0 0, L_0x56443bb98df0;  alias, 1 drivers
v0x56443bb7ad30_0 .net "y", 31 0, L_0x56443bb9b5c0;  alias, 1 drivers
L_0x56443bb9b5c0 .functor MUXZ 32, v0x56443bb867e0_0, v0x56443bb69960_0, L_0x56443bb98df0, C4<>;
S_0x56443bb7ae60 .scope module, "muxWD3" "mux2" 6 67, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb7b040 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb7b180_0 .net "d0", 31 0, v0x56443bb867e0_0;  alias, 1 drivers
v0x56443bb7b2b0_0 .net "d1", 31 0, L_0x56443bb9cbf0;  alias, 1 drivers
v0x56443bb7b370_0 .net "s", 0 0, v0x56443b9f3c70_0;  alias, 1 drivers
v0x56443bb7b440_0 .net "y", 31 0, L_0x56443bb9b8d0;  alias, 1 drivers
L_0x56443bb9b8d0 .functor MUXZ 32, v0x56443bb867e0_0, L_0x56443bb9cbf0, v0x56443b9f3c70_0, C4<>;
S_0x56443bb7b590 .scope module, "rf" "register_file" 6 68, 19 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "write_index3";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data3";
    .port_info 9 /OUTPUT 32 "Register0";
v0x56443bb7cef0_0 .array/port v0x56443bb7cef0, 0;
L_0x56443bb9bb10 .functor BUFZ 32, v0x56443bb7cef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56443bb7cef0_1 .array/port v0x56443bb7cef0, 1;
L_0x56443bb9bb80 .functor BUFZ 32, v0x56443bb7cef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56443bb7cef0_2 .array/port v0x56443bb7cef0, 2;
L_0x56443bb9bbf0 .functor BUFZ 32, v0x56443bb7cef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56443bb9ca00 .functor BUFZ 32, v0x56443bb7cef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56443bb7b820_0 .net "Register0", 31 0, L_0x56443bb9ca00;  alias, 1 drivers
L_0x7fb9ebb8f888 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7b920_0 .net *"_ivl_12", 26 0, L_0x7fb9ebb8f888;  1 drivers
L_0x7fb9ebb8f8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7ba00_0 .net/2u *"_ivl_13", 31 0, L_0x7fb9ebb8f8d0;  1 drivers
v0x56443bb7bac0_0 .net *"_ivl_15", 0 0, L_0x56443bb9bd00;  1 drivers
v0x56443bb7bb80_0 .net *"_ivl_17", 31 0, L_0x56443bb9bda0;  1 drivers
v0x56443bb7bcb0_0 .net *"_ivl_19", 6 0, L_0x56443bb9be40;  1 drivers
L_0x7fb9ebb8f918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56443bb7bd90_0 .net *"_ivl_22", 1 0, L_0x7fb9ebb8f918;  1 drivers
L_0x7fb9ebb8f960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7be70_0 .net/2u *"_ivl_23", 31 0, L_0x7fb9ebb8f960;  1 drivers
v0x56443bb7bf50_0 .net *"_ivl_27", 31 0, L_0x56443bb9c370;  1 drivers
L_0x7fb9ebb8f9a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7c0c0_0 .net *"_ivl_30", 26 0, L_0x7fb9ebb8f9a8;  1 drivers
L_0x7fb9ebb8f9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7c1a0_0 .net/2u *"_ivl_31", 31 0, L_0x7fb9ebb8f9f0;  1 drivers
v0x56443bb7c280_0 .net *"_ivl_33", 0 0, L_0x56443bb9c4a0;  1 drivers
v0x56443bb7c340_0 .net *"_ivl_35", 31 0, L_0x56443bb9c5e0;  1 drivers
v0x56443bb7c420_0 .net *"_ivl_37", 6 0, L_0x56443bb9c6d0;  1 drivers
L_0x7fb9ebb8fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56443bb7c500_0 .net *"_ivl_40", 1 0, L_0x7fb9ebb8fa38;  1 drivers
L_0x7fb9ebb8fa80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7c5e0_0 .net/2u *"_ivl_41", 31 0, L_0x7fb9ebb8fa80;  1 drivers
v0x56443bb7c6c0_0 .net *"_ivl_9", 31 0, L_0x56443bb9bc60;  1 drivers
v0x56443bb7c7a0_0 .net "a1", 4 0, L_0x56443bb9ca70;  1 drivers
v0x56443bb7c880_0 .net "a2", 4 0, L_0x56443bb9cb10;  1 drivers
v0x56443bb7c960_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb7ca00_0 .var/i "index", 31 0;
v0x56443bb7cae0_0 .net "read_data1", 31 0, L_0x56443bb9c1e0;  alias, 1 drivers
v0x56443bb7cba0_0 .net "read_data2", 31 0, L_0x56443bb9c860;  alias, 1 drivers
v0x56443bb7cc70_0 .net "reg_0", 31 0, L_0x56443bb9bb10;  1 drivers
v0x56443bb7cd30_0 .net "reg_1", 31 0, L_0x56443bb9bb80;  1 drivers
v0x56443bb7ce10_0 .net "reg_2", 31 0, L_0x56443bb9bbf0;  1 drivers
v0x56443bb7cef0 .array "regs", 0 31, 31 0;
v0x56443bb7d4c0_0 .net "reset", 0 0, v0x56443bb87060_0;  alias, 1 drivers
v0x56443bb7d560_0 .net "write_data3", 31 0, L_0x56443bb9b8d0;  alias, 1 drivers
v0x56443bb7d620_0 .net "write_enable", 0 0, v0x56443bb65c60_0;  alias, 1 drivers
v0x56443bb7d6f0_0 .net "write_index3", 4 0, L_0x56443bb9b660;  alias, 1 drivers
L_0x56443bb9bc60 .concat [ 5 27 0 0], L_0x56443bb9ca70, L_0x7fb9ebb8f888;
L_0x56443bb9bd00 .cmp/ne 32, L_0x56443bb9bc60, L_0x7fb9ebb8f8d0;
L_0x56443bb9bda0 .array/port v0x56443bb7cef0, L_0x56443bb9be40;
L_0x56443bb9be40 .concat [ 5 2 0 0], L_0x56443bb9ca70, L_0x7fb9ebb8f918;
L_0x56443bb9c1e0 .functor MUXZ 32, L_0x7fb9ebb8f960, L_0x56443bb9bda0, L_0x56443bb9bd00, C4<>;
L_0x56443bb9c370 .concat [ 5 27 0 0], L_0x56443bb9cb10, L_0x7fb9ebb8f9a8;
L_0x56443bb9c4a0 .cmp/ne 32, L_0x56443bb9c370, L_0x7fb9ebb8f9f0;
L_0x56443bb9c5e0 .array/port v0x56443bb7cef0, L_0x56443bb9c6d0;
L_0x56443bb9c6d0 .concat [ 5 2 0 0], L_0x56443bb9cb10, L_0x7fb9ebb8fa38;
L_0x56443bb9c860 .functor MUXZ 32, L_0x7fb9ebb8fa80, L_0x56443bb9c5e0, L_0x56443bb9c4a0, C4<>;
S_0x56443bb7d920 .scope module, "se" "signext" 6 72, 20 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x56443bb7dc70_0 .net *"_ivl_1", 0 0, L_0x56443bb9ce40;  1 drivers
v0x56443bb7dd70_0 .net *"_ivl_2", 15 0, L_0x56443bb9cee0;  1 drivers
v0x56443bb7de50_0 .net "a", 15 0, L_0x56443bb9d350;  1 drivers
v0x56443bb7df40_0 .net "y", 31 0, L_0x56443bb9d2b0;  alias, 1 drivers
L_0x56443bb9ce40 .part L_0x56443bb9d350, 15, 1;
LS_0x56443bb9cee0_0_0 .concat [ 1 1 1 1], L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40;
LS_0x56443bb9cee0_0_4 .concat [ 1 1 1 1], L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40;
LS_0x56443bb9cee0_0_8 .concat [ 1 1 1 1], L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40;
LS_0x56443bb9cee0_0_12 .concat [ 1 1 1 1], L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40, L_0x56443bb9ce40;
L_0x56443bb9cee0 .concat [ 4 4 4 4], LS_0x56443bb9cee0_0_0, LS_0x56443bb9cee0_0_4, LS_0x56443bb9cee0_0_8, LS_0x56443bb9cee0_0_12;
L_0x56443bb9d2b0 .concat [ 16 16 0 0], L_0x56443bb9d350, L_0x56443bb9cee0;
S_0x56443bb7e070 .scope module, "srcamux" "mux2" 6 79, 10 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x56443bb7e250 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x56443bb7e3c0_0 .net "d0", 31 0, v0x56443bb6a170_0;  alias, 1 drivers
v0x56443bb7e4d0_0 .net "d1", 31 0, v0x56443bb6a850_0;  alias, 1 drivers
v0x56443bb7e590_0 .net "s", 0 0, v0x56443bb5db20_0;  alias, 1 drivers
v0x56443bb7e690_0 .net "y", 31 0, L_0x56443bb9dfa0;  alias, 1 drivers
L_0x56443bb9dfa0 .functor MUXZ 32, v0x56443bb6a170_0, v0x56443bb6a850_0, v0x56443bb5db20_0, C4<>;
S_0x56443bb7e7a0 .scope module, "srcbmux" "mux4" 6 78, 21 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "out";
P_0x56443bb7e980 .param/l "WIDTH" 0 21 1, +C4<00000000000000000000000000100000>;
v0x56443bb7eb00_0 .net *"_ivl_1", 0 0, L_0x56443bb9d8d0;  1 drivers
v0x56443bb7ec00_0 .net *"_ivl_3", 0 0, L_0x56443bb9da00;  1 drivers
v0x56443bb7ece0_0 .net *"_ivl_4", 31 0, L_0x56443bb9daa0;  1 drivers
v0x56443bb7edd0_0 .net *"_ivl_7", 0 0, L_0x56443bb9dbd0;  1 drivers
v0x56443bb7eeb0_0 .net *"_ivl_8", 31 0, L_0x56443bb9dc70;  1 drivers
v0x56443bb7efe0_0 .net "a", 31 0, v0x56443bb6b440_0;  alias, 1 drivers
L_0x7fb9ebb8fb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56443bb7f0a0_0 .net "b", 31 0, L_0x7fb9ebb8fb58;  1 drivers
v0x56443bb7f160_0 .net "c", 31 0, L_0x56443bb9d5d0;  alias, 1 drivers
v0x56443bb7f270_0 .net "d", 31 0, L_0x56443bb9d830;  alias, 1 drivers
v0x56443bb7f330_0 .net "out", 31 0, L_0x56443bb9dd10;  alias, 1 drivers
v0x56443bb7f3d0_0 .net "s", 1 0, v0x56443bb15640_0;  alias, 1 drivers
L_0x56443bb9d8d0 .part v0x56443bb15640_0, 1, 1;
L_0x56443bb9da00 .part v0x56443bb15640_0, 0, 1;
L_0x56443bb9daa0 .functor MUXZ 32, L_0x56443bb9d5d0, L_0x56443bb9d830, L_0x56443bb9da00, C4<>;
L_0x56443bb9dbd0 .part v0x56443bb15640_0, 0, 1;
L_0x56443bb9dc70 .functor MUXZ 32, v0x56443bb6b440_0, L_0x7fb9ebb8fb58, L_0x56443bb9dbd0, C4<>;
L_0x56443bb9dd10 .functor MUXZ 32, L_0x56443bb9dc70, L_0x56443bb9daa0, L_0x56443bb9d8d0, C4<>;
S_0x56443bb7f5a0 .scope module, "ze" "zeroext" 6 73, 22 1 0, S_0x56443bb08c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x7fb9ebb8fac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb7f750_0 .net/2u *"_ivl_0", 15 0, L_0x7fb9ebb8fac8;  1 drivers
v0x56443bb7f850_0 .net "a", 15 0, L_0x56443bb9d490;  1 drivers
v0x56443bb7f930_0 .net "y", 31 0, L_0x56443bb9d3f0;  alias, 1 drivers
L_0x56443bb9d3f0 .concat [ 16 16 0 0], L_0x56443bb9d490, L_0x7fb9ebb8fac8;
S_0x56443bb84810 .scope module, "ramInst" "RAM_8x4096" 3 51, 23 1 0, S_0x56443bae3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "rd";
P_0x56443bb849c0 .param/str "RAM_INIT_FILE" 0 23 9, "test/1-binary/and_4.hex.txt";
L_0x56443bb97580 .functor BUFZ 8, L_0x56443bb97780, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56443bb97b80 .functor BUFZ 8, L_0x56443bb978c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56443bb97ff0 .functor BUFZ 8, L_0x56443bb97d30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56443bb984e0 .functor BUFZ 8, L_0x56443bb981b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56443bb84e60_0 .net "A", 31 0, L_0x56443bb97640;  1 drivers
L_0x7fb9ebb8f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb84f60_0 .net/2u *"_ivl_0", 31 0, L_0x7fb9ebb8f060;  1 drivers
v0x56443bb85040_0 .net *"_ivl_10", 7 0, L_0x56443bb97780;  1 drivers
v0x56443bb85100_0 .net *"_ivl_14", 7 0, L_0x56443bb978c0;  1 drivers
v0x56443bb851e0_0 .net *"_ivl_16", 32 0, L_0x56443bb97960;  1 drivers
L_0x7fb9ebb8f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56443bb85310_0 .net *"_ivl_19", 0 0, L_0x7fb9ebb8f0f0;  1 drivers
v0x56443bb853f0_0 .net *"_ivl_2", 0 0, L_0x56443bb973f0;  1 drivers
L_0x7fb9ebb8f138 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56443bb854b0_0 .net/2u *"_ivl_20", 32 0, L_0x7fb9ebb8f138;  1 drivers
v0x56443bb85590_0 .net *"_ivl_22", 32 0, L_0x56443bb97ae0;  1 drivers
v0x56443bb85700_0 .net *"_ivl_26", 7 0, L_0x56443bb97d30;  1 drivers
v0x56443bb857e0_0 .net *"_ivl_28", 32 0, L_0x56443bb97e20;  1 drivers
L_0x7fb9ebb8f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56443bb858c0_0 .net *"_ivl_31", 0 0, L_0x7fb9ebb8f180;  1 drivers
L_0x7fb9ebb8f1c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56443bb859a0_0 .net/2u *"_ivl_32", 32 0, L_0x7fb9ebb8f1c8;  1 drivers
v0x56443bb85a80_0 .net *"_ivl_34", 32 0, L_0x56443bb97f50;  1 drivers
v0x56443bb85b60_0 .net *"_ivl_38", 7 0, L_0x56443bb981b0;  1 drivers
L_0x7fb9ebb8f0a8 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56443bb85c40_0 .net/2u *"_ivl_4", 31 0, L_0x7fb9ebb8f0a8;  1 drivers
v0x56443bb85d20_0 .net *"_ivl_40", 32 0, L_0x56443bb98250;  1 drivers
L_0x7fb9ebb8f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56443bb85e00_0 .net *"_ivl_43", 0 0, L_0x7fb9ebb8f210;  1 drivers
L_0x7fb9ebb8f258 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56443bb85ee0_0 .net/2u *"_ivl_44", 32 0, L_0x7fb9ebb8f258;  1 drivers
v0x56443bb85fc0_0 .net *"_ivl_46", 32 0, L_0x56443bb98440;  1 drivers
v0x56443bb860a0_0 .net *"_ivl_6", 31 0, L_0x56443bb974e0;  1 drivers
v0x56443bb86180_0 .net "a", 31 0, L_0x56443bb9b300;  alias, 1 drivers
v0x56443bb86240_0 .net "b0", 7 0, L_0x56443bb97580;  1 drivers
v0x56443bb86320_0 .net "b1", 7 0, L_0x56443bb97b80;  1 drivers
v0x56443bb86400_0 .net "b2", 7 0, L_0x56443bb97ff0;  1 drivers
v0x56443bb864e0_0 .net "b3", 7 0, L_0x56443bb984e0;  1 drivers
v0x56443bb865c0_0 .net "byteenable", 3 0, L_0x7fb9ebb8f2a0;  alias, 1 drivers
v0x56443bb86680_0 .net "clk", 0 0, v0x56443bb86d50_0;  alias, 1 drivers
v0x56443bb86720 .array "memory", 0 4194303, 7 0;
v0x56443bb867e0_0 .var "rd", 31 0;
v0x56443bb868a0_0 .net "wd", 31 0, v0x56443bb6b440_0;  alias, 1 drivers
v0x56443bb86960_0 .net "we", 0 0, v0x56443bb84590_0;  alias, 1 drivers
L_0x56443bb973f0 .cmp/eq 32, L_0x56443bb9b300, L_0x7fb9ebb8f060;
L_0x56443bb974e0 .arith/sub 32, L_0x56443bb9b300, L_0x7fb9ebb8f0a8;
L_0x56443bb97640 .functor MUXZ 32, L_0x56443bb974e0, L_0x56443bb9b300, L_0x56443bb973f0, C4<>;
L_0x56443bb97780 .array/port v0x56443bb86720, L_0x56443bb97640;
L_0x56443bb978c0 .array/port v0x56443bb86720, L_0x56443bb97ae0;
L_0x56443bb97960 .concat [ 32 1 0 0], L_0x56443bb97640, L_0x7fb9ebb8f0f0;
L_0x56443bb97ae0 .arith/sum 33, L_0x56443bb97960, L_0x7fb9ebb8f138;
L_0x56443bb97d30 .array/port v0x56443bb86720, L_0x56443bb97f50;
L_0x56443bb97e20 .concat [ 32 1 0 0], L_0x56443bb97640, L_0x7fb9ebb8f180;
L_0x56443bb97f50 .arith/sum 33, L_0x56443bb97e20, L_0x7fb9ebb8f1c8;
L_0x56443bb981b0 .array/port v0x56443bb86720, L_0x56443bb98440;
L_0x56443bb98250 .concat [ 32 1 0 0], L_0x56443bb97640, L_0x7fb9ebb8f210;
L_0x56443bb98440 .arith/sum 33, L_0x56443bb98250, L_0x7fb9ebb8f258;
S_0x56443bb84b80 .scope begin, "$unm_blk_6" "$unm_blk_6" 23 17, 23 17 0, S_0x56443bb84810;
 .timescale 0 0;
v0x56443bb84d60_0 .var/i "i", 31 0;
    .scope S_0x56443bb84810;
T_0 ;
    %fork t_1, S_0x56443bb84b80;
    %jmp t_0;
    .scope S_0x56443bb84b80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb84d60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56443bb84d60_0;
    %cmpi/s 4194304, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56443bb84d60_0;
    %store/vec4a v0x56443bb86720, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56443bb84d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56443bb84d60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 23 25 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x56443bb849c0 {0 0 0};
    %vpi_call/w 23 26 "$readmemh", P_0x56443bb849c0, v0x56443bb86720 {0 0 0};
    %vpi_call/w 23 29 "$display", "memory b1 %b", &A<v0x56443bb86720, 20> {0 0 0};
    %vpi_call/w 23 30 "$display", "memory b2 %b", &A<v0x56443bb86720, 21> {0 0 0};
    %vpi_call/w 23 31 "$display", "memory b3 %b", &A<v0x56443bb86720, 22> {0 0 0};
    %vpi_call/w 23 32 "$display", "memory b4 %b", &A<v0x56443bb86720, 23> {0 0 0};
    %end;
    .scope S_0x56443bb84810;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x56443bb84810;
T_1 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb864e0_0;
    %load/vec4 v0x56443bb86400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56443bb86320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56443bb86240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56443bb867e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56443bb08270;
T_2 ;
    %load/vec4 v0x56443ba5eb20_0;
    %store/vec4 v0x56443bb685a0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x56443bb08270;
T_3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56443bb689a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x56443bb08270;
T_4 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %load/vec4 v0x56443bb68a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.11, 9;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_4.12, 9;
T_4.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.12, 9;
 ; End of false expr.
    %blend;
T_4.12;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v0x56443bb68a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.15, 9;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %load/vec4 v0x56443bb688e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.21, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.22, 9;
T_4.21 ; End of true expr.
    %load/vec4 v0x56443ba5e980_0;
    %flag_set/vec4 10;
    %jmp/0 T_4.23, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.24, 10;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.24, 10;
 ; End of false expr.
    %blend;
T_4.24;
    %jmp/0 T_4.22, 9;
 ; End of false expr.
    %blend;
T_4.22;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x56443bb68a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.27, 9;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.28, 9;
T_4.27 ; End of true expr.
    %load/vec4 v0x56443ba5e980_0;
    %flag_set/vec4 10;
    %jmp/0 T_4.29, 10;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.30, 10;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.30, 10;
 ; End of false expr.
    %blend;
T_4.30;
    %jmp/0 T_4.28, 9;
 ; End of false expr.
    %blend;
T_4.28;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x56443b9f3df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x56443bb65d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %assign/vec4 v0x56443bb689a0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x56443bb68820_0;
    %assign/vec4 v0x56443bb68760_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56443bb08270;
T_5 ;
Ewait_0 .event/or E_0x56443b9f54a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x56443bb65d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x56443bb689a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x56443bb689a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x56443bb689a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %load/vec4 v0x56443bb68760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443b9f3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x56443bb689a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x56443bb68680_0;
    %pushi/vec4 2, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb68680_0;
    %pushi/vec4 3, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
T_5.13 ;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x56443bb68680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %jmp T_5.32;
T_5.14 ;
    %load/vec4 v0x56443ba5ea40_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x56443ba5ea40_0;
    %cmpi/e 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.33, 4;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v0x56443ba5ea40_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_5.37, 4;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %jmp T_5.41;
T_5.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.41;
T_5.41 ;
    %pop/vec4 1;
    %jmp T_5.38;
T_5.37 ;
    %load/vec4 v0x56443ba5ea40_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.42, 4;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %jmp T_5.45;
T_5.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.45;
T_5.45 ;
    %pop/vec4 1;
    %jmp T_5.43;
T_5.42 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %jmp T_5.48;
T_5.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.48;
T_5.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.48;
T_5.48 ;
    %pop/vec4 1;
T_5.43 ;
T_5.38 ;
T_5.34 ;
    %jmp T_5.32;
T_5.15 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %jmp T_5.52;
T_5.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.52;
T_5.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.52;
T_5.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.52;
T_5.52 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.16 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.54, 6;
    %jmp T_5.55;
T_5.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.55;
T_5.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.55;
T_5.55 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.17 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.56, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.57, 6;
    %jmp T_5.58;
T_5.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.58;
T_5.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.58;
T_5.58 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.18 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.59, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.60, 6;
    %jmp T_5.61;
T_5.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.61;
T_5.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.61;
T_5.61 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.19 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %jmp T_5.65;
T_5.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.65;
T_5.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.65;
T_5.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.65;
T_5.65 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.20 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.66, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.67, 6;
    %jmp T_5.68;
T_5.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.68;
T_5.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.68;
T_5.68 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.21 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.69, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.70, 6;
    %jmp T_5.71;
T_5.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.71;
T_5.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.71;
T_5.71 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.22 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.72, 6;
    %jmp T_5.73;
T_5.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.74, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.75, 8;
T_5.74 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_5.75, 8;
 ; End of false expr.
    %blend;
T_5.75;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.73;
T_5.73 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.23 ;
    %load/vec4 v0x56443bb67f10_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.76, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.77, 6;
    %jmp T_5.78;
T_5.76 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.79, 6;
    %jmp T_5.80;
T_5.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.81, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.82, 8;
T_5.81 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.82, 8;
 ; End of false expr.
    %blend;
T_5.82;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.80;
T_5.80 ;
    %pop/vec4 1;
    %jmp T_5.78;
T_5.77 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.83, 6;
    %jmp T_5.84;
T_5.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.85, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.86, 8;
T_5.85 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.86, 8;
 ; End of false expr.
    %blend;
T_5.86;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.84;
T_5.84 ;
    %pop/vec4 1;
    %jmp T_5.78;
T_5.78 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.24 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.87, 6;
    %jmp T_5.88;
T_5.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.89, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.90, 8;
T_5.89 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.90, 8;
 ; End of false expr.
    %blend;
T_5.90;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.88;
T_5.88 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.25 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.91, 6;
    %jmp T_5.92;
T_5.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.93, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.94, 8;
T_5.93 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.94, 8;
 ; End of false expr.
    %blend;
T_5.94;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.92;
T_5.92 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.26 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.95, 6;
    %jmp T_5.96;
T_5.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.97, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.98, 8;
T_5.97 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.98, 8;
 ; End of false expr.
    %blend;
T_5.98;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.96;
T_5.96 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.27 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.99, 6;
    %jmp T_5.100;
T_5.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %load/vec4 v0x56443b9f3d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.101, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.102, 8;
T_5.101 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.102, 8;
 ; End of false expr.
    %blend;
T_5.102;
    %pad/s 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.100;
T_5.100 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.28 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.103, 6;
    %jmp T_5.104;
T_5.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.104;
T_5.104 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.29 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.105, 6;
    %jmp T_5.106;
T_5.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.106;
T_5.106 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.30 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.107, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.108, 6;
    %jmp T_5.109;
T_5.107 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.109;
T_5.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %jmp T_5.109;
T_5.109 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x56443bb689a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.110, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.111, 6;
    %jmp T_5.112;
T_5.110 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb090b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443bb15640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb5db20_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb4f3c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %jmp T_5.112;
T_5.111 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb15a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443b9f3c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb65bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb68820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb65c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443ba5e980_0, 0, 1;
    %jmp T_5.112;
T_5.112 ;
    %pop/vec4 1;
    %jmp T_5.32;
T_5.32 ;
    %pop/vec4 1;
T_5.11 ;
T_5.7 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56443bb07a70;
T_6 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb69380_0;
    %assign/vec4 v0x56443bb69440_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56443bb69af0;
T_7 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb69fb0_0;
    %assign/vec4 v0x56443bb6a080_0, 0;
    %load/vec4 v0x56443bb6a250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56443bb6a170_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56443bb6a080_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x56443bb6a170_0;
    %parti/s 5, 27, 6;
    %load/vec4 v0x56443bb69ee0_0;
    %parti/s 27, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x56443bb69d70_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x56443bb69ee0_0;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %load/vec4 v0x56443bb6a170_0;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x56443bb6a170_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56443bada9e0;
T_8 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb69700_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x56443bb698c0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x56443bb69960_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x56443bb69960_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56443bb7b590;
T_9 ;
    %wait E_0x56443bae4680;
    %vpi_call/w 19 29 "$display", "write_index3 = %b write_enable = %b write_data3 = %b", v0x56443bb7d6f0_0, v0x56443bb7d620_0, v0x56443bb7d560_0 {0 0 0};
    %load/vec4 v0x56443bb7d4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb7ca00_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x56443bb7ca00_0;
    %cmpi/s 33, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56443bb7ca00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56443bb7cef0, 0, 4;
    %load/vec4 v0x56443bb7ca00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb7ca00_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x56443bb7d620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x56443bb7d560_0;
    %load/vec4 v0x56443bb7d6f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56443bb7cef0, 0, 4;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56443bb6a390;
T_10 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb6a770_0;
    %assign/vec4 v0x56443bb6a850_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56443bb6afa0;
T_11 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb6b360_0;
    %assign/vec4 v0x56443bb6b440_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56443bb6c010;
T_12 ;
Ewait_1 .event/or E_0x56443b9f4d20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56443bb6c250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.0 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %and;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.1 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %or;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.2 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %add;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.3 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %xor;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.4 ;
    %load/vec4 v0x56443bb6c600_0;
    %ix/getv 4, v0x56443bb6c520_0;
    %shiftl 4;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.5 ;
    %load/vec4 v0x56443bb6c600_0;
    %ix/getv 4, v0x56443bb6c520_0;
    %shiftr 4;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.6 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %sub;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.7 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %sub;
    %store/vec4 v0x56443bb6c430_0, 0, 32;
    %load/vec4 v0x56443bb6c430_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
T_12.19 ;
    %jmp T_12.17;
T_12.8 ;
    %load/vec4 v0x56443bb6c600_0;
    %ix/getv 4, v0x56443bb6c520_0;
    %shiftr 4;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.9 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %cmp/u;
    %jmp/0xz  T_12.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
T_12.21 ;
    %jmp T_12.17;
T_12.10 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %sub;
    %store/vec4 v0x56443bb6c430_0, 0, 32;
    %load/vec4 v0x56443bb6c430_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.23;
T_12.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
T_12.23 ;
    %jmp T_12.17;
T_12.11 ;
    %load/vec4 v0x56443bb6c600_0;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.12 ;
    %load/vec4 v0x56443bb6c520_0;
    %subi 0, 0, 32;
    %store/vec4 v0x56443bb6c430_0, 0, 32;
    %load/vec4 v0x56443bb6c430_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.24, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.25;
T_12.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
T_12.25 ;
    %jmp T_12.17;
T_12.13 ;
    %load/vec4 v0x56443bb6c520_0;
    %load/vec4 v0x56443bb6c600_0;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.14 ;
    %load/vec4 v0x56443bb6c520_0;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.17;
T_12.15 ;
    %load/vec4 v0x56443bb6c520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56443bb6c430_0, 0, 32;
    %load/vec4 v0x56443bb6c430_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.26, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb6c350_0, 0, 32;
T_12.27 ;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56443bb73d40;
T_13 ;
Ewait_2 .event/or E_0x56443bb70f60, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x56443bb73f60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb74090_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56443bb73870;
T_14 ;
Ewait_3 .event/or E_0x56443bb70aa0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x56443bb73ad0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb73c00_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56443bb741d0;
T_15 ;
Ewait_4 .event/or E_0x56443bb743f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x56443bb74450_0;
    %inv;
    %addi 1, 0, 64;
    %store/vec4 v0x56443bb74550_0, 0, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56443bb733d0;
T_16 ;
Ewait_5 .event/or E_0x56443bb737b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x56443bb74fe0_0;
    %load/vec4 v0x56443bb750a0_0;
    %cmp/e;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb756d0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb756d0_0, 0, 1;
T_16.1 ;
    %load/vec4 v0x56443bb75b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56443bb75ab0_0, 0, 64;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56443bb74f00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb75850_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x56443bb75790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x56443bb74fe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb75910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x56443bb74770_0;
    %store/vec4 v0x56443bb75400_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x56443bb74af0_0;
    %store/vec4 v0x56443bb75400_0, 0, 32;
T_16.7 ;
    %load/vec4 v0x56443bb750a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb75910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x56443bb74830_0;
    %store/vec4 v0x56443bb75400_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x56443bb74bb0_0;
    %store/vec4 v0x56443bb75400_0, 0, 32;
T_16.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb75850_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x56443bb74e20_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %load/vec4 v0x56443bb759d0_0;
    %load/vec4 v0x56443bb754e0_0;
    %pad/u 64;
    %load/vec4 v0x56443bb75160_0;
    %mul;
    %add;
    %store/vec4 v0x56443bb75ab0_0, 0, 64;
    %load/vec4 v0x56443bb75320_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56443bb75400_0, 0, 32;
    %load/vec4 v0x56443bb75160_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56443bb75240_0, 0, 64;
    %load/vec4 v0x56443bb75320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x56443bb74f00_0, 0, 6;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x56443bb74e20_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56443bb74f00_0, 0, 6;
T_16.13 ;
T_16.10 ;
T_16.5 ;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56443bb733d0;
T_17 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb75400_0;
    %assign/vec4 v0x56443bb75320_0, 0;
    %load/vec4 v0x56443bb75240_0;
    %assign/vec4 v0x56443bb75160_0, 0;
    %load/vec4 v0x56443bb75ab0_0;
    %assign/vec4 v0x56443bb759d0_0, 0;
    %load/vec4 v0x56443bb74f00_0;
    %assign/vec4 v0x56443bb74e20_0, 0;
    %load/vec4 v0x56443bb75850_0;
    %assign/vec4 v0x56443bb75790_0, 0;
    %load/vec4 v0x56443bb74f00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x56443bb756d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb75910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x56443bb74930_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x56443bb74690_0, 0;
    %load/vec4 v0x56443bb74930_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56443bb74a00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x56443bb75ab0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x56443bb74690_0, 0;
    %load/vec4 v0x56443bb75ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56443bb74a00_0, 0;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56443bb75c10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56443bb75c10_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56443bb70d40;
T_18 ;
Ewait_6 .event/or E_0x56443bb70f60, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x56443bb70fe0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb710e0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56443bb708d0;
T_19 ;
Ewait_7 .event/or E_0x56443bb70aa0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x56443bb70b00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb70c00_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56443bb71220;
T_20 ;
Ewait_8 .event/or E_0x56443bb71490, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x56443bb71510_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb71610_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56443bb71750;
T_21 ;
Ewait_9 .event/or E_0x56443bb71970, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x56443bb719f0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb71af0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56443bb6cb50;
T_22 ;
Ewait_10 .event/or E_0x56443bb64d60, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x56443bb6cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56443bb6d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x56443bb6d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x56443bb6e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x56443bb6e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x56443bb6e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x56443bb6e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x56443bb6e590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.15;
T_22.14 ;
    %load/vec4 v0x56443bb6e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x56443bb6e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.19;
T_22.18 ;
    %load/vec4 v0x56443bb6d100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0x56443bb6d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x56443bb6d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.25;
T_22.24 ;
    %load/vec4 v0x56443bb6d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.26, 8;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.27;
T_22.26 ;
    %load/vec4 v0x56443bb6d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.28, 8;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x56443bb6d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.31;
T_22.30 ;
    %load/vec4 v0x56443bb6d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.33;
T_22.32 ;
    %load/vec4 v0x56443bb6d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.35;
T_22.34 ;
    %load/vec4 v0x56443bb6d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.37;
T_22.36 ;
    %load/vec4 v0x56443bb6d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.38, 8;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.39;
T_22.38 ;
    %load/vec4 v0x56443bb6d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.40, 8;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.41;
T_22.40 ;
    %load/vec4 v0x56443bb6da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.42, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.43;
T_22.42 ;
    %load/vec4 v0x56443bb6db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.44, 8;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x56443bb6dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.46, 8;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.47;
T_22.46 ;
    %load/vec4 v0x56443bb6dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.48, 8;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.49;
T_22.48 ;
    %load/vec4 v0x56443bb6dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.50, 8;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.51;
T_22.50 ;
    %load/vec4 v0x56443bb6de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.52, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.53;
T_22.52 ;
    %load/vec4 v0x56443bb6ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.54, 8;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.55;
T_22.54 ;
    %load/vec4 v0x56443bb6df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.56, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.57;
T_22.56 ;
    %load/vec4 v0x56443bb6e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.58, 8;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.59;
T_22.58 ;
    %load/vec4 v0x56443bb6e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.60, 8;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
    %jmp T_22.61;
T_22.60 ;
    %load/vec4 v0x56443bb6e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.62, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x56443bb6e7d0_0, 0, 5;
T_22.62 ;
T_22.61 ;
T_22.59 ;
T_22.57 ;
T_22.55 ;
T_22.53 ;
T_22.51 ;
T_22.49 ;
T_22.47 ;
T_22.45 ;
T_22.43 ;
T_22.41 ;
T_22.39 ;
T_22.37 ;
T_22.35 ;
T_22.33 ;
T_22.31 ;
T_22.29 ;
T_22.27 ;
T_22.25 ;
T_22.23 ;
T_22.21 ;
T_22.19 ;
T_22.17 ;
T_22.15 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56443bb6e910;
T_23 ;
Ewait_11 .event/or E_0x56443bb6eae0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x56443bb6ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56443bb6ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x56443bb6f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x56443bb6fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x56443bb70100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x56443bb701c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x56443bb70280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x56443bb70340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x56443bb70400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x56443bb704c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0x56443bb6eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.21;
T_23.20 ;
    %load/vec4 v0x56443bb6ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.23;
T_23.22 ;
    %load/vec4 v0x56443bb6f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x56443bb6f140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x56443bb6f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.29;
T_23.28 ;
    %load/vec4 v0x56443bb6f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.30, 8;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.31;
T_23.30 ;
    %load/vec4 v0x56443bb6f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.32, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.33;
T_23.32 ;
    %load/vec4 v0x56443bb6f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.34, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.35;
T_23.34 ;
    %load/vec4 v0x56443bb6f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.36, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.37;
T_23.36 ;
    %load/vec4 v0x56443bb6f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.38, 8;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x56443bb6f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.40, 8;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.41;
T_23.40 ;
    %load/vec4 v0x56443bb6f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.42, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.43;
T_23.42 ;
    %load/vec4 v0x56443bb6f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.44, 8;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x56443bb6f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.46, 8;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x56443bb6fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.48, 8;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.49;
T_23.48 ;
    %load/vec4 v0x56443bb6fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.50, 8;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.51;
T_23.50 ;
    %load/vec4 v0x56443bb6fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.52, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.53;
T_23.52 ;
    %load/vec4 v0x56443bb6fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.54, 8;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.55;
T_23.54 ;
    %load/vec4 v0x56443bb6fd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.56, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.57;
T_23.56 ;
    %load/vec4 v0x56443bb6fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.58, 8;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.59;
T_23.58 ;
    %load/vec4 v0x56443bb6ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.60, 8;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
    %jmp T_23.61;
T_23.60 ;
    %load/vec4 v0x56443bb70040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.62, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x56443bb70790_0, 0, 5;
T_23.62 ;
T_23.61 ;
T_23.59 ;
T_23.57 ;
T_23.55 ;
T_23.53 ;
T_23.51 ;
T_23.49 ;
T_23.47 ;
T_23.45 ;
T_23.43 ;
T_23.41 ;
T_23.39 ;
T_23.37 ;
T_23.35 ;
T_23.33 ;
T_23.31 ;
T_23.29 ;
T_23.27 ;
T_23.25 ;
T_23.23 ;
T_23.21 ;
T_23.19 ;
T_23.17 ;
T_23.15 ;
T_23.13 ;
T_23.11 ;
T_23.9 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x56443bb6c7b0;
T_24 ;
Ewait_12 .event/or E_0x56443ba27aa0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x56443bb73150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb72fd0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56443bb72f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb72fd0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56443bb72b10_0, 0, 6;
    %load/vec4 v0x56443bb73090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x56443bb72bf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb72cb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x56443bb72090_0;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72090_0;
    %store/vec4 v0x56443bb71eb0_0, 0, 32;
    %load/vec4 v0x56443bb72160_0;
    %store/vec4 v0x56443bb71fa0_0, 0, 32;
    %load/vec4 v0x56443bb72160_0;
    %load/vec4 v0x56443bb72d70_0;
    %load/vec4 v0x56443bb72e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x56443bb72bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.8, 4;
    %load/vec4 v0x56443bb72090_0;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72090_0;
    %store/vec4 v0x56443bb71eb0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %store/vec4 v0x56443bb71fa0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %load/vec4 v0x56443bb72d70_0;
    %load/vec4 v0x56443bb72e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x56443bb72cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb71eb0_0, 0, 32;
    %load/vec4 v0x56443bb72160_0;
    %store/vec4 v0x56443bb71fa0_0, 0, 32;
    %load/vec4 v0x56443bb72160_0;
    %load/vec4 v0x56443bb72d70_0;
    %load/vec4 v0x56443bb72e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb71eb0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %store/vec4 v0x56443bb71fa0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %load/vec4 v0x56443bb72d70_0;
    %load/vec4 v0x56443bb72e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
T_24.11 ;
T_24.9 ;
T_24.7 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72810_0;
    %store/vec4 v0x56443bb71eb0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %store/vec4 v0x56443bb71fa0_0, 0, 32;
    %load/vec4 v0x56443bb728e0_0;
    %load/vec4 v0x56443bb72d70_0;
    %load/vec4 v0x56443bb72e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
T_24.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56443bb72570_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x56443bb72f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x56443bb72a50_0;
    %pad/u 32;
    %cmpi/ne 33, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %load/vec4 v0x56443bb71c30_0;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %load/vec4 v0x56443bb71c30_0;
    %load/vec4 v0x56443bb72660_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_24.16, 5;
    %load/vec4 v0x56443bb72660_0;
    %load/vec4 v0x56443bb71c30_0;
    %sub;
    %store/vec4 v0x56443bb72720_0, 0, 32;
    %load/vec4 v0x56443bb72490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %store/vec4 v0x56443bb72570_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x56443bb72490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56443bb72570_0, 0, 32;
T_24.17 ;
    %load/vec4 v0x56443bb72a50_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56443bb72b10_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb72fd0_0, 0, 1;
    %load/vec4 v0x56443bb728e0_0;
    %load/vec4 v0x56443bb71c30_0;
    %cmp/u;
    %jmp/0xz  T_24.18, 5;
    %load/vec4 v0x56443bb71c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x56443bb71c30_0;
    %store/vec4 v0x56443bb71d10_0, 0, 32;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x56443bb72b10_0, 0, 6;
T_24.19 ;
T_24.14 ;
T_24.12 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x56443bb6c7b0;
T_25 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb71d10_0;
    %assign/vec4 v0x56443bb71c30_0, 0;
    %load/vec4 v0x56443bb72720_0;
    %assign/vec4 v0x56443bb72660_0, 0;
    %load/vec4 v0x56443bb72570_0;
    %assign/vec4 v0x56443bb72490_0, 0;
    %load/vec4 v0x56443bb72b10_0;
    %assign/vec4 v0x56443bb72a50_0, 0;
    %load/vec4 v0x56443bb72fd0_0;
    %assign/vec4 v0x56443bb72f30_0, 0;
    %load/vec4 v0x56443bb72b10_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x56443bb73090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x56443bb72810_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56443bb728e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x56443bb72570_0;
    %assign/vec4 v0x56443bb71df0_0, 0;
    %load/vec4 v0x56443bb72720_0;
    %assign/vec4 v0x56443bb723d0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x56443bb72810_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x56443bb72230_0;
    %assign/vec4 v0x56443bb71df0_0, 0;
    %load/vec4 v0x56443bb72720_0;
    %assign/vec4 v0x56443bb723d0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x56443bb728e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x56443bb72230_0;
    %assign/vec4 v0x56443bb71df0_0, 0;
    %load/vec4 v0x56443bb72300_0;
    %assign/vec4 v0x56443bb723d0_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x56443bb72570_0;
    %assign/vec4 v0x56443bb71df0_0, 0;
    %load/vec4 v0x56443bb72300_0;
    %assign/vec4 v0x56443bb723d0_0, 0;
T_25.9 ;
T_25.7 ;
T_25.5 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x56443bb72570_0;
    %assign/vec4 v0x56443bb71df0_0, 0;
    %load/vec4 v0x56443bb72720_0;
    %assign/vec4 v0x56443bb723d0_0, 0;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56443bb73210_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56443bb73210_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56443bb6bc80;
T_26 ;
Ewait_13 .event/or E_0x56443bb09250, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x56443bb75ee0_0;
    %cmpi/ne 15, 0, 5;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x56443bb75ee0_0;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb76390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb765f0_0, 0, 1;
    %load/vec4 v0x56443bb76d70_0;
    %store/vec4 v0x56443bb76e10_0, 0, 32;
    %load/vec4 v0x56443bb76af0_0;
    %store/vec4 v0x56443bb76ca0_0, 0, 32;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56443bb75ee0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x56443bb78030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_26.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_26.24, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %jmp T_26.26;
T_26.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.5 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.6 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.7 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.8 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.10 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb76af0_0;
    %store/vec4 v0x56443bb76430_0, 0, 32;
    %jmp T_26.26;
T_26.11 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb76af0_0;
    %store/vec4 v0x56443bb766b0_0, 0, 32;
    %jmp T_26.26;
T_26.12 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %jmp T_26.26;
T_26.13 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %jmp T_26.26;
T_26.14 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb76950_0, 0, 1;
    %load/vec4 v0x56443bb78530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
    %jmp T_26.28;
T_26.27 ;
    %load/vec4 v0x56443bb78530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.29, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
    %load/vec4 v0x56443bb76790_0;
    %store/vec4 v0x56443bb76430_0, 0, 32;
    %load/vec4 v0x56443bb76880_0;
    %store/vec4 v0x56443bb766b0_0, 0, 32;
T_26.29 ;
T_26.28 ;
    %jmp T_26.26;
T_26.15 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb76950_0, 0, 1;
    %load/vec4 v0x56443bb78530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
    %jmp T_26.32;
T_26.31 ;
    %load/vec4 v0x56443bb78530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.33, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
    %load/vec4 v0x56443bb76790_0;
    %store/vec4 v0x56443bb76430_0, 0, 32;
    %load/vec4 v0x56443bb76880_0;
    %store/vec4 v0x56443bb766b0_0, 0, 32;
T_26.33 ;
T_26.32 ;
    %jmp T_26.26;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb76220_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb78460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
    %jmp T_26.36;
T_26.35 ;
    %load/vec4 v0x56443bb78460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
    %load/vec4 v0x56443bb76790_0;
    %store/vec4 v0x56443bb76430_0, 0, 32;
    %load/vec4 v0x56443bb76880_0;
    %store/vec4 v0x56443bb766b0_0, 0, 32;
T_26.37 ;
T_26.36 ;
    %jmp T_26.26;
T_26.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb76220_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb78460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
    %jmp T_26.40;
T_26.39 ;
    %load/vec4 v0x56443bb78460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.41, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
    %load/vec4 v0x56443bb76790_0;
    %store/vec4 v0x56443bb76430_0, 0, 32;
    %load/vec4 v0x56443bb76880_0;
    %store/vec4 v0x56443bb766b0_0, 0, 32;
T_26.41 ;
T_26.40 ;
    %jmp T_26.26;
T_26.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.19 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.20 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.21 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.22 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.24 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x56443bb75fb0_0, 0, 5;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.26;
T_26.26 ;
    %pop/vec4 1;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_26.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb78390_0, 0, 1;
T_26.43 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 27, 0, 6;
    %jmp/0xz  T_26.45, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb782c0_0, 0, 1;
T_26.45 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 25, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 17, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_26.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb76390_0, 0, 1;
T_26.47 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 25, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/ne 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_26.49, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb765f0_0, 0, 1;
T_26.49 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_26.51, 4;
    %pushi/vec4 0, 0, 3;
    %concati/vec4 0, 0, 24;
    %load/vec4 v0x56443bb78110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56443bb76ca0_0, 0, 32;
    %load/vec4 v0x56443bb76d70_0;
    %store/vec4 v0x56443bb76e10_0, 0, 32;
    %jmp T_26.52;
T_26.51 ;
    %load/vec4 v0x56443bb76d70_0;
    %store/vec4 v0x56443bb76e10_0, 0, 32;
    %load/vec4 v0x56443bb76af0_0;
    %store/vec4 v0x56443bb76ca0_0, 0, 32;
T_26.52 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_26.53, 4;
    %load/vec4 v0x56443bb762f0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.54;
T_26.53 ;
    %load/vec4 v0x56443bb78030_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_26.55, 4;
    %load/vec4 v0x56443bb76510_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
    %jmp T_26.56;
T_26.55 ;
    %load/vec4 v0x56443bb75dd0_0;
    %store/vec4 v0x56443bb76a20_0, 0, 32;
T_26.56 ;
T_26.54 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x56443bb6bc80;
T_27 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb76390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x56443bb76430_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x56443bb762f0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %assign/vec4 v0x56443bb762f0_0, 0;
    %load/vec4 v0x56443bb765f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0x56443bb766b0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0x56443bb76510_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %assign/vec4 v0x56443bb76510_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56443bb6a9c0;
T_28 ;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb6ad50_0;
    %assign/vec4 v0x56443bb6ae30_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56443bae3560;
T_29 ;
    %wait E_0x56443bae4680;
    %vpi_call/w 4 109 "$display", "IrWrite = %b, Stall = %b, Instr = %b, IorD = %b, State = %b IrSel = %b", v0x56443bb83210_0, v0x56443bb83b20_0, v0x56443bb82fe0_0, v0x56443bb830d0_0, v0x56443bb84450_0, v0x56443bb83170_0 {0 0 0};
    %vpi_call/w 4 110 "$display", "readdata = %b  address = %b read = %b", v0x56443bb83f30_0, v0x56443bb83c60_0, v0x56443bb83e90_0 {0 0 0};
    %vpi_call/w 4 111 "$display", "PC = %b Result = %b PCWrite = %b ALUsel = %b PCIs0 = %b, AluSrcB = %b AluSrcB = %b", v0x56443bb83530_0, v0x56443bb83940_0, v0x56443bb836c0_0, v0x56443bb82c50_0, v0x56443bb835d0_0, v0x56443bb83a80_0, v0x56443bb82db0_0 {0 0 0};
    %vpi_call/w 4 112 "$display", "SrcA = %b AluSrcA = %b ALUControl = %b", v0x56443bb839e0_0, v0x56443bb82d10_0, v0x56443bb82b70_0 {0 0 0};
    %vpi_call/w 4 113 "$display", "reset = %b", v0x56443bb84070_0 {0 0 0};
    %vpi_call/w 4 114 "$display", "\012" {0 0 0};
    %jmp T_29;
    .thread T_29;
    .scope S_0x56443bae3160;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443bb86d50_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_30.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.1, 5;
    %jmp/1 T_30.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x56443bb86d50_0;
    %nor/r;
    %store/vec4 v0x56443bb86d50_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x56443bb86d50_0;
    %nor/r;
    %store/vec4 v0x56443bb86d50_0, 0, 1;
    %jmp T_30.0;
T_30.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x56443ba6f540 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x56443bae3160;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56443bb87060_0, 0;
    %wait E_0x56443bae4680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56443bb87060_0, 0;
    %wait E_0x56443bae4680;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56443bb87060_0, 0;
    %wait E_0x56443bae4680;
    %load/vec4 v0x56443bb86aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %jmp T_31.1;
T_31.0 ;
    %vpi_call/w 3 103 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_31.1 ;
T_31.2 ;
    %load/vec4 v0x56443bb86aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_31.3, 8;
    %wait E_0x56443bae4680;
    %jmp T_31.2;
T_31.3 ;
    %vpi_call/w 3 111 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 113 "$display", "Time taken : %t ns", $time {0 0 0};
    %vpi_call/w 3 116 "$display", "RESULT : %d", v0x56443bb86fa0_0 {0 0 0};
    %load/vec4 v0x56443bb86b60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %jmp T_31.5;
T_31.4 ;
    %vpi_call/w 3 122 "$display", "TB : CPU did not return to address 0 at the end" {0 0 0};
T_31.5 ;
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "Decoder.v";
    "datapath/datapath.v";
    "datapath/flopr.v";
    "datapath/ir.v";
    "datapath/pc.v";
    "datapath/mux2.v";
    "Alu/ALU_all.v";
    "Alu/ALU.v";
    "Alu/Div.v";
    "Alu/MSB.v";
    "Alu/Sign_Inverter.v";
    "Alu/Mult.v";
    "Alu/Sign_Inverter64.v";
    "datapath/sl2.v";
    "register_file.v";
    "datapath/signext.v";
    "datapath/mux4.v";
    "datapath/zeroext.v";
    "RAM_8x4096.v";
