{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707304394117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707304394188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 11:13:07 2024 " "Processing started: Wed Feb 07 11:13:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707304394188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707304394188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx_uart -c rx_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx_uart -c rx_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707304394240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707304397803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304398273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304398273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_shift_register " "Found entity 1: rx_shift_register" {  } { { "../rx_shift_register/rx_shift_register.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_shift_register/rx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_parity_check " "Found entity 1: rx_parity_check" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_controller " "Found entity 1: rx_controller" {  } { { "../rx_controller/rx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_controller/rx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707304399728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707304399728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_uart " "Elaborating entity \"rx_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707304400125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_7segdecoder:msb_rx " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_7segdecoder:msb_rx\"" {  } { { "rx_uart.v" "msb_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_baud_counter:baud_rx " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_baud_counter:baud_rx\"" {  } { { "rx_uart.v" "baud_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_counter:counter_rx " "Elaborating entity \"tx_counter\" for hierarchy \"tx_counter:counter_rx\"" {  } { { "rx_uart.v" "counter_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(18) " "Verilog HDL assignment warning at tx_counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707304400242 "|rx_uart|tx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_parity_check rx_parity_check:parity_rx " "Elaborating entity \"rx_parity_check\" for hierarchy \"rx_parity_check:parity_rx\"" {  } { { "rx_uart.v" "parity_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400257 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "parity_out rx_parity_check.v(9) " "Verilog HDL Always Construct warning at rx_parity_check.v(9): variable \"parity_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707304400262 "|rx_uart|rx_parity_check:parity_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_shift_register rx_shift_register:sr_rx " "Elaborating entity \"rx_shift_register\" for hierarchy \"rx_shift_register:sr_rx\"" {  } { { "rx_uart.v" "sr_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_controller rx_controller:ctrl_rx " "Elaborating entity \"rx_controller\" for hierarchy \"rx_controller:ctrl_rx\"" {  } { { "rx_uart.v" "ctrl_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707304400285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1707304403243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707304408754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707304408754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707304410056 "|rx_uart|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1707304410056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707304410074 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707304410074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707304410074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707304410074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707304410187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 11:13:30 2024 " "Processing ended: Wed Feb 07 11:13:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707304410187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707304410187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707304410187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707304410187 ""}
