0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/project_1/project_1.sim/sim_1/synth/timing/xsim/AND_gate_test_time_synth.v,1690689903,verilog,,D:/Verilog Projects/project_1/project_1.srcs/sim_1/new/AND_gate_test.v,,AND_gate;glbl,,,,,,,,
D:/Verilog Projects/project_1/project_1.srcs/sim_1/new/AND_gate_test.v,1690688499,verilog,,,,AND_gate_test,,,,,,,,
