// Seed: 1849669071
`define pp_6 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6, id_7;
  assign id_6 = 1 < id_3;
  logic id_8;
  assign id_2 = id_4;
endmodule
