
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.503648 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.503648 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.532048 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.532048 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051706    0.049155    0.581203 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051706    0.000000    0.581203 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.608421 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.608421 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.675353 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.675353 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.235726    0.194900    0.870253 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.235726    0.000000    0.870253 v sine_out[1] (out)
                                              0.870253   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.870253   data arrival time
---------------------------------------------------------------------------------------------
                                              2.929747   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.328099 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.328099 v _224_/B (sg13g2_nand2_1)
     2    0.005823    0.039843    0.041898    0.369997 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.039843    0.000000    0.369997 ^ _243_/C (sg13g2_nand3_1)
     2    0.006651    0.062697    0.069863    0.439860 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.062697    0.000000    0.439860 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003189    0.053619    0.064566    0.504425 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.053619    0.000000    0.504425 ^ _248_/C (sg13g2_nor3_1)
     1    0.003275    0.052067    0.029668    0.534093 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.052067    0.000000    0.534093 v _255_/B (sg13g2_nor4_1)
     1    0.003253    0.084182    0.096565    0.630658 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084182    0.000000    0.630658 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.050000    0.214061    0.199616    0.830274 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.214061    0.000000    0.830274 v sine_out[0] (out)
                                              0.830274   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.830274   data arrival time
---------------------------------------------------------------------------------------------
                                              2.969726   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ sine_out[2] (out)
                                              0.756307   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.756307   data arrival time
---------------------------------------------------------------------------------------------
                                              3.043693   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _155_/B1 (sg13g2_a221oi_1)
     1    0.050000    0.438292    0.347535    0.745838 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.438292    0.000000    0.745838 ^ sine_out[17] (out)
                                              0.745838   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.745838   data arrival time
---------------------------------------------------------------------------------------------
                                              3.054162   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _147_/A (sg13g2_nand2_1)
     2    0.006067    0.044814    0.049466    0.524307 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044814    0.000000    0.524307 v _275_/B (sg13g2_nor2_1)
     1    0.050000    0.275818    0.216341    0.740648 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.275818    0.000000    0.740648 ^ sine_out[3] (out)
                                              0.740648   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.740648   data arrival time
---------------------------------------------------------------------------------------------
                                              3.059352   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _189_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.345524    0.278208    0.706109 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.345524    0.000000    0.706109 ^ sine_out[32] (out)
                                              0.706109   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.706109   data arrival time
---------------------------------------------------------------------------------------------
                                              3.093891   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _187_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.339745    0.278304    0.697935 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.339745    0.000000    0.697935 ^ sine_out[31] (out)
                                              0.697935   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.697935   data arrival time
---------------------------------------------------------------------------------------------
                                              3.102065   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _144_/B (sg13g2_nand2_1)
     2    0.006529    0.033792    0.039810    0.522475 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.033792    0.000000    0.522475 ^ _145_/B (sg13g2_nand2_1)
     1    0.050000    0.202015    0.171066    0.693542 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.202015    0.000000    0.693542 v sine_out[14] (out)
                                              0.693542   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.693542   data arrival time
---------------------------------------------------------------------------------------------
                                              3.106458   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054033    0.037128    0.482665 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054033    0.000000    0.482665 v _147_/A (sg13g2_nand2_1)
     2    0.006529    0.038646    0.035595    0.518260 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038646    0.000000    0.518260 ^ _149_/B (sg13g2_nand2_1)
     1    0.050000    0.202015    0.173050    0.691310 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.202015    0.000000    0.691310 v sine_out[15] (out)
                                              0.691310   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.691310   data arrival time
---------------------------------------------------------------------------------------------
                                              3.108691   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _177_/B (sg13g2_nand2_1)
     3    0.009520    0.064374    0.048300    0.424695 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064374    0.000000    0.424695 ^ _179_/A (sg13g2_nand2_1)
     2    0.006067    0.041212    0.049604    0.474298 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041212    0.000000    0.474298 v _281_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.214760    0.689058 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.275536    0.000000    0.689058 ^ sine_out[8] (out)
                                              0.689058   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.689058   data arrival time
---------------------------------------------------------------------------------------------
                                              3.110942   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _171_/B (sg13g2_nand2_1)
     1    0.003338    0.028062    0.032553    0.515216 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.028062    0.000000    0.515216 ^ _172_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.168725    0.683941 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.227273    0.000000    0.683941 v sine_out[25] (out)
                                              0.683941   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.683941   data arrival time
---------------------------------------------------------------------------------------------
                                              3.116059   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.445537 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.445537 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.482663 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.482663 v _169_/B (sg13g2_nand2_1)
     1    0.003338    0.025872    0.032553    0.515216 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.025872    0.000000    0.515216 ^ _170_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.167830    0.683046 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.227273    0.000000    0.683046 v sine_out[24] (out)
                                              0.683046   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.683046   data arrival time
---------------------------------------------------------------------------------------------
                                              3.116954   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.050000    0.214715    0.218111    0.674598 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.214715    0.000000    0.674598 v sine_out[29] (out)
                                              0.674598   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.674598   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125402   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.242198    0.211311    0.667798 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.242198    0.000000    0.667798 v sine_out[10] (out)
                                              0.667798   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.667798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.132202   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.337432 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.337432 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.456487 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.456487 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.211975    0.211311    0.667798 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.211975    0.000000    0.667798 v sine_out[21] (out)
                                              0.667798   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.667798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.132202   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _186_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.278153    0.232185    0.660086 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.278153    0.000000    0.660086 ^ sine_out[30] (out)
                                              0.660086   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.660086   data arrival time
---------------------------------------------------------------------------------------------
                                              3.139914   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _148_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.232262    0.651894 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.288133    0.000000    0.651894 ^ sine_out[16] (out)
                                              0.651894   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.651894   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148106   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012957    0.118403    0.130023    0.351438 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.118403    0.000000    0.351438 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.058349    0.076463    0.427901 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.058349    0.000000    0.427901 v _278_/B (sg13g2_nor2_1)
     1    0.050000    0.269597    0.222280    0.650181 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.269597    0.000000    0.650181 ^ sine_out[6] (out)
                                              0.650181   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.650181   data arrival time
---------------------------------------------------------------------------------------------
                                              3.149819   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006605    0.042659    0.100528    0.377732 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042659    0.000000    0.377732 v _176_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.342521    0.271206    0.648938 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.342521    0.000000    0.648938 ^ sine_out[27] (out)
                                              0.648938   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.648938   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151062   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _125_/A (sg13g2_inv_1)
    10    0.031165    0.087165    0.109384    0.319578 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.087165    0.000000    0.319578 v _161_/A (sg13g2_nand2_1)
     3    0.010013    0.046144    0.053381    0.372959 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.046144    0.000000    0.372959 ^ _177_/B (sg13g2_nand2_1)
     3    0.009218    0.081712    0.056834    0.429792 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.081712    0.000000    0.429792 v _179_/A (sg13g2_nand2_1)
     2    0.006529    0.036469    0.042271    0.472063 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036469    0.000000    0.472063 ^ _180_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.172160    0.644223 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.227273    0.000000    0.644223 v sine_out[28] (out)
                                              0.644223   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.644223   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155777   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.380255 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.380255 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.449872 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.449872 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.242198    0.190595    0.640467 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.242198    0.000000    0.640467 v sine_out[13] (out)
                                              0.640467   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.640467   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159533   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _276_/A (sg13g2_nor2_1)
     1    0.050000    0.269935    0.224843    0.635140 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.269935    0.000000    0.635140 ^ sine_out[4] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _277_/A (sg13g2_nor2_1)
     1    0.050000    0.269391    0.224843    0.635140 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.269391    0.000000    0.635140 ^ sine_out[5] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.332200 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.332200 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067346    0.078097    0.410297 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067346    0.000000    0.410297 v _279_/A (sg13g2_nor2_1)
     1    0.050000    0.269355    0.224843    0.635140 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.269355    0.000000    0.635140 ^ sine_out[7] (out)
                                              0.635140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.635140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164860   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.003013    0.038792    0.034754    0.413999 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.038792    0.000000    0.413999 v _160_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.213698    0.627697 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.275536    0.000000    0.627697 ^ sine_out[19] (out)
                                              0.627697   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.627697   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172303   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _283_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.280708    0.229278    0.627581 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.280708    0.000000    0.627581 ^ sine_out[11] (out)
                                              0.627581   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.627581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120779    0.221416    0.221416 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120779    0.000000    0.221416 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.333544 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.333544 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.398303 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.398303 v _165_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.229278    0.627581 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.288133    0.000000    0.627581 ^ sine_out[22] (out)
                                              0.627581   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.627581   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.380255 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.380255 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.438113 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.438113 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.233691    0.184493    0.622606 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.233691    0.000000    0.622606 v sine_out[18] (out)
                                              0.622606   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.622606   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177394   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _151_/B (sg13g2_nand2_1)
     5    0.015868    0.085965    0.102041    0.379245 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.085965    0.000000    0.379245 ^ _166_/B (sg13g2_nor2_1)
     1    0.003013    0.025752    0.033804    0.413049 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.025752    0.000000    0.413049 v _167_/B (sg13g2_nor2_1)
     1    0.050000    0.275536    0.207976    0.621025 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.275536    0.000000    0.621025 ^ sine_out[23] (out)
                                              0.621025   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.621025   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178975   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.388348 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.388348 v _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.280708    0.227091    0.615439 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.280708    0.000000    0.615439 ^ sine_out[9] (out)
                                              0.615439   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.615439   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184561   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.304473 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.304473 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.376395 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.376395 v _162_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.288133    0.232582    0.608977 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.288133    0.000000    0.608977 ^ sine_out[20] (out)
                                              0.608977   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.608977   data arrival time
---------------------------------------------------------------------------------------------
                                              3.191024   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _141_/A (sg13g2_or2_1)
     3    0.009725    0.036138    0.098831    0.337153 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.036138    0.000000    0.337153 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.006162    0.054193    0.047524    0.384677 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.054193    0.000000    0.384677 v _174_/B (sg13g2_nand2_1)
     1    0.003338    0.025903    0.032631    0.417308 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.025903    0.000000    0.417308 ^ _175_/B (sg13g2_nand2_1)
     1    0.050000    0.227273    0.167843    0.585151 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.227273    0.000000    0.585151 v sine_out[26] (out)
                                              0.585151   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.585151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214849   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.302972    0.302972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.302972 ^ _215_/A (sg13g2_nand3_1)
     2    0.005952    0.085943    0.104607    0.407579 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085943    0.000000    0.407579 v _284_/B (sg13g2_and2_1)
     1    0.050000    0.110094    0.146021    0.553600 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.110094    0.000000    0.553600 v sine_out[12] (out)
                                              0.553600   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.553600   data arrival time
---------------------------------------------------------------------------------------------
                                              3.246400   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059237    0.158676    0.241792    0.241792 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.158676    0.000000    0.241792 ^ _127_/A (sg13g2_inv_1)
     1    0.050000    0.133234    0.163533    0.405325 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.133234    0.000000    0.405325 v signB (out)
                                              0.405325   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.405325   data arrival time
---------------------------------------------------------------------------------------------
                                              3.394675   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.059237    0.158676    0.241792    0.241792 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.158676    0.000000    0.241792 ^ sign (out)
                                              0.241792   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.241792   data arrival time
---------------------------------------------------------------------------------------------
                                              3.558208   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.093337    0.122572    0.878879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.093337    0.000000    0.878879 v _214_/B (sg13g2_xnor2_1)
     1    0.001523    0.036722    0.074876    0.953755 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036722    0.000000    0.953755 v _300_/D (sg13g2_dfrbpq_1)
                                              0.953755   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.058091    4.741909   library setup time
                                              4.741909   data required time
---------------------------------------------------------------------------------------------
                                              4.741909   data required time
                                             -0.953755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.788154   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.277204    0.277204 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.277204 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.419631 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.419631 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.474842 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.474842 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.526281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.526281 v _212_/B (sg13g2_nor2_1)
     2    0.053352    0.292320    0.230026    0.756307 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.292320    0.000000    0.756307 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.093337    0.122572    0.878879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.093337    0.000000    0.878879 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003101    0.056421    0.041663    0.920542 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056421    0.000000    0.920542 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.015731    0.022423    0.942964 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015731    0.000000    0.942964 v _301_/D (sg13g2_dfrbpq_1)
                                              0.942964   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.052458    4.747542   library setup time
                                              4.747542   data required time
---------------------------------------------------------------------------------------------
                                              4.747542   data required time
                                             -0.942964   data arrival time
---------------------------------------------------------------------------------------------
                                              3.804578   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071221    0.078685    0.759673 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.071221    0.000000    0.759673 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001496    0.040375    0.067536    0.827209 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040375    0.000000    0.827209 ^ _299_/D (sg13g2_dfrbpq_1)
                                              0.827209   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.071927    4.728073   library setup time
                                              4.728073   data required time
---------------------------------------------------------------------------------------------
                                              4.728073   data required time
                                             -0.827209   data arrival time
---------------------------------------------------------------------------------------------
                                              3.900865   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.680988 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.680988 v _208_/B (sg13g2_xor2_1)
     1    0.001523    0.032668    0.068972    0.749960 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032668    0.000000    0.749960 v _298_/D (sg13g2_dfrbpq_1)
                                              0.749960   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.057003    4.742997   library setup time
                                              4.742997   data required time
---------------------------------------------------------------------------------------------
                                              4.742997   data required time
                                             -0.749960   data arrival time
---------------------------------------------------------------------------------------------
                                              3.993037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.605165 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.605165 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.034728    0.074446    0.679611 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034728    0.000000    0.679611 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.679611   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.070574    4.729426   library setup time
                                              4.729426   data required time
---------------------------------------------------------------------------------------------
                                              4.729426   data required time
                                             -0.679611   data arrival time
---------------------------------------------------------------------------------------------
                                              4.049815   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.509374 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.509374 v _200_/A (sg13g2_xor2_1)
     1    0.001523    0.036207    0.072134    0.581508 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036207    0.000000    0.581508 v _296_/D (sg13g2_dfrbpq_1)
                                              0.581508   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.057953    4.742047   library setup time
                                              4.742047   data required time
---------------------------------------------------------------------------------------------
                                              4.742047   data required time
                                             -0.581508   data arrival time
---------------------------------------------------------------------------------------------
                                              4.160539   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.332593 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.332593 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.427804 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.427804 ^ _196_/A (sg13g2_xor2_1)
     1    0.001496    0.034531    0.078763    0.506568 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034531    0.000000    0.506568 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.506568   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.070527    4.729473   library setup time
                                              4.729473   data required time
---------------------------------------------------------------------------------------------
                                              4.729473   data required time
                                             -0.506568   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222905   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009276    0.089581    0.102082    0.340404 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.089581    0.000000    0.340404 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001496    0.043546    0.072020    0.412424 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043546    0.000000    0.412424 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.412424   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.072687    4.727314   library setup time
                                              4.727314   data required time
---------------------------------------------------------------------------------------------
                                              4.727314   data required time
                                             -0.412424   data arrival time
---------------------------------------------------------------------------------------------
                                              4.314889   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                              4.800000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.064598    4.735402   library setup time
                                              4.735402   data required time
---------------------------------------------------------------------------------------------
                                              4.735402   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              4.425695   slack (MET)



