Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 9 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)
No paths with slack less than 100.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)
No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)            0.14       0.29 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)            48.65      48.94 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)            56.73     105.67 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)              0.07     105.74 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)             0.10     105.84 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)              0.19     106.02 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)              11.05     117.07 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)            2.78     119.85 r
  fpu_mul/fpu_mul_frac_dp/U1874/Y (NAND2X0_RVT)           2.06     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/D (DFFX1_RVT)
                                                          0.01     121.92 f
  data arrival time                                                121.92

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.00     123.00
  clock reconvergence pessimism                           0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK (DFFX1_RVT)
                                                                   123.00 r
  library setup time                                     -0.06     122.94
  data required time                                               122.94
  ------------------------------------------------------------------------------
  data required time                                               122.94
  data arrival time                                               -121.92
  ------------------------------------------------------------------------------
  slack (MET)                                                        1.02


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/QN (DFFX1_RVT)
                                                          0.11       0.11 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/RSTB (DFFSSRX1_RVT)
                                                          0.02       0.12 f
  data arrival time                                                  0.12

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CLK (DFFSSRX1_RVT)
                                                                     0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  ------------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.12
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.18


1
