#contributor : Aaron , generated by script from template provided by Xilinx
#name : V6_OSERDESE1
#key:V6_OSERDESE1
# --

OSERDESE1 #(
   .DATA_RATE_OQ("DDR"),       // "SDR" or "DDR"
   .DATA_RATE_TQ("DDR"),       // "BUF", "SDR" or "DDR"
   .DATA_WIDTH(4),             // Parallel data width (1-8,10)
   .DDR3_DATA(1),              // Must leave at 1 (MIG-only parameter)
   .INIT_OQ(1'b0),             // Initial value of OQ output (0/1)
   .INIT_TQ(1'b0),             // Initial value of TQ output (0/1)
   .INTERFACE_TYPE("DEFAULT"), // Must leave at "DEFAULT" (MIG-only parameter)
   .ODELAY_USED(0),            // Must leave at 0 (MIG-only parameter)
   .SERDES_MODE("MASTER"),     // "MASTER" or "SLAVE"
   .SRVAL_OQ(1'b0),            // OQ output value when SR is used (0/1)
   .SRVAL_TQ(1'b0),            // TQ output value when SR is used (0/1)
   .TRISTATE_WIDTH(4)          // Parallel to serial 3-state converter width (1 or 4)
)
OSERDESE1_inst (
   // MIG-only Signals: 1-bit (each) output: Do not use unless generated by MIG
   .OCBEXTEND(OCBEXTEND),       // 1-bit output: Leave unconnected (MIG-only connected signal)
   // Outputs: 1-bit (each) output: Serial output ports
   .OFB(OFB),                   // 1-bit output: Data feedback output to ISERDESE1
   .OQ(OQ),                     // 1-bit output: Data output (connect to I/O port)
   .TFB(TFB),                   // 1-bit output: 3-state control output
   .TQ(TQ),                     // 1-bit output: 3-state path output
   // SHIFTOUT1-SHIFTOUT2: 1-bit (each) output: Data width expansion output ports
   .SHIFTOUT1(SHIFTOUT1),       // 1-bit output: Connect to SHIFTIN1 of slave or unconnected
   .SHIFTOUT2(SHIFTOUT2),       // 1-bit output: Connect to SHIFTIN2 of slave or unconnected
   // Clocks: 1-bit (each) input: OSERDESE1 clock input ports
   .CLK(CLK),                   // 1-bit input: High-speed clock input
   .CLKDIV(CLKDIV),             // 1-bit input: Divided clock input
   // Control Signals: 1-bit (each) input: Clock enable and reset input ports
   .OCE(OCE),                   // 1-bit input: Active high clock data path enable input
   .RST(RST),                   // 1-bit input: Active high reset input
   .TCE(TCE),                   // 1-bit input: Active high clock enable input for 3-state
   // D1 - D6: 1-bit (each) input: Parallel data inputs
   .D1(D1),
   .D2(D2),
   .D3(D3),
   .D4(D4),
   .D5(D5),
   .D6(D6),
   // MIG-only Signals: 1-bit (each) input: Do not use unless generated by MIG
   .CLKPERF(CLKPERF),           // 1-bit input: Ground input (MIG-only connected signal)
   .CLKPERFDELAY(CLKPERFDELAY), // 1-bit input: Ground input (MIG-only connected signal)
   .ODV(ODV),                   // 1-bit input: Ground input (MIG-only connected signal)
   .WC(WC),                     // 1-bit input: Ground input (MIG-only connected signal)
   // SHIFTIN1-SHIFTIN2: 1-bit (each) input: Data width expansion input ports
   .SHIFTIN1(SHIFTIN1),         // 1-bit input: Connect to SHIFTOUT1 of master or GND
   .SHIFTIN2(SHIFTIN2),         // 1-bit input: Connect to SHIFTOUT2 of master or GND
   // T1 - T4: 1-bit (each) input: Parallel 3-state inputs
   .T1(T1),
   .T2(T2),
   .T3(T3),
   .T4(T4) 
);

