
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__0_
die area:    ( 0 0 ) ( 82805 93525 )
trackPts:    12
defvias:     4
#components: 1034
#terminals:  60
#snets:      2
#nets:       245

reading guide ...

#guides:     2061
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 8916
mcon shape region query size = 216
met1 shape region query size = 2883
via shape region query size = 272
met2 shape region query size = 167
via2 shape region query size = 272
met3 shape region query size = 163
via3 shape region query size = 272
met4 shape region query size = 83
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VPWR
  complete 38 pins
  complete 28 unique inst patterns
  complete 391 groups
Expt1 runtime (pin-level access point gen): 0.199239
Expt2 runtime (design-level access pattern gen): 0.0331451
#scanned instances     = 1034
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 762
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.23 (MB), peak = 10.35 (MB)

post process guides ...
GCELLGRID X -1 DO 13 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 509
mcon guide region query size = 0
met1 guide region query size = 465
via guide region query size = 0
met2 guide region query size = 420
via2 guide region query size = 0
met3 guide region query size = 175
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 929 vertical wires in 1 frboxes and 640 horizontal wires in 1 frboxes.
Done with 159 vertical wires in 1 frboxes and 128 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11.11 (MB), peak = 13.55 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/final//results/routing/sb_0__0_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11.34 (MB), peak = 13.55 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 18.62 (MB)
    completing 20% with 135 violations
    elapsed time = 00:00:02, memory = 31.70 (MB)
    completing 30% with 174 violations
    elapsed time = 00:00:03, memory = 27.21 (MB)
    completing 40% with 145 violations
    elapsed time = 00:00:03, memory = 27.86 (MB)
  number of violations = 143
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 360.38 (MB), peak = 377.29 (MB)
total wire length = 9491 um
total wire length on LAYER li1 = 11 um
total wire length on LAYER met1 = 1849 um
total wire length on LAYER met2 = 4495 um
total wire length on LAYER met3 = 3111 um
total wire length on LAYER met4 = 23 um
total wire length on LAYER met5 = 0 um
total number of vias = 1731
up-via summary (total 1731):

-----------------------
 FR_MASTERSLICE       0
            li1     703
           met1     747
           met2     277
           met3       4
           met4       0
-----------------------
                   1731


start 1st optimization iteration ...
    completing 10% with 143 violations
    elapsed time = 00:00:00, memory = 361.16 (MB)
    completing 20% with 143 violations
    elapsed time = 00:00:00, memory = 361.30 (MB)
    completing 30% with 145 violations
    elapsed time = 00:00:01, memory = 361.30 (MB)
    completing 40% with 167 violations
    elapsed time = 00:00:01, memory = 365.47 (MB)
    completing 50% with 167 violations
    elapsed time = 00:00:01, memory = 369.58 (MB)
    completing 60% with 171 violations
    elapsed time = 00:00:03, memory = 377.18 (MB)
  number of violations = 130
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 363.58 (MB), peak = 386.25 (MB)
total wire length = 9414 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 1883 um
total wire length on LAYER met2 = 4501 um
total wire length on LAYER met3 = 3016 um
total wire length on LAYER met4 = 8 um
total wire length on LAYER met5 = 0 um
total number of vias = 1720
up-via summary (total 1720):

-----------------------
 FR_MASTERSLICE       0
            li1     699
           met1     747
           met2     272
           met3       2
           met4       0
-----------------------
                   1720


start 2nd optimization iteration ...
    completing 10% with 130 violations
    elapsed time = 00:00:00, memory = 363.58 (MB)
    completing 20% with 130 violations
    elapsed time = 00:00:00, memory = 366.41 (MB)
    completing 30% with 130 violations
    elapsed time = 00:00:00, memory = 369.24 (MB)
    completing 40% with 130 violations
    elapsed time = 00:00:00, memory = 369.00 (MB)
    completing 50% with 119 violations
    elapsed time = 00:00:00, memory = 369.65 (MB)
    completing 60% with 119 violations
    elapsed time = 00:00:00, memory = 369.80 (MB)
    completing 70% with 120 violations
    elapsed time = 00:00:00, memory = 365.99 (MB)
    completing 80% with 120 violations
    elapsed time = 00:00:00, memory = 365.99 (MB)
    completing 90% with 80 violations
    elapsed time = 00:00:03, memory = 384.52 (MB)
    completing 100% with 42 violations
    elapsed time = 00:00:03, memory = 363.98 (MB)
  number of violations = 42
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 363.98 (MB), peak = 393.59 (MB)
total wire length = 9406 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 1908 um
total wire length on LAYER met2 = 4445 um
total wire length on LAYER met3 = 3026 um
total wire length on LAYER met4 = 19 um
total wire length on LAYER met5 = 0 um
total number of vias = 1706
up-via summary (total 1706):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1     742
           met2     260
           met3       2
           met4       0
-----------------------
                   1706


start 3rd optimization iteration ...
    completing 10% with 42 violations
    elapsed time = 00:00:00, memory = 363.98 (MB)
    completing 20% with 29 violations
    elapsed time = 00:00:01, memory = 378.33 (MB)
    completing 30% with 19 violations
    elapsed time = 00:00:01, memory = 373.64 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:01, memory = 373.50 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 364.65 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.91 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 364.95 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.99 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.99 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.86 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 367.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.98 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 371.64 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 371.64 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 371.64 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.99 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.88 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.26 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 367.74 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.98 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 368.98 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.98 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.98 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.26 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.46 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.70 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.21 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.90 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.26 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.31 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.05 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.71 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.71 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.45 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.70 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.55 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.55 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.17 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.25 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.25 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.20 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.35 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 367.18 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.47 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.51 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.48 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.48 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.21 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.41 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.98 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.50 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.35 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.41 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.36 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.36 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.81 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.81 (MB), peak = 393.59 (MB)
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714


complete detail routing
total wire length = 9413 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 2207 um
total wire length on LAYER met2 = 4443 um
total wire length on LAYER met3 = 2736 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1714
up-via summary (total 1714):

-----------------------
 FR_MASTERSLICE       0
            li1     700
           met1     756
           met2     252
           met3       6
           met4       0
-----------------------
                   1714

cpu time = 00:00:16, elapsed time = 00:00:14, memory = 367.81 (MB), peak = 393.59 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/final//results/routing/sb_0__0_.def.ref at line 2.


Runtime taken (hrt): 15.3177
