{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736009661655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736009661656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  4 17:54:21 2025 " "Processing started: Sat Jan  4 17:54:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736009661656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009661656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009661656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736009662206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736009662206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behavioral " "Found design unit 1: pwm-behavioral" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672054 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behavioral " "Found design unit 1: Counter-behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_calculator-Behavioral " "Found design unit 1: Distance_calculator-Behavioral" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_calculator " "Found entity 1: Distance_calculator" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_Generator-Behavioral " "Found design unit 1: Trigger_Generator-Behavioral" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Generator " "Found entity 1: Trigger_Generator" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file range_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Range_Sensor-Behavioral " "Found design unit 1: Range_Sensor-Behavioral" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Range_Sensor " "Found entity 1: Range_Sensor" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdecoder-Behavioral " "Found design unit 1: segmentdecoder-Behavioral" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672067 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdecoder " "Found entity 1: segmentdecoder" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672070 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdriver-Behavioral " "Found design unit 1: segmentdriver-Behavioral" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672073 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdriver " "Found entity 1: segmentdriver" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-behavioral " "Found design unit 1: sine_rom-behavioral" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672076 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Measurement_control-behavioral " "Found design unit 1: Measurement_control-behavioral" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Measurement_control " "Found entity 1: Measurement_control" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_design-behavioral " "Found design unit 1: Top_design-behavioral" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_design " "Found entity 1: Top_design" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundspeedrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soundspeedrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundSpeedROM-Behavioral " "Found design unit 1: SoundSpeedROM-Behavioral" {  } { { "SoundSpeedROM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SoundSpeedROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672083 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundSpeedROM " "Found entity 1: SoundSpeedROM" {  } { { "SoundSpeedROM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SoundSpeedROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackboxram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackboxram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlackBoxRAM-BlackBox " "Found design unit 1: BlackBoxRAM-BlackBox" {  } { { "BlackBoxRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/BlackBoxRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672085 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlackBoxRAM " "Found entity 1: BlackBoxRAM" {  } { { "BlackBoxRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/BlackBoxRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_design " "Elaborating entity \"Top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736009672301 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we Top_design.vhd(74) " "VHDL Signal Declaration warning at Top_design.vhd(74): used implicit default value for signal \"we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736009672301 "|Top_design"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "boxaddr Top_design.vhd(75) " "VHDL Signal Declaration warning at Top_design.vhd(75): used implicit default value for signal \"boxaddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736009672301 "|Top_design"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "radar_data Top_design.vhd(76) " "VHDL Signal Declaration warning at Top_design.vhd(76): used implicit default value for signal \"radar_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736009672301 "|Top_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_calculator Distance_calculator:Pulse_width " "Elaborating entity \"Distance_calculator\" for hierarchy \"Distance_calculator:Pulse_width\"" {  } { { "Top_design.vhd" "Pulse_width" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672302 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Temperature Distance_Calculation.vhd(42) " "VHDL Signal Declaration warning at Distance_Calculation.vhd(42): used explicit default value for signal \"Temperature\" because signal was never assigned a value" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672303 "|Top_design|Distance_calculator:Pulse_width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Distance_calculator:Pulse_width\|Counter:Counter_pulse " "Elaborating entity \"Counter\" for hierarchy \"Distance_calculator:Pulse_width\|Counter:Counter_pulse\"" {  } { { "Distance_Calculation.vhd" "Counter_pulse" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Counter.vhd(31) " "VHDL Process Statement warning at Counter.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736009672304 "|Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundSpeedROM Distance_calculator:Pulse_width\|SoundSpeedROM:Sound_rom " "Elaborating entity \"SoundSpeedROM\" for hierarchy \"Distance_calculator:Pulse_width\|SoundSpeedROM:Sound_rom\"" {  } { { "Distance_Calculation.vhd" "Sound_rom" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdriver segmentdriver:segment_driver " "Elaborating entity \"segmentdriver\" for hierarchy \"segmentdriver:segment_driver\"" {  } { { "Top_design.vhd" "segment_driver" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672306 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "display segmentdriver.vhd(44) " "VHDL Signal Declaration warning at segmentdriver.vhd(44): used explicit default value for signal \"display\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672307 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundreds segmentdriver.vhd(45) " "VHDL Signal Declaration warning at segmentdriver.vhd(45): used explicit default value for signal \"hundreds\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672307 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tens segmentdriver.vhd(46) " "VHDL Signal Declaration warning at segmentdriver.vhd(46): used explicit default value for signal \"tens\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672307 "|Top_design|segmentdriver:segment_driver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones segmentdriver.vhd(47) " "VHDL Signal Declaration warning at segmentdriver.vhd(47): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672307 "|Top_design|segmentdriver:segment_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdecoder segmentdriver:segment_driver\|segmentdecoder:uut " "Elaborating entity \"segmentdecoder\" for hierarchy \"segmentdriver:segment_driver\|segmentdecoder:uut\"" {  } { { "segmentdriver.vhd" "uut" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider segmentdriver:segment_driver\|clock_divider:uut1 " "Elaborating entity \"clock_divider\" for hierarchy \"segmentdriver:segment_driver\|clock_divider:uut1\"" {  } { { "segmentdriver.vhd" "uut1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672309 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736009672310 "|Top_design|segmentdriver:segment_driver|clock_divider:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Measurement_control Measurement_control:Measurementcontrol " "Elaborating entity \"Measurement_control\" for hierarchy \"Measurement_control:Measurementcontrol\"" {  } { { "Top_design.vhd" "Measurementcontrol" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672311 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "trig_cnt Servo.vhd(51) " "VHDL Signal Declaration warning at Servo.vhd(51): used explicit default value for signal \"trig_cnt\" because signal was never assigned a value" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672312 "|Top_design|Measurement_control:Measurementcontrol"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cnt_max Servo.vhd(52) " "VHDL Signal Declaration warning at Servo.vhd(52): used explicit default value for signal \"cnt_max\" because signal was never assigned a value" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672312 "|Top_design|Measurement_control:Measurementcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm Measurement_control:Measurementcontrol\|pwm:SERVO " "Elaborating entity \"pwm\" for hierarchy \"Measurement_control:Measurementcontrol\|pwm:SERVO\"" {  } { { "Servo.vhd" "SERVO" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672342 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cnt_max pwm.vhd(28) " "VHDL Signal Declaration warning at pwm.vhd(28): used explicit default value for signal \"cnt_max\" because signal was never assigned a value" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672343 "|Top_design|Servo:servo_pwm|pwm:SERVO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Measurement_control:Measurementcontrol\|Counter:COUNTING " "Elaborating entity \"Counter\" for hierarchy \"Measurement_control:Measurementcontrol\|Counter:COUNTING\"" {  } { { "Servo.vhd" "COUNTING" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672344 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Counter.vhd(31) " "VHDL Process Statement warning at Counter.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736009672345 "|Top_design|Servo:servo_pwm|Counter:COUNTING"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom Measurement_control:Measurementcontrol\|sine_rom:SINE " "Elaborating entity \"sine_rom\" for hierarchy \"Measurement_control:Measurementcontrol\|sine_rom:SINE\"" {  } { { "Servo.vhd" "SINE" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672346 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736009672347 "|Top_design|Measurement_control:Measurementcontrol|sine_rom:SINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackBoxRAM BlackBoxRAM:blackbox " "Elaborating entity \"BlackBoxRAM\" for hierarchy \"BlackBoxRAM:blackbox\"" {  } { { "Top_design.vhd" "blackbox" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672348 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out BlackBoxRAM.vhd(12) " "Using initial value X (don't care) for net \"data_out\" at BlackBoxRAM.vhd(12)" {  } { { "BlackBoxRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/BlackBoxRAM.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672349 "|Top_design|BlackBoxRAM:blackbox"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Measurement_control:Measurementcontrol\|sine_rom:SINE\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Measurement_control:Measurementcontrol\|sine_rom:SINE\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter INIT_FILE set to projekt2.Top_design0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736009672675 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736009672675 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div1\"" {  } { { "segmentdriver.vhd" "Div1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div0\"" {  } { { "segmentdriver.vhd" "Div0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Distance_calculator:Pulse_width\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Distance_calculator:Pulse_width\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "segmentdriver:segment_driver\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"segmentdriver:segment_driver\|Mult0\"" {  } { { "segmentdriver.vhd" "Mult0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Measurement_control:Measurementcontrol\|pwm:SERVO\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Measurement_control:Measurementcontrol\|pwm:SERVO\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736009672675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736009672675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Measurement_control:Measurementcontrol\|sine_rom:SINE\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"Measurement_control:Measurementcontrol\|sine_rom:SINE\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Measurement_control:Measurementcontrol\|sine_rom:SINE\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"Measurement_control:Measurementcontrol\|sine_rom:SINE\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter \"INIT_FILE\" = \"projekt2.Top_design0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009672749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvv " "Found entity 1: altsyncram_kvv" {  } { { "db/altsyncram_kvv.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/altsyncram_kvv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div1\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009672842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009672842 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009672842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009672943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009672943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673103 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009673103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Instantiated megafunction \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673251 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009673251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736009673525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009673525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Distance_calculator:Pulse_width\|lpm_mult:Mult0\|altshift:external_latency_ffs Distance_calculator:Pulse_width\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Distance_calculator:Pulse_width\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673562 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009673562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0 " "Instantiated megafunction \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736009673578 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736009673578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Measurement_control:Measurementcontrol\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009673591 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1736009673934 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736009673934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736009674137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736009674726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736009674726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736009674839 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736009674839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "439 " "Implemented 439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736009674839 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736009674839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736009674839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736009674886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  4 17:54:34 2025 " "Processing ended: Sat Jan  4 17:54:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736009674886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736009674886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736009674886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736009674886 ""}
