================================================================================ 
Commit: 705f4b19eafedbeb96c42340be02575c139768e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:44:05 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Support ADL with RPL X-comp BIOS - [ADL*] [RPL] BIOS mis-programming DCTL, ACGR3S2.LSTPTLS"

Tue Jul 26 20:30:10 2022 +0800
Original commit date: Tue Jul 26 20:30:10 2022 +0800
Original commit hash: 15188c5369e9519c2021796dea3162500983366c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 3c85f6d5eea261a678ea34b7d9d70ffaf7c754af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:44:03 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] To guard InitializeSmbiosCpuHobs function with SkipMpInit UPD"

Tue Jul 26 20:29:46 2022 +0800
Original commit date: Tue Jul 26 20:29:46 2022 +0800
Original commit hash: db343d9b306746248ec40b70d8c21635bf97a014

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: c9f7f4a1b413546ae7e7d5cffbb25bc19ee9caff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.59

Hsd-es-id: N/A
Original commit date: Sun Jul 24 19:21:26 2022 -0700
Original commit hash: 62cbfb65648f1d26ccfc801409661a0c6baa71fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 895e1d7c66f5765dcb0489b2df030dc3514b0c55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:55 2022 +0800 
-------------------------------------------------------------------------------- 
Set dxtx_cmn_forceodton for DCC training.

[Feature Description]
Set dxtx_cmn_forceodton for DCC training.

[Resolution]
Set dxtx_cmn_forceodton = 1 at the entry of pre sdl and post sdl DCC training, and restore it back at the end of pre sdl and post sdl DCC training.

Package/Module: MRC

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011635295
Original commit date: Thu Jul 21 11:00:51 2022 +0800
Change-Id: I620cf334999bb26fd36c5e33a25c888fa8d45a1c
Original commit hash: 47d0a108701702621fbe5e37c671f472b6492558

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 719bb5a9ca791d6c6dca1599c2deadee6fea512c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.58

Hsd-es-id: N/A
Original commit date: Sun Jul 24 07:43:00 2022 -0700
Original commit hash: b9bc333fb12233ca8ee2fef7a26374f7091ba31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 437915cf63385e47c78e8b9dcf85e932eaedf5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:50 2022 +0800 
-------------------------------------------------------------------------------- 
Disable CkeIdlePiGate for DDR5

[Feature Description]
Disable CkeIdlePiGate for DDR5

[Resolution]
Set CkeIdlePiGateDisable = 1 for DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011635130
Original commit date: Sun May 22 23:30:14 2022 +0800
Change-Id: I3d86a84680fc880f6fea866ee026dca5614de68e
Original commit hash: f1abe2c95ee37fb3daa09afdaf41417eb589ee64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6dc457d0f94344c3cf7d8a4a24d135367f132e80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.57

Hsd-es-id: N/A
Original commit date: Thu Jul 21 23:18:57 2022 -0700
Original commit hash: 9bac49d51d59622a1627670fb1f1e02fcfe5f7f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c13deaab325e39effee21c552d87a611bc14c02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:46 2022 +0800 
-------------------------------------------------------------------------------- 
DCM update for DDR5 and LPDDR5

[Feature Description]
Set IccMax = 0x7 for all frequencies for DDR5 and LPDDR5

[Resolution]
Set IccMax = 0x7 for all frequencies for DDR5 and LPDDR5

Package/Module: MRC

[Impacted Platform]
DDR5 and LPDDR5

Hsd-es-id: 15011629118
Original commit date: Sun Jul 10 23:06:53 2022 +0800
Change-Id: I4c1fa1b3757c134cd29da1136c73474d582281da
Original commit hash: 7f7784041fb3ed0af9f8734497246d9ab53f9706

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 743511d625e2c7857e02c1c66e593ca9328a4c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.56

Hsd-es-id: N/A
Original commit date: Wed Jul 20 11:36:22 2022 +0800
Original commit hash: 85b8cbf884cc1d47f9e826977f3987f2205fae81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 083b3b1079b22be892d65e2771d4b443904b845e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22015524864][LPDDR5] Enable dynamic wck for LPDDR5 1R

[Feature Description]
Enable dynamic wck for LPDDR5 1R

[Resolution]
Enable dynamic wck by reverting MRC change 0.0.3.49

[Impacted Platform]
LPDDR5

Hsd-es-id: 22015524864
Original commit date: Mon May 23 00:19:53 2022 +0800
Change-Id: Iecc3978d2e465e803656a8167a4d0299159a6ae8
Original commit hash: fb82be4427277721c17c0ffa7871f9d5215e7146

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b05ac104f688d87fc2e6a09e5f4c75998fdefccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.55

Hsd-es-id: N/A
Original commit date: Wed Jul 20 10:19:45 2022 +0800
Original commit hash: e9fb732c2dff8e9414f3663937ee864e1f98befb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76c706c4af0362ffed63f6c40bd31560c1d63d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16017338696][LPDDR5] Enable DOP gating for LPDDR5

[Feature Description]
Enable DOP gating for LPDDR5

[Resolution]
Enable DOP gating for LPDDR5 by setting dopgatingdis = 0.

[Impacted Platform]
LPDDR5

Hsd-es-id: 16017338696
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: Ifa16338b0dd59b2f73ef61d033de8b538fbcb0cb
Original commit hash: cb83680c63b05172ed0babd3817f04fb55cd10a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c4b74fd49609a8ec8ee504ae1e8bb8c05a985fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:36 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.54

Hsd-es-id: N/A
Original commit date: Tue Jul 19 23:32:11 2022 +0800
Original commit hash: 8ceb1f691682a2b41256c5c9d0d2ee931f560646

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 401cd22bc47b095e0054d2b352fd9a98cde8ba0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011594502][LPDDR5] Enable LPmode3 for LPDDR5

[Feature Description]
Enable LPmode3 for LPDDR5

[Resolution]
Enable LPmode3 for LPDDR5 by setting selfrefresh_enable = 1.

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011594502
Original commit date: Sun May 22 21:40:19 2022 +0800
Change-Id: I152a18d47d87b3a92a15be3f50d28d17d1f978b9
Original commit hash: 7a58dda25cfbaf6deb95b4f5237907cee48198da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 8c02be91ff1852d24cb563266f4286a9c8b14092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.53

Hsd-es-id: N/A
Original commit date: Tue Jul 19 15:45:22 2022 +0800
Original commit hash: 2f5b5545264aae78ed898caef00e199a8d5f8a19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 519c6c077657635f296312059c2270ab24391ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:31 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011590823][DDR5 DDR4 LPDDR5 LPDDR4] Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Feature Description]
Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Resolution]
Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Impacted Platform]
DDR5 DDR4 LPDDR5 LPDDR4

Hsd-es-id: 15011590823
Original commit date: Fri Jul 15 13:14:22 2022 +0800
Change-Id: I48defc682dd459f66c8c064f5658a738d3b31835
Original commit hash: d5b29770325447144f55866e8ae27f495890dd4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: a46a05e47dba14e6bba55757e378c0e39d0e634d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.52

Hsd-es-id: N/A
Original commit date: Tue Jul 19 11:02:01 2022 +0800
Original commit hash: b1c6e6c20f651e4b407ad665913dc683177b4f4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8131789a73704e314fc655cdaf70f0e1f45c885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3301_00

(cherry picked from commit 87a49f8c229f6042abe7ea2b5febb6ec55362eec)

Mon Jul 18 08:46:44 2022 -0700
Original commit date: Mon Jul 18 08:46:44 2022 -0700
Original commit hash: 0cfcb04a1f90fe3469f931b0d31f491429f95322

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03b2b0a51e08923c37e9d463bbd18f39c58b0120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] To guard InitializeSmbiosCpuHobs function with SkipMpInit UPD

[Issue/Feature Description]
SkipMpInit UPD is suppose to skip all MP init programing from the FSP so when corboot set this UPD FSP should not do any MP init programing.
Even if I set SkipMpInit UPD to 1 InitializeSmbiosCpuHobs() function get excited

[Resolution]
To guard InitializeSmbiosCpuHobs() with SkipMpInit UPD to align with other MP init programing.

Package/Module:
ADL-N

[Impacted Platform]
ADL-N

Hsd-es-id: 16017123197
Original commit date: Mon Jul 18 13:35:36 2022 +0530
Change-Id: Ia32dfbd74ec4feacb4aa53db731ff8605e0acf65
Original commit hash: dab1348102960a193614b8522dadc8b8fb33ca2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 29f87ee8239e8ee927d7d788a8349b562294c3f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:16 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - [ADL*] [RPL] BIOS mis-programming DCTL, ACGR3S2.LSTPTLS

[Feature Description]
X-comp bios must keep correct(POR) default values for PcieRootPortURE, PcieRootPortFEE, PcieRootPortNFE and PcieRootPortCEE with one bios.
For Rpls and Rplp related platforms, the default values are 1, else are 0.

[Resolution]
1. The default values in 1st POST
1.1 Rpls and Rplp related platforms: be patched in PeiSetupInitLib.c
1.2 else: defined default value in SaPcieSetupSinglePort.hfr

2. The default values in setup menu while pressing F3
1.1 Rpls and Rplp related platforms: defined Question id and callback function, overwrite the value in callback function while the action is EFI_BROWSER_ACTION_DEFAULT_STANDARD
1.2 else: callback function must return EFI_UNSUPPORTED and FormBrowser will call the default values defined in hfr file.

3. To refine the behavior to set SaSetup variable.

Note:
setup item must assign question id and flag, then the callback function could be available.

Package/Module:

[Impacted Platform]
No Impact because it should keep original POR setting

Hsd-es-id: 15011561381
Original commit date: Wed Jul 6 17:38:53 2022 +0800
Change-Id: I18141cf80843952d01b7094957978c2f0841ffea
Original commit hash: 29a1bfd420b6f07b274a49a0de29bcc93650dcff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 7b28ff2c331898d4bf6d1797779a4d3e2ad632b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 2 11:43:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 54

(cherry picked from commit d7d0fece9d59557fc5cfa56b31fcad8586f47387)

Mon Jul 18 01:22:27 2022 -0700
Original commit date: Mon Jul 18 01:22:27 2022 -0700
Original commit hash: 7e583d05af1645d6719d0dcf4971b4a008e4f775

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
