<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf537 › ints-priority.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ints-priority.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> *</span>
<span class="cm"> * Set up the interrupt priorities</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>

<span class="cp">#include &lt;asm/irq_handler.h&gt;</span>
<span class="cp">#include &lt;asm/bfin5xx_spi.h&gt;</span>
<span class="cp">#include &lt;asm/bfin_sport.h&gt;</span>
<span class="cp">#include &lt;asm/bfin_can.h&gt;</span>
<span class="cp">#include &lt;asm/bfin_dma.h&gt;</span>
<span class="cp">#include &lt;asm/dpmc.h&gt;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">program_IAR</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Program the IAR0 Register with the configured priority */</span>
	<span class="n">bfin_write_SIC_IAR0</span><span class="p">(((</span><span class="n">CONFIG_IRQ_PLL_WAKEUP</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PLL_WAKEUP_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_DMA_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMA_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_ERROR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_ERROR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_RTC</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RTC_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PPI</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PPI_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT1_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_RX_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR1</span><span class="p">(((</span><span class="n">CONFIG_IRQ_SPORT1_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TWI</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TWI_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART0_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART0_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART0_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART0_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART1_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART1_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART1_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART1_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CAN_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN_RX_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR2</span><span class="p">(((</span><span class="n">CONFIG_IRQ_CAN_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MAC_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MAC_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MAC_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MAC_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER2_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER3_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER4</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER4_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR3</span><span class="p">(((</span><span class="n">CONFIG_IRQ_TIMER5</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER5_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER6</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER6_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER7</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER7_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PROG_INTA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PROG_INTA_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PORTG_INTB</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PORTG_INTB_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MEM_DMA0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MEM_DMA0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MEM_DMA1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MEM_DMA1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_WATCH</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_WATCH_POS</span><span class="p">));</span>

	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#define SPI_ERR_MASK   (BIT_STAT_TXCOL | BIT_STAT_RBSY | BIT_STAT_MODF | BIT_STAT_TXE)	</span><span class="cm">/* SPI_STAT */</span><span class="cp"></span>
<span class="cp">#define SPORT_ERR_MASK (ROVF | RUVF | TOVF | TUVF)	</span><span class="cm">/* SPORT_STAT */</span><span class="cp"></span>
<span class="cp">#define PPI_ERR_MASK   (0xFFFF &amp; ~FLD)	</span><span class="cm">/* PPI_STATUS */</span><span class="cp"></span>
<span class="cp">#define EMAC_ERR_MASK  (PHYINT | MMCINT | RXFSINT | TXFSINT | WAKEDET | RXDMAERR | TXDMAERR | STMDONE)	</span><span class="cm">/* EMAC_SYSTAT */</span><span class="cp"></span>
<span class="cp">#define UART_ERR_MASK  (0x6)	</span><span class="cm">/* UART_IIR */</span><span class="cp"></span>
<span class="cp">#define CAN_ERR_MASK   (EWTIF | EWRIF | EPIF | BOIF | WUIF | UIAIF | AAIF | RMLIF | UCEIF | EXTIF | ADIF)	</span><span class="cm">/* CAN_GIF */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">error_int_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_generic_error_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">error_int_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_PPI_ERROR</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">error_int_mask</span><span class="p">)</span>
		<span class="n">bfin_internal_mask_irq</span><span class="p">(</span><span class="n">IRQ_GENERIC_ERROR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_generic_error_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_internal_unmask_irq</span><span class="p">(</span><span class="n">IRQ_GENERIC_ERROR</span><span class="p">);</span>
	<span class="n">error_int_mask</span> <span class="o">|=</span> <span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_PPI_ERROR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bf537_generic_error_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ERROR&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">bfin_ack_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">bf537_generic_error_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">bf537_generic_error_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">bf537_generic_error_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_demux_error_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">int_err_irq</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">inta_desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if (defined(CONFIG_BF537) || defined(CONFIG_BF536))</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_EMAC_SYSTAT</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">EMAC_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_MAC_ERROR</span><span class="p">;</span>
	<span class="k">else</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_SPORT0_STAT</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">SPORT_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_SPORT0_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_SPORT1_STAT</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">SPORT_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_SPORT1_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_PPI_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">PPI_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_PPI_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_CAN_GIF</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">CAN_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_CAN_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_SPI_STAT</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">SPI_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_SPI_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">bfin_read_UART0_IIR</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">UART_ERR_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">UART_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_UART0_ERROR</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">bfin_read_UART1_IIR</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">UART_ERR_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">UART_ERR_MASK</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_UART1_ERROR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">error_int_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_PPI_ERROR</span><span class="p">)))</span>
			<span class="n">bfin_handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>

			<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">IRQ_PPI_ERROR</span>:
				<span class="n">bfin_write_PPI_STATUS</span><span class="p">(</span><span class="n">PPI_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
<span class="cp">#if (defined(CONFIG_BF537) || defined(CONFIG_BF536))</span>
			<span class="k">case</span> <span class="n">IRQ_MAC_ERROR</span>:
				<span class="n">bfin_write_EMAC_SYSTAT</span><span class="p">(</span><span class="n">EMAC_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="k">case</span> <span class="n">IRQ_SPORT0_ERROR</span>:
				<span class="n">bfin_write_SPORT0_STAT</span><span class="p">(</span><span class="n">SPORT_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">IRQ_SPORT1_ERROR</span>:
				<span class="n">bfin_write_SPORT1_STAT</span><span class="p">(</span><span class="n">SPORT_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">IRQ_CAN_ERROR</span>:
				<span class="n">bfin_write_CAN_GIS</span><span class="p">(</span><span class="n">CAN_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">IRQ_SPI_ERROR</span>:
				<span class="n">bfin_write_SPI_STAT</span><span class="p">(</span><span class="n">SPI_ERR_MASK</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;IRQ %d:&quot;</span>
				 <span class="s">&quot; MASKED PERIPHERAL ERROR INTERRUPT ASSERTED</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">irq</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: IRQ ?: PERIPHERAL ERROR INTERRUPT ASSERTED BUT NO SOURCE FOUND</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">);</span>

<span class="p">}</span>

<span class="cp">#if defined(CONFIG_BFIN_MAC) || defined(CONFIG_BFIN_MAC_MODULE)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mac_rx_int_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_mac_rx_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mac_rx_int_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_MAC_RX</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac_rx_int_mask</span><span class="p">)</span>
		<span class="n">bfin_internal_mask_irq</span><span class="p">(</span><span class="n">IRQ_PH_INTA_MAC_RX</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_mac_rx_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_internal_unmask_irq</span><span class="p">(</span><span class="n">IRQ_PH_INTA_MAC_RX</span><span class="p">);</span>
	<span class="n">mac_rx_int_mask</span> <span class="o">|=</span> <span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_MAC_RX</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bf537_mac_rx_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ERROR&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">bfin_ack_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">bf537_mac_rx_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">bf537_mac_rx_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">bf537_mac_rx_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bf537_demux_mac_rx_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">int_irq</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read_DMA1_IRQ_STATUS</span><span class="p">()</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMA_DONE</span> <span class="o">|</span> <span class="n">DMA_ERR</span><span class="p">))</span>
		<span class="n">bfin_handle_irq</span><span class="p">(</span><span class="n">IRQ_MAC_RX</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">bfin_demux_gpio_irq</span><span class="p">(</span><span class="n">int_irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_mach_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_BF537) || defined(CONFIG_BF536)</span>
	<span class="cm">/* Clear EMAC Interrupt Status bits so we can demux it later */</span>
	<span class="n">bfin_write_EMAC_SYSTAT</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_GENERIC_ERROR</span><span class="p">,</span> <span class="n">bf537_demux_error_irq</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_PPI_ERROR</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">IRQ_UART1_ERROR</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bf537_generic_error_irqchip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_BFIN_MAC) || defined(CONFIG_BFIN_MAC_MODULE)</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_PH_INTA_MAC_RX</span><span class="p">,</span> <span class="n">bf537_demux_mac_rx_irq</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">IRQ_MAC_RX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bf537_mac_rx_irqchip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">IRQ_PORTH_INTA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bf537_mac_rx_irqchip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_MAC_ERROR</span><span class="p">,</span> <span class="n">bfin_demux_mac_status_irq</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
