#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  8 16:00:25 2019
# Process ID: 22312
# Current directory: /home/sky/Documents/MATLAB/Turbo_codes/codegen/tbcenc/hdlsrc/vivado_prj
# Command line: vivado -mode batch -source tbcenc_fixpt_Xilinx_Vivado_run.tcl
# Log file: /home/sky/Documents/MATLAB/Turbo_codes/codegen/tbcenc/hdlsrc/vivado_prj/vivado.log
# Journal file: /home/sky/Documents/MATLAB/Turbo_codes/codegen/tbcenc/hdlsrc/vivado_prj/vivado.jou
#-----------------------------------------------------------
source tbcenc_fixpt_Xilinx_Vivado_run.tcl
# set myTool "Xilinx Vivado 2017.4"
# set myProject "tbcenc_fixpt_vivado"
# set myProjectFile "tbcenc_fixpt_vivado.xpr"
# set myTopLevelEntity "tbcenc_fixpt"
# set Family "Artix7"
# set Device "xc7a200tl"
# set Package "fbg676"
# set Speed "-2L"
# set MapTimePathNumber "3"
# set MapTimeAdvAnalysis "True"
# set PARTimePathNumber "3"
# set PARTimeAdvAnalysis "True"
# if { ! [ file exists $myProjectFile ] } {
#     # Create new project
#     puts "### Create new $myTool project <a href=\"matlab:downstream.handle('Model','tbcenc_fixpt','isMLHDLC','1').openTargetTool;\">\/home\/sky\/Documents\/MATLAB\/Turbo_codes\/codegen\/tbcenc\/hdlsrc\/vivado_prj\/tbcenc_fixpt_vivado.xpr</a>"
#     create_project $myProject -force
# 
# } else {
#     # Open existing project
#     puts "### Open existing $myTool project <a href=\"matlab:downstream.handle('Model','tbcenc_fixpt','isMLHDLC','1').openTargetTool;\">\/home\/sky\/Documents\/MATLAB\/Turbo_codes\/codegen\/tbcenc\/hdlsrc\/vivado_prj\/tbcenc_fixpt_vivado.xpr</a>"
#     open_project ${myProject}
# 
#     # Remove Old HDL source files
#     set files_to_delete [get_files]
#       if { [llength $files_to_delete] > 0 } {
#         remove_files [get_files]
#       }
# 
# }
### Create new Xilinx Vivado 2017.4 project <a href="matlab:downstream.handle('Model','tbcenc_fixpt','isMLHDLC','1').openTargetTool;">/home/sky/Documents/MATLAB/Turbo_codes/codegen/tbcenc/hdlsrc/vivado_prj/tbcenc_fixpt_vivado.xpr</a>
# puts "### Set $myTool project properties"
### Set Xilinx Vivado 2017.4 project properties
# if { [string compare -nocase $Family "virtexu"] == 0 || [string compare -nocase $Family "kintexu"] == 0  || [string match -nocase "*ultrascale*" $Family] == 1 } {
#      set_property PART $Device [current_project]
# } else {
#      set_property PART ${Device}${Package}${Speed} [current_project]
# }
# puts "### Update $myTool project with HDL source files"
### Update Xilinx Vivado 2017.4 project with HDL source files
# add_file \
#     {../tbcenc_fixpt_pkg.vhd} \
#     {../tbcenc_fixpt.vhd} \
#   
# update_compile_order -fileset sources_1
WARNING: [Vivado 12-818] No files matched '*.tcl'
# foreach fs [get_files *.tcl] {
# source $fs
# }
# puts "### Close $myTool project."
### Close Xilinx Vivado 2017.4 project.
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 16:00:35 2019...
