Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon May 27 22:48:29 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    485.221        0.000                      0                  782        0.093        0.000                      0                  782        4.500        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       485.221        0.000                      0                  535        0.093        0.000                      0                  535        4.500        0.000                       0                   171  
emu_clk_pin       492.863        0.000                      0                   63        0.156        0.000                      0                   63        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       486.956        0.000                      0                  548        0.172        0.000                      0                  548  
dut_clk_pin   emu_clk_pin       489.356        0.000                      0                   33        0.213        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            494.736        0.000                      0                  135        0.351        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      485.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             485.221ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1322_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.732ns  (logic 6.050ns (41.066%)  route 8.682ns (58.934%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 504.915 - 500.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y28         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 f  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           2.052    10.679    DI_M[0]
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124    10.803 f  _0488_/O
                         net (fo=17, routed)          1.695    12.498    _0014_[3]
    SLICE_X7Y114         LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  _0929_/O
                         net (fo=1, routed)           0.810    13.431    _0348_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.555 r  _0926_/O
                         net (fo=3, routed)           0.965    14.521    _0117_[4]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.124    14.645 r  _1097_/O
                         net (fo=1, routed)           0.000    14.645    _0137_
    SLICE_X8Y114         MUXF7 (Prop_muxf7_I0_O)      0.209    14.854 r  _1099_/O
                         net (fo=1, routed)           0.685    15.539    _0243_[0]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.844    16.383 r  _1159_/O[2]
                         net (fo=2, routed)           0.953    17.336    _0245_[2]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.302    17.638 r  _1135_/O
                         net (fo=2, routed)           0.493    18.131    u_cpu.ALU.temp_HC
    SLICE_X11Y114        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    18.731 r  _1157_/O[2]
                         net (fo=2, routed)           0.964    19.695    _0241_[2]
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.302    19.997 r  _1136_/O
                         net (fo=1, routed)           0.000    19.997    _0207_
    SLICE_X12Y114        FDCE                                         r  _1322_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.503   504.915    u_cpu.ALU.clk
    SLICE_X12Y114        FDCE                                         r  _1322_/C
                         clock pessimism              0.259   505.174    
                         clock uncertainty           -0.035   505.139    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.079   505.218    _1322_
  -------------------------------------------------------------------
                         required time                        505.218    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                485.221    

Slack (MET) :             485.491ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.563ns  (logic 4.405ns (32.478%)  route 9.158ns (67.522%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.170     9.797    DI_M[7]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     9.921 r  _0491_/O
                         net (fo=16, routed)          1.064    10.985    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  _0615_/O
                         net (fo=1, routed)           0.701    11.810    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    11.960 f  _0614_/O
                         net (fo=1, routed)           0.636    12.596    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    12.951 r  _0609_/O
                         net (fo=5, routed)           1.263    14.214    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    14.569 r  _1063_/O
                         net (fo=16, routed)          4.259    18.828    _Address[7]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.319    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.319    
                         arrival time                         -18.828    
  -------------------------------------------------------------------
                         slack                                485.491    

Slack (MET) :             485.679ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 4.137ns (30.740%)  route 9.321ns (69.260%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.689     5.281    u_cpu.ALU.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.153 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.218    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.643 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.664    10.308    DI_M[5]
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.432 r  _0535_/O
                         net (fo=12, routed)          1.840    12.272    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.396 f  _0601_/O
                         net (fo=1, routed)           0.567    12.963    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    13.113 f  _0600_/O
                         net (fo=1, routed)           0.436    13.550    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    13.876 r  _0595_/O
                         net (fo=5, routed)           1.197    15.073    _0153_[0]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.116    15.189 r  _1061_/O
                         net (fo=16, routed)          3.550    18.739    _Address[5]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.259   505.223    
                         clock uncertainty           -0.035   505.188    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   504.418    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.418    
                         arrival time                         -18.739    
  -------------------------------------------------------------------
                         slack                                485.679    

Slack (MET) :             485.743ns  (required time - arrival time)
  Source:                 Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 4.179ns (31.300%)  route 9.172ns (68.700%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.654     5.247    u_cpu.ALU.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.6.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.6.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.6.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.764    10.373    DI_M[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124    10.497 r  _0497_/O
                         net (fo=14, routed)          1.400    11.896    _0384_[3]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.020 f  _0608_/O
                         net (fo=1, routed)           0.403    12.423    _0395_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.124    12.547 f  _0607_/O
                         net (fo=1, routed)           0.564    13.112    _0396_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    13.262 r  _0602_/O
                         net (fo=5, routed)           0.967    14.229    _0153_[1]
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.360    14.589 r  _1062_/O
                         net (fo=16, routed)          4.010    18.598    _Address[6]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   504.341    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.341    
                         arrival time                         -18.598    
  -------------------------------------------------------------------
                         slack                                485.743    

Slack (MET) :             485.832ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 4.405ns (33.308%)  route 8.820ns (66.692%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.170     9.797    DI_M[7]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     9.921 r  _0491_/O
                         net (fo=16, routed)          1.064    10.985    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  _0615_/O
                         net (fo=1, routed)           0.701    11.810    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    11.960 f  _0614_/O
                         net (fo=1, routed)           0.636    12.596    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    12.951 r  _0609_/O
                         net (fo=5, routed)           1.263    14.214    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    14.569 r  _1063_/O
                         net (fo=16, routed)          3.921    18.490    _Address[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.555   504.967    u_cpu.ALU.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.147    
                         clock uncertainty           -0.035   505.112    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.322    Memory.0.4.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.322    
                         arrival time                         -18.490    
  -------------------------------------------------------------------
                         slack                                485.832    

Slack (MET) :             485.891ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 2.613ns (19.573%)  route 10.737ns (80.427%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.101 f  _1147_/O[3]
                         net (fo=1, routed)           1.018    11.119    _0217_[3]
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.307    11.426 r  _1005_/O
                         net (fo=9, routed)           0.694    12.120    _0304_[0]
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124    12.244 f  _1007_/O
                         net (fo=1, routed)           0.665    12.909    _0362_[2]
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.152    13.061 f  _1006_/O
                         net (fo=1, routed)           1.018    14.079    _0416_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.326    14.405 r  _1001_/O
                         net (fo=2, routed)           1.279    15.684    DO[0]
    SLICE_X5Y120         LUT3 (Prop_lut3_I1_O)        0.124    15.808 r  _1072_/O
                         net (fo=2, routed)           2.751    18.559    Memory.0.0.DI_A[0]
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.551   504.964    u_cpu.ALU.clk
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.223    
                         clock uncertainty           -0.035   505.187    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   504.450    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.450    
                         arrival time                         -18.559    
  -------------------------------------------------------------------
                         slack                                485.891    

Slack (MET) :             485.908ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 4.405ns (33.308%)  route 8.820ns (66.692%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y20         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.170     9.797    DI_M[7]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     9.921 r  _0491_/O
                         net (fo=16, routed)          1.064    10.985    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  _0615_/O
                         net (fo=1, routed)           0.701    11.810    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    11.960 f  _0614_/O
                         net (fo=1, routed)           0.636    12.596    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    12.951 r  _0609_/O
                         net (fo=5, routed)           1.263    14.214    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    14.569 r  _1063_/O
                         net (fo=16, routed)          3.921    18.490    _Address[7]
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.551   504.964    u_cpu.ALU.clk
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.223    
                         clock uncertainty           -0.035   505.187    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.397    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.397    
                         arrival time                         -18.490    
  -------------------------------------------------------------------
                         slack                                485.908    

Slack (MET) :             485.937ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.120ns  (logic 4.137ns (31.532%)  route 8.983ns (68.468%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.689     5.281    u_cpu.ALU.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.153 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.218    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.643 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.664    10.308    DI_M[5]
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.432 r  _0535_/O
                         net (fo=12, routed)          1.840    12.272    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.396 f  _0601_/O
                         net (fo=1, routed)           0.567    12.963    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    13.113 f  _0600_/O
                         net (fo=1, routed)           0.436    13.550    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    13.876 r  _0595_/O
                         net (fo=5, routed)           1.197    15.073    _0153_[0]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.116    15.189 r  _1061_/O
                         net (fo=16, routed)          3.212    18.401    _Address[5]
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.551   504.964    u_cpu.ALU.clk
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.143    
                         clock uncertainty           -0.035   505.108    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   504.338    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.338    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                485.937    

Slack (MET) :             486.038ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.120ns  (logic 4.137ns (31.532%)  route 8.983ns (68.468%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.689     5.281    u_cpu.ALU.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.153 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.218    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.643 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.664    10.308    DI_M[5]
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.432 r  _0535_/O
                         net (fo=12, routed)          1.840    12.272    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.396 f  _0601_/O
                         net (fo=1, routed)           0.567    12.963    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    13.113 f  _0600_/O
                         net (fo=1, routed)           0.436    13.550    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    13.876 r  _0595_/O
                         net (fo=5, routed)           1.197    15.073    _0153_[0]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.116    15.189 r  _1061_/O
                         net (fo=16, routed)          3.212    18.401    _Address[5]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.555   504.967    u_cpu.ALU.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.277   505.244    
                         clock uncertainty           -0.035   505.209    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   504.439    Memory.0.4.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.439    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                486.038    

Slack (MET) :             486.046ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.028ns  (logic 4.322ns (33.175%)  route 8.706ns (66.825%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y28         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           2.052    10.679    DI_M[0]
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124    10.803 r  _0488_/O
                         net (fo=17, routed)          1.070    11.873    _0014_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.997 f  _0483_/O
                         net (fo=1, routed)           0.000    11.997    _0019_
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I1_O)      0.217    12.214 f  _0484_/O
                         net (fo=1, routed)           0.000    12.214    _0016_
    SLICE_X5Y112         MUXF8 (Prop_muxf8_I1_O)      0.094    12.308 f  _0485_/O
                         net (fo=1, routed)           0.708    13.016    _0379_[1]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.316    13.332 r  _0475_/O
                         net (fo=4, routed)           0.959    14.291    AB[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.150    14.441 r  _1056_/O
                         net (fo=16, routed)          3.852    18.293    _Address[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.770   504.339    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.339    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                486.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1185_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  _1145_/O[0]
                         net (fo=1, routed)           0.000     1.981    _0211_[4]
    SLICE_X89Y100        FDRE                                         r  _1185_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y100        FDRE                                         r  _1185_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.888    _1185_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1187_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  _1145_/O[2]
                         net (fo=1, routed)           0.000     1.992    _0211_[6]
    SLICE_X89Y100        FDRE                                         r  _1187_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y100        FDRE                                         r  _1187_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.888    _1187_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1186_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  _1145_/O[1]
                         net (fo=1, routed)           0.000     2.017    _0211_[5]
    SLICE_X89Y100        FDRE                                         r  _1186_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y100        FDRE                                         r  _1186_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.888    _1186_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1188_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.017 r  _1145_/O[3]
                         net (fo=1, routed)           0.000     2.017    _0211_[7]
    SLICE_X89Y100        FDRE                                         r  _1188_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y100        FDRE                                         r  _1188_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     1.888    _1188_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1189_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  _1145_/CO[3]
                         net (fo=1, routed)           0.000     1.966    _0209_[7]
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  _1146_/O[0]
                         net (fo=1, routed)           0.000     2.020    _0211_[8]
    SLICE_X89Y101        FDRE                                         r  _1189_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1189_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.888    _1189_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1190_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  _1144_/CO[3]
                         net (fo=1, routed)           0.001     1.927    _0209_[3]
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  _1145_/CO[3]
                         net (fo=1, routed)           0.000     1.966    _0209_[7]
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.056 r  _1146_/O[1]
                         net (fo=1, routed)           0.000     2.056    _0211_[9]
    SLICE_X89Y101        FDRE                                         r  _1190_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1190_/C
                         clock pessimism             -0.245     1.783    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.888    _1190_
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 _1409_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1349_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.758%)  route 0.220ns (54.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.563     1.473    u_cpu.ALU.clk
    SLICE_X9Y117         FDCE                                         r  _1409_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  _1409_/Q
                         net (fo=3, routed)           0.220     1.834    _0313_[2]
    SLICE_X10Y116        LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  _1093_/O
                         net (fo=1, routed)           0.000     1.879    _0179_
    SLICE_X10Y116        FDCE                                         r  _1349_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.833     1.988    u_cpu.ALU.clk
    SLICE_X10Y116        FDCE                                         r  _1349_/C
                         clock pessimism             -0.479     1.509    
    SLICE_X10Y116        FDCE (Hold_fdce_C_D)         0.120     1.629    _1349_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _1393_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1393_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.596     1.506    u_cpu.ALU.clk
    SLICE_X3Y110         FDCE                                         r  _1393_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  _1393_/Q
                         net (fo=1, routed)           0.156     1.803    u_cpu.DIHOLD[2]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  _0545_/O
                         net (fo=14, routed)          0.000     1.848    _0076_[3]
    SLICE_X3Y110         FDCE                                         r  _1393_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.869     2.024    u_cpu.ALU.clk
    SLICE_X3Y110         FDCE                                         r  _1393_/C
                         clock pessimism             -0.518     1.506    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.091     1.597    _1393_
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _1184_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1184_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1184_/Q
                         net (fo=1, routed)           0.108     1.767    _0210_[3]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  _1144_/O[3]
                         net (fo=1, routed)           0.000     1.875    _0211_[3]
    SLICE_X89Y99         FDRE                                         r  _1184_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.880     2.035    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1184_/C
                         clock pessimism             -0.517     1.517    
    SLICE_X89Y99         FDRE (Hold_fdre_C_D)         0.105     1.622    _1184_
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1183_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1183_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.608     1.517    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1183_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  _1183_/Q
                         net (fo=1, routed)           0.109     1.768    _0210_[2]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  _1144_/O[2]
                         net (fo=1, routed)           0.000     1.879    _0211_[2]
    SLICE_X89Y99         FDRE                                         r  _1183_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.880     2.035    u_cpu.ALU.clk
    SLICE_X89Y99         FDRE                                         r  _1183_/C
                         clock pessimism             -0.517     1.517    
    SLICE_X89Y99         FDRE (Hold_fdre_C_D)         0.105     1.622    _1183_
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y28  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y29  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y26  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y27  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y22  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y23  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y16  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y17  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y14  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y15  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y114  _1163_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y114  _1163_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y115  _1164_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y115  _1164_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y115  _1165_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X4Y115  _1165_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X5Y115  _1166_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X5Y115  _1166_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X2Y111  _1167_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X2Y111  _1167_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y114  _1163_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y114  _1163_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y115  _1164_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y115  _1164_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y115  _1165_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y115  _1165_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y115  _1166_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y115  _1166_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111  _1167_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111  _1167_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      492.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             492.863ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1256_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.209ns (17.793%)  route 5.586ns (82.207%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           0.798    12.104    _0153_[2]
    SLICE_X4Y109         FDRE                                         r  _1256_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X4Y109         FDRE                                         r  _1256_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.237    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.270   504.967    _1256_
  -------------------------------------------------------------------
                         required time                        504.967    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                492.863    

Slack (MET) :             493.166ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.180ns (17.477%)  route 5.572ns (82.523%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.062     7.827    _0101_[6]
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.951 r  _0535_/O
                         net (fo=12, routed)          1.840     9.791    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.915 f  _0601_/O
                         net (fo=1, routed)           0.567    10.483    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.633 f  _0600_/O
                         net (fo=1, routed)           0.436    11.069    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    11.395 r  _0595_/O
                         net (fo=5, routed)           0.666    12.061    _0153_[0]
    SLICE_X2Y109         FDRE                                         r  _1254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X2Y109         FDRE                                         r  _1254_/C
                         clock pessimism              0.275   505.290    
                         clock uncertainty           -0.035   505.255    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)       -0.028   505.227    _1254_
  -------------------------------------------------------------------
                         required time                        505.227    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                493.166    

Slack (MET) :             493.253ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1244_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.704ns (10.594%)  route 5.941ns (89.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.704     8.469    _0101_[6]
    SLICE_X4Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  _0530_/O
                         net (fo=14, routed)          1.837    10.430    _0076_[2]
    SLICE_X5Y116         LUT6 (Prop_lut6_I3_O)        0.124    10.554 r  _0639_/O
                         net (fo=4, routed)           1.401    11.954    _0392_[2]
    SLICE_X2Y109         FDRE                                         r  _1244_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X2Y109         FDRE                                         r  _1244_/C
                         clock pessimism              0.275   505.290    
                         clock uncertainty           -0.035   505.255    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)       -0.047   505.208    _1244_
  -------------------------------------------------------------------
                         required time                        505.208    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                493.253    

Slack (MET) :             493.285ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.857ns (13.372%)  route 5.552ns (86.628%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.704     8.469    _0101_[6]
    SLICE_X4Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  _0530_/O
                         net (fo=14, routed)          0.902     9.495    _0076_[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.619 f  _0525_/O
                         net (fo=1, routed)           0.885    10.503    _0381_[1]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.153    10.656 r  _0521_/O
                         net (fo=4, routed)           1.062    11.718    AB[3]
    SLICE_X2Y110         FDRE                                         r  _1252_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X2Y110         FDRE                                         r  _1252_/C
                         clock pessimism              0.275   505.290    
                         clock uncertainty           -0.035   505.255    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)       -0.252   505.003    _1252_
  -------------------------------------------------------------------
                         required time                        505.003    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                493.285    

Slack (MET) :             493.300ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1255_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.978ns (15.230%)  route 5.444ns (84.770%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.388     8.153    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  _0497_/O
                         net (fo=14, routed)          1.400     9.676    _0384_[3]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.800 f  _0608_/O
                         net (fo=1, routed)           0.403    10.203    _0395_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.124    10.327 f  _0607_/O
                         net (fo=1, routed)           0.564    10.892    _0396_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    11.042 r  _0602_/O
                         net (fo=5, routed)           0.689    11.731    _0153_[1]
    SLICE_X2Y109         FDRE                                         r  _1255_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X2Y109         FDRE                                         r  _1255_/C
                         clock pessimism              0.275   505.290    
                         clock uncertainty           -0.035   505.255    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)       -0.224   505.031    _1255_
  -------------------------------------------------------------------
                         required time                        505.031    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                493.300    

Slack (MET) :             493.430ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1249_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.331ns (20.714%)  route 5.095ns (79.286%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 505.008 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.473     8.238    _0101_[6]
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.362 r  _0488_/O
                         net (fo=17, routed)          1.070     9.432    _0014_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124     9.556 f  _0483_/O
                         net (fo=1, routed)           0.000     9.556    _0019_
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I1_O)      0.217     9.773 f  _0484_/O
                         net (fo=1, routed)           0.000     9.773    _0016_
    SLICE_X5Y112         MUXF8 (Prop_muxf8_I1_O)      0.094     9.867 f  _0485_/O
                         net (fo=1, routed)           0.708    10.575    _0379_[1]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.316    10.891 r  _0475_/O
                         net (fo=4, routed)           0.843    11.735    AB[0]
    SLICE_X4Y116         FDRE                                         r  _1249_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.580   505.008    _0263_
    SLICE_X4Y116         FDRE                                         r  _1249_/C
                         clock pessimism              0.259   505.267    
                         clock uncertainty           -0.035   505.232    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)       -0.067   505.165    _1249_
  -------------------------------------------------------------------
                         required time                        505.165    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                493.430    

Slack (MET) :             493.554ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1241_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.704ns (11.178%)  route 5.594ns (88.822%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 505.004 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.473     8.238    _0101_[6]
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.362 r  _0488_/O
                         net (fo=17, routed)          1.456     9.818    _0014_[3]
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124     9.942 r  _0616_/O
                         net (fo=4, routed)           1.665    11.607    AB[8]
    SLICE_X5Y120         FDRE                                         r  _1241_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.576   505.004    _0263_
    SLICE_X5Y120         FDRE                                         r  _1241_/C
                         clock pessimism              0.259   505.263    
                         clock uncertainty           -0.035   505.228    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)       -0.067   505.161    _1241_
  -------------------------------------------------------------------
                         required time                        505.161    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                493.554    

Slack (MET) :             493.868ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1251_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 0.977ns (16.932%)  route 4.793ns (83.068%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.388     8.153    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  _0545_/O
                         net (fo=14, routed)          0.668     8.945    _0076_[3]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.069 f  _0594_/O
                         net (fo=1, routed)           0.395     9.464    _0377_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.124     9.588 f  _0593_/O
                         net (fo=1, routed)           0.670    10.258    _0378_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.149    10.407 r  _0588_/O
                         net (fo=5, routed)           0.672    11.079    _0153_[4]
    SLICE_X4Y110         FDRE                                         r  _1251_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X4Y110         FDRE                                         r  _1251_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.237    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)       -0.289   504.948    _1251_
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                493.868    

Slack (MET) :             493.970ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1253_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 0.828ns (14.056%)  route 5.063ns (85.944%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          1.903     7.668    _0101_[6]
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.792 r  _0503_/O
                         net (fo=12, routed)          1.222     9.013    _0385_[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124     9.137 f  _0516_/O
                         net (fo=1, routed)           0.706     9.844    _0388_[1]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.124     9.968 r  _0511_/O
                         net (fo=4, routed)           1.232    11.200    _0392_[4]
    SLICE_X5Y109         FDRE                                         r  _1253_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X5Y109         FDRE                                         r  _1253_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.237    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.067   505.170    _1253_
  -------------------------------------------------------------------
                         required time                        505.170    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                493.970    

Slack (MET) :             494.089ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1243_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.704ns (12.199%)  route 5.067ns (87.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.388     8.153    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  _0545_/O
                         net (fo=14, routed)          1.439     9.716    _0076_[3]
    SLICE_X4Y115         LUT6 (Prop_lut6_I3_O)        0.124     9.840 r  _0636_/O
                         net (fo=4, routed)           1.241    11.080    _0392_[1]
    SLICE_X4Y110         FDRE                                         r  _1243_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X4Y110         FDRE                                         r  _1243_/C
                         clock pessimism              0.259   505.272    
                         clock uncertainty           -0.035   505.237    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)       -0.067   505.170    _1243_
  -------------------------------------------------------------------
                         required time                        505.170    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                494.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 _1238_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1176_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X5Y108         FDRE                                         r  _1238_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1238_/Q
                         net (fo=1, routed)           0.101     1.763    stimIn_4[5]
    SLICE_X7Y108         FDRE                                         r  _1176_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X7Y108         FDRE                                         r  _1176_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.070     1.607    _1176_
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _1228_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1287_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y108         FDRE                                         r  _1228_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1228_/Q
                         net (fo=1, routed)           0.103     1.765    stimIn_3[3]
    SLICE_X6Y109         FDRE                                         r  _1287_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X6Y109         FDRE                                         r  _1287_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.063     1.600    _1287_
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 _1266_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1195_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.707%)  route 0.111ns (37.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.588     1.513    _0263_
    SLICE_X5Y120         FDRE                                         r  _1266_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  _1266_/Q
                         net (fo=1, routed)           0.111     1.765    _0411_[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  _1441_/O
                         net (fo=1, routed)           0.000     1.810    _0256_
    SLICE_X3Y120         FDRE                                         r  _1195_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.031    _0263_
    SLICE_X3Y120         FDRE                                         r  _1195_/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     1.642    _1195_
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 _1226_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1285_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y108         FDRE                                         r  _1226_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1226_/Q
                         net (fo=1, routed)           0.101     1.763    stimIn_3[1]
    SLICE_X6Y109         FDRE                                         r  _1285_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X6Y109         FDRE                                         r  _1285_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.052     1.589    _1285_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1191_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X2Y116         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  _1203_/Q
                         net (fo=1, routed)           0.082     1.764    stimIn_0[0]
    SLICE_X3Y116         FDRE                                         r  _1191_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.864     2.035    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
                         clock pessimism             -0.503     1.531    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.057     1.588    _1191_
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 _1222_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1297_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.686%)  route 0.112ns (44.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y107         FDRE                                         r  _1222_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1222_/Q
                         net (fo=1, routed)           0.112     1.774    stimIn_2[5]
    SLICE_X5Y107         FDRE                                         r  _1297_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X5Y107         FDRE                                         r  _1297_/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.047     1.581    _1297_
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 _1220_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1295_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y107         FDRE                                         r  _1220_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1220_/Q
                         net (fo=1, routed)           0.155     1.817    stimIn_2[3]
    SLICE_X7Y108         FDRE                                         r  _1295_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X7Y108         FDRE                                         r  _1295_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.078     1.615    _1295_
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _1234_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1172_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.591     1.516    _0263_
    SLICE_X2Y118         FDRE                                         r  _1234_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  _1234_/Q
                         net (fo=1, routed)           0.141     1.821    stimIn_4[1]
    SLICE_X2Y117         FDRE                                         r  _1172_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.863     2.034    _0263_
    SLICE_X2Y117         FDRE                                         r  _1172_/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.085     1.616    _1172_
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1290_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y108         FDRE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  _1231_/Q
                         net (fo=1, routed)           0.113     1.763    stimIn_3[6]
    SLICE_X5Y107         FDRE                                         r  _1290_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X5Y107         FDRE                                         r  _1290_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.017     1.554    _1290_
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 _1232_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1291_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.244%)  route 0.108ns (45.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X4Y108         FDRE                                         r  _1232_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  _1232_/Q
                         net (fo=1, routed)           0.108     1.757    stimIn_3[7]
    SLICE_X6Y108         FDRE                                         r  _1291_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X6Y108         FDRE                                         r  _1291_/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.011     1.548    _1291_
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1161_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y120    _1171_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y117    _1172_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y108    _1173_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y108    _1174_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X6Y108    _1175_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y108    _1176_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y113    _1177_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X7Y108    _1178_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y116    _1191_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y120    _1171_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y120    _1171_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _1172_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y117    _1172_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y108    _1173_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y108    _1173_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y108    _1174_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X7Y108    _1174_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X6Y108    _1175_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X6Y108    _1175_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y120    _1171_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y120    _1171_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _1172_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117    _1172_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    _1173_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    _1173_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    _1174_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    _1174_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    _1175_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    _1175_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      486.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             486.956ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.874ns  (logic 1.564ns (13.172%)  route 10.310ns (86.828%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          4.259    17.183    _Address[7]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.139    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.139    
                         arrival time                         -17.183    
  -------------------------------------------------------------------
                         slack                                486.956    

Slack (MET) :             487.293ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.564ns (13.558%)  route 9.972ns (86.442%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.921    16.845    _Address[7]
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.551   504.964    u_cpu.ALU.clk
    RAMB36_X0Y29         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.928    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.138    Memory.0.0.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.138    
                         arrival time                         -16.845    
  -------------------------------------------------------------------
                         slack                                487.293    

Slack (MET) :             487.297ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 1.564ns (13.558%)  route 9.972ns (86.442%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.921    16.845    _Address[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.555   504.967    u_cpu.ALU.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.967    
                         clock uncertainty           -0.035   504.932    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.142    Memory.0.4.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.142    
                         arrival time                         -16.845    
  -------------------------------------------------------------------
                         slack                                487.297    

Slack (MET) :             487.402ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1322_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 3.209ns (26.202%)  route 9.038ns (73.798%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 504.915 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.473     8.238    _0101_[6]
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     8.362 f  _0488_/O
                         net (fo=17, routed)          1.695    10.057    _0014_[3]
    SLICE_X7Y114         LUT6 (Prop_lut6_I5_O)        0.124    10.181 r  _0929_/O
                         net (fo=1, routed)           0.810    10.991    _0348_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.124    11.115 r  _0926_/O
                         net (fo=3, routed)           0.965    12.080    _0117_[4]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.124    12.204 r  _1097_/O
                         net (fo=1, routed)           0.000    12.204    _0137_
    SLICE_X8Y114         MUXF7 (Prop_muxf7_I0_O)      0.209    12.413 r  _1099_/O
                         net (fo=1, routed)           0.685    13.099    _0243_[0]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.844    13.943 r  _1159_/O[2]
                         net (fo=2, routed)           0.953    14.895    _0245_[2]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.302    15.197 r  _1135_/O
                         net (fo=2, routed)           0.493    15.690    u_cpu.ALU.temp_HC
    SLICE_X11Y114        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.600    16.290 r  _1157_/O[2]
                         net (fo=2, routed)           0.964    17.254    _0241_[2]
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.302    17.556 r  _1136_/O
                         net (fo=1, routed)           0.000    17.556    _0207_
    SLICE_X12Y114        FDCE                                         r  _1322_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.503   504.915    u_cpu.ALU.clk
    SLICE_X12Y114        FDCE                                         r  _1322_/C
                         clock pessimism              0.000   504.915    
                         clock uncertainty           -0.035   504.880    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.079   504.959    _1322_
  -------------------------------------------------------------------
                         required time                        504.959    
                         arrival time                         -17.556    
  -------------------------------------------------------------------
                         slack                                487.402    

Slack (MET) :             487.630ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.198ns  (logic 1.564ns (13.967%)  route 9.634ns (86.033%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 504.962 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.583    16.507    _Address[7]
    RAMB36_X0Y28         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.550   504.962    u_cpu.ALU.clk
    RAMB36_X0Y28         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.962    
                         clock uncertainty           -0.035   504.927    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.137    Memory.0.0.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.137    
                         arrival time                         -16.507    
  -------------------------------------------------------------------
                         slack                                487.630    

Slack (MET) :             487.640ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.198ns  (logic 1.564ns (13.967%)  route 9.634ns (86.033%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.972 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.583    16.507    _Address[7]
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.560   504.972    u_cpu.ALU.clk
    RAMB36_X0Y16         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.972    
                         clock uncertainty           -0.035   504.937    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.147    Memory.0.3.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.147    
                         arrival time                         -16.507    
  -------------------------------------------------------------------
                         slack                                487.640    

Slack (MET) :             487.782ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.069ns  (logic 1.338ns (12.088%)  route 9.731ns (87.912%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.388     8.153    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  _0497_/O
                         net (fo=14, routed)          1.400     9.676    _0384_[3]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.800 f  _0608_/O
                         net (fo=1, routed)           0.403    10.203    _0395_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.124    10.327 f  _0607_/O
                         net (fo=1, routed)           0.564    10.892    _0396_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    11.042 r  _0602_/O
                         net (fo=5, routed)           0.967    12.009    _0153_[1]
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.360    12.369 r  _1062_/O
                         net (fo=16, routed)          4.010    16.378    _Address[6]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   504.161    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.161    
                         arrival time                         -16.378    
  -------------------------------------------------------------------
                         slack                                487.782    

Slack (MET) :             487.900ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 1.296ns (11.836%)  route 9.654ns (88.164%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.062     7.827    _0101_[6]
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.124     7.951 r  _0535_/O
                         net (fo=12, routed)          1.840     9.791    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.915 f  _0601_/O
                         net (fo=1, routed)           0.567    10.483    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.633 f  _0600_/O
                         net (fo=1, routed)           0.436    11.069    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    11.395 r  _0595_/O
                         net (fo=5, routed)           1.197    12.593    _0153_[0]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.116    12.709 r  _1061_/O
                         net (fo=16, routed)          3.550    16.259    _Address[5]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.552   504.964    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   504.159    Memory.0.4.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.159    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                487.900    

Slack (MET) :             487.965ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 1.564ns (14.401%)  route 9.296ns (85.599%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.245    16.169    _Address[7]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.547   504.960    u_cpu.ALU.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.960    
                         clock uncertainty           -0.035   504.924    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.134    Memory.0.1.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.134    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                487.965    

Slack (MET) :             487.982ns  (required time - arrival time)
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 1.564ns (14.401%)  route 9.296ns (85.599%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 504.976 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.387     8.152    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.276 r  _0491_/O
                         net (fo=16, routed)          1.064     9.340    _0383_[3]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     9.464 f  _0615_/O
                         net (fo=1, routed)           0.701    10.165    _0397_[2]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.150    10.315 f  _0614_/O
                         net (fo=1, routed)           0.636    10.951    _0398_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.355    11.306 r  _0609_/O
                         net (fo=5, routed)           1.263    12.569    _0153_[2]
    SLICE_X6Y108         LUT3 (Prop_lut3_I1_O)        0.355    12.924 r  _1063_/O
                         net (fo=16, routed)          3.245    16.169    _Address[7]
    RAMB36_X0Y17         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.564   504.976    u_cpu.ALU.clk
    RAMB36_X0Y17         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.976    
                         clock uncertainty           -0.035   504.941    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   504.151    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.151    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                487.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _1276_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1393_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.250%)  route 0.614ns (76.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1276_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1276_/Q
                         net (fo=1, routed)           0.614     2.277    DI_P[2]
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.045     2.322 r  _0545_/O
                         net (fo=14, routed)          0.000     2.322    _0076_[3]
    SLICE_X3Y110         FDCE                                         r  _1393_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.869     2.024    u_cpu.ALU.clk
    SLICE_X3Y110         FDCE                                         r  _1393_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.091     2.150    _1393_
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _1194_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1433_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.373%)  route 0.671ns (82.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X1Y116         FDRE                                         r  _1194_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  _1194_/Q
                         net (fo=2, routed)           0.671     2.330    _0270_[1]
    SLICE_X0Y118         FDCE                                         r  _1433_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.862     2.017    u_cpu.ALU.clk
    SLICE_X0Y118         FDCE                                         r  _1433_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X0Y118         FDCE (Hold_fdce_C_D)         0.070     2.122    _1433_
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.226ns (23.546%)  route 0.734ns (76.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1294_/Q
                         net (fo=1, routed)           0.328     1.978    Mem_Emu_Adr[10]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.098     2.076 r  _1066_/O
                         net (fo=16, routed)          0.406     2.482    _Address[10]
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.877     2.032    u_cpu.ALU.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.035     2.068    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.251    Memory.0.2.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.826%)  route 0.675ns (75.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1293_/Q
                         net (fo=1, routed)           0.290     1.940    Mem_Emu_Adr[9]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.095     2.035 r  _1065_/O
                         net (fo=16, routed)          0.385     2.420    _Address[9]
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.877     2.032    u_cpu.ALU.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.035     2.068    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.121     2.189    Memory.0.2.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _1175_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.upper/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.209ns (18.280%)  route 0.934ns (81.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X6Y108         FDRE                                         r  _1175_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  _1175_/Q
                         net (fo=1, routed)           0.163     1.848    Mem_Emu_Din[4]
    SLICE_X6Y108         LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  _1076_/O
                         net (fo=2, routed)           0.771     2.665    Memory.0.4.DI_A[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.876     2.031    u_cpu.ALU.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.035     2.067    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.363    Memory.0.4.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.226ns (21.204%)  route 0.840ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1294_/Q
                         net (fo=1, routed)           0.328     1.978    Mem_Emu_Adr[10]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.098     2.076 r  _1066_/O
                         net (fo=16, routed)          0.512     2.588    _Address[10]
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.881     2.036    u_cpu.ALU.clk
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.072    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.255    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.223ns (22.206%)  route 0.781ns (77.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1293_/Q
                         net (fo=1, routed)           0.290     1.940    Mem_Emu_Adr[9]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.095     2.035 r  _1065_/O
                         net (fo=16, routed)          0.491     2.526    _Address[9]
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.881     2.036    u_cpu.ALU.clk
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.072    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.121     2.193    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 _1296_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.183ns (18.117%)  route 0.827ns (81.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X5Y107         FDRE                                         r  _1296_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1296_/Q
                         net (fo=1, routed)           0.326     1.988    Mem_Emu_Adr[12]
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.042     2.030 r  _1068_/O
                         net (fo=16, routed)          0.501     2.531    _Address[12]
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.881     2.036    u_cpu.ALU.clk
    RAMB36_X0Y21         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.072    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     2.193    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.226ns (21.204%)  route 0.840ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1294_/Q
                         net (fo=1, routed)           0.328     1.978    Mem_Emu_Adr[10]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.098     2.076 r  _1066_/O
                         net (fo=16, routed)          0.512     2.588    _Address[10]
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.028    u_cpu.ALU.clk
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.064    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.247    Memory.0.2.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.223ns (22.206%)  route 0.781ns (77.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y109         FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  _1293_/Q
                         net (fo=1, routed)           0.290     1.940    Mem_Emu_Adr[9]
    SLICE_X4Y109         LUT3 (Prop_lut3_I0_O)        0.095     2.035 r  _1065_/O
                         net (fo=16, routed)          0.491     2.526    _Address[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.873     2.028    u_cpu.ALU.clk
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.064    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.121     2.185    Memory.0.2.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      489.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             489.356ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1257_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 2.489ns (24.113%)  route 7.833ns (75.887%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 505.004 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.101 f  _1147_/O[3]
                         net (fo=1, routed)           1.018    11.119    _0217_[3]
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.307    11.426 r  _1005_/O
                         net (fo=9, routed)           0.694    12.120    _0304_[0]
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124    12.244 f  _1007_/O
                         net (fo=1, routed)           0.665    12.909    _0362_[2]
    SLICE_X5Y114         LUT3 (Prop_lut3_I2_O)        0.152    13.061 f  _1006_/O
                         net (fo=1, routed)           1.018    14.079    _0416_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.326    14.405 r  _1001_/O
                         net (fo=2, routed)           1.126    15.531    DO[0]
    SLICE_X5Y120         FDRE                                         r  _1257_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.576   505.004    _0263_
    SLICE_X5Y120         FDRE                                         r  _1257_/C
                         clock pessimism              0.000   505.004    
                         clock uncertainty           -0.035   504.968    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)       -0.081   504.887    _1257_
  -------------------------------------------------------------------
                         required time                        504.887    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                489.356    

Slack (MET) :             489.400ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1263_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 2.075ns (20.140%)  route 8.228ns (79.860%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.562     9.688 f  _1147_/O[1]
                         net (fo=3, routed)           0.425    10.114    _0217_[1]
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.306    10.420 r  _1008_/O
                         net (fo=7, routed)           1.751    12.170    _0304_[3]
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.294 f  _1025_/O
                         net (fo=1, routed)           0.674    12.968    _0337_[2]
    SLICE_X4Y113         LUT3 (Prop_lut3_I2_O)        0.152    13.120 f  _1024_/O
                         net (fo=1, routed)           1.119    14.239    _0338_[5]
    SLICE_X10Y112        LUT6 (Prop_lut6_I5_O)        0.326    14.565 r  _1023_/O
                         net (fo=2, routed)           0.947    15.512    DO[6]
    SLICE_X1Y110         FDRE                                         r  _1263_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X1Y110         FDRE                                         r  _1263_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)       -0.067   504.912    _1263_
  -------------------------------------------------------------------
                         required time                        504.912    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                489.400    

Slack (MET) :             489.664ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 2.073ns (20.708%)  route 7.938ns (79.292%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.562     9.688 f  _1147_/O[1]
                         net (fo=3, routed)           0.425    10.114    _0217_[1]
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.306    10.420 r  _1008_/O
                         net (fo=7, routed)           1.918    12.338    _0304_[3]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.462 f  _1016_/O
                         net (fo=1, routed)           0.433    12.895    _0366_[2]
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.150    13.045 f  _1015_/O
                         net (fo=1, routed)           1.040    14.085    _0367_[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.326    14.411 r  _1014_/O
                         net (fo=2, routed)           0.808    15.220    DO[3]
    SLICE_X4Y109         FDRE                                         r  _1260_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X4Y109         FDRE                                         r  _1260_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.093   504.884    _1260_
  -------------------------------------------------------------------
                         required time                        504.884    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                489.664    

Slack (MET) :             489.718ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 2.135ns (21.319%)  route 7.880ns (78.681%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 505.006 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.101 f  _1147_/O[3]
                         net (fo=1, routed)           1.018    11.119    _0217_[3]
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.307    11.426 r  _1005_/O
                         net (fo=9, routed)           1.342    12.768    _0304_[0]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.124    12.892 f  _1010_/O
                         net (fo=1, routed)           0.844    13.736    _0365_[4]
    SLICE_X6Y114         LUT6 (Prop_lut6_I4_O)        0.124    13.860 r  _1009_/O
                         net (fo=2, routed)           1.364    15.224    DO[1]
    SLICE_X2Y120         FDRE                                         r  _1258_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.578   505.006    _0263_
    SLICE_X2Y120         FDRE                                         r  _1258_/C
                         clock pessimism              0.000   505.006    
                         clock uncertainty           -0.035   504.970    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)       -0.028   504.942    _1258_
  -------------------------------------------------------------------
                         required time                        504.942    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                489.718    

Slack (MET) :             489.754ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1264_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 1.845ns (18.531%)  route 8.111ns (81.469%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.562     9.688 f  _1147_/O[1]
                         net (fo=3, routed)           0.425    10.114    _0217_[1]
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.306    10.420 r  _1008_/O
                         net (fo=7, routed)           1.976    12.395    _0304_[3]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.519 f  _1028_/O
                         net (fo=1, routed)           0.469    12.989    _0343_[2]
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.124    13.113 f  _1027_/O
                         net (fo=1, routed)           1.206    14.318    _0361_[5]
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.124    14.442 r  _1026_/O
                         net (fo=2, routed)           0.723    15.165    DO[7]
    SLICE_X5Y109         FDRE                                         r  _1264_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X5Y109         FDRE                                         r  _1264_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.058   504.919    _1264_
  -------------------------------------------------------------------
                         required time                        504.919    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                489.754    

Slack (MET) :             489.917ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 1.845ns (18.845%)  route 7.945ns (81.155%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.562     9.688 f  _1147_/O[1]
                         net (fo=3, routed)           0.425    10.114    _0217_[1]
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.306    10.420 r  _1008_/O
                         net (fo=7, routed)           2.143    12.562    _0304_[3]
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.686 f  _1013_/O
                         net (fo=1, routed)           0.444    13.130    _0334_[2]
    SLICE_X4Y113         LUT3 (Prop_lut3_I2_O)        0.124    13.254 f  _1012_/O
                         net (fo=1, routed)           0.912    14.166    _0335_[5]
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.124    14.290 r  _1011_/O
                         net (fo=2, routed)           0.710    15.000    DO[2]
    SLICE_X4Y110         FDRE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X4Y110         FDRE                                         r  _1259_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)       -0.061   504.916    _1259_
  -------------------------------------------------------------------
                         required time                        504.916    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                489.917    

Slack (MET) :             490.049ns  (required time - arrival time)
  Source:                 _1305_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 2.135ns (22.105%)  route 7.523ns (77.895%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.617     5.209    u_cpu.ALU.clk
    SLICE_X11Y121        FDCE                                         r  _1305_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDCE (Prop_fdce_C_Q)         0.456     5.665 f  _1305_/Q
                         net (fo=76, routed)          2.504     8.169    _0112_[6]
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.149     8.318 r  _1142_/O
                         net (fo=2, routed)           0.808     9.126    _0216_[1]
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975    10.101 r  _1147_/O[3]
                         net (fo=1, routed)           1.018    11.119    _0217_[3]
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.307    11.426 f  _1005_/O
                         net (fo=9, routed)           0.973    12.399    _0304_[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    12.523 r  _1002_/O
                         net (fo=8, routed)           1.510    14.033    _0307_[4]
    SLICE_X8Y111         LUT6 (Prop_lut6_I4_O)        0.124    14.157 r  _1020_/O
                         net (fo=2, routed)           0.710    14.868    DO[5]
    SLICE_X5Y109         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X5Y109         FDRE                                         r  _1262_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.061   504.916    _1262_
  -------------------------------------------------------------------
                         required time                        504.916    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                490.049    

Slack (MET) :             490.410ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1254_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 4.021ns (43.423%)  route 5.239ns (56.577%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 505.015 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.689     5.281    u_cpu.ALU.clk
    RAMB36_X0Y18         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.153 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.218    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.643 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.664    10.308    DI_M[5]
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    10.432 r  _0535_/O
                         net (fo=12, routed)          1.840    12.272    _0322_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.396 f  _0601_/O
                         net (fo=1, routed)           0.567    12.963    _0393_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.150    13.113 f  _0600_/O
                         net (fo=1, routed)           0.436    13.550    _0394_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.326    13.876 r  _0595_/O
                         net (fo=5, routed)           0.666    14.541    _0153_[0]
    SLICE_X2Y109         FDRE                                         r  _1254_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.587   505.015    _0263_
    SLICE_X2Y109         FDRE                                         r  _1254_/C
                         clock pessimism              0.000   505.015    
                         clock uncertainty           -0.035   504.979    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)       -0.028   504.951    _1254_
  -------------------------------------------------------------------
                         required time                        504.951    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                490.410    

Slack (MET) :             490.572ns  (required time - arrival time)
  Source:                 _1301_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 1.244ns (13.643%)  route 7.874ns (86.357%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.614     5.206    u_cpu.ALU.clk
    SLICE_X10Y122        FDCE                                         r  _1301_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.518     5.724 r  _1301_/Q
                         net (fo=87, routed)          3.789     9.513    _0109_[0]
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.152     9.665 r  _0629_/O
                         net (fo=11, routed)          0.868    10.533    _0265_[2]
    SLICE_X6Y120         LUT5 (Prop_lut5_I0_O)        0.326    10.859 f  _1003_/O
                         net (fo=9, routed)           1.529    12.388    _0304_[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.512 f  _1018_/O
                         net (fo=1, routed)           0.851    13.363    _0409_[4]
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.124    13.487 r  _1017_/O
                         net (fo=2, routed)           0.837    14.324    DO[4]
    SLICE_X5Y109         FDRE                                         r  _1261_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X5Y109         FDRE                                         r  _1261_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.081   504.896    _1261_
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                490.572    

Slack (MET) :             490.649ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1253_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 3.669ns (40.775%)  route 5.329ns (59.225%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 505.013 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.671     5.263    u_cpu.ALU.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           2.104    10.729    DI_M[4]
    SLICE_X2Y110         LUT5 (Prop_lut5_I0_O)        0.124    10.853 r  _0503_/O
                         net (fo=12, routed)          1.222    12.075    _0385_[2]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.199 f  _0516_/O
                         net (fo=1, routed)           0.706    12.905    _0388_[1]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.124    13.029 r  _0511_/O
                         net (fo=4, routed)           1.232    14.261    _0392_[4]
    SLICE_X5Y109         FDRE                                         r  _1253_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1469_/O
                         net (fo=1, routed)           1.920   503.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1161_/O
                         net (fo=117, routed)         1.585   505.013    _0263_
    SLICE_X5Y109         FDRE                                         r  _1253_/C
                         clock pessimism              0.000   505.013    
                         clock uncertainty           -0.035   504.977    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.067   504.910    _1253_
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                490.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _1164_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1242_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.257ns (33.265%)  route 0.516ns (66.735%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.593     1.503    u_cpu.ALU.clk
    SLICE_X4Y115         FDCE                                         r  _1164_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  _1164_/Q
                         net (fo=4, routed)           0.239     1.883    _0043_[3]
    SLICE_X4Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  _0625_/O
                         net (fo=1, routed)           0.000     1.928    _0044_
    SLICE_X4Y115         MUXF7 (Prop_muxf7_I0_O)      0.071     1.999 r  _0626_/O
                         net (fo=4, routed)           0.276     2.275    _0392_[0]
    SLICE_X2Y120         FDRE                                         r  _1242_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.031    _0263_
    SLICE_X2Y120         FDRE                                         r  _1242_/C
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.035     2.066    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)        -0.004     2.062    _1242_
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _1358_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1249_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.385%)  route 0.726ns (79.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.567     1.477    u_cpu.ALU.clk
    SLICE_X9Y111         FDCE                                         r  _1358_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  _1358_/Q
                         net (fo=2, routed)           0.417     2.034    _0379_[0]
    SLICE_X7Y111         LUT3 (Prop_lut3_I0_O)        0.045     2.079 r  _0475_/O
                         net (fo=4, routed)           0.309     2.389    AB[0]
    SLICE_X4Y116         FDRE                                         r  _1249_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.032    _0263_
    SLICE_X4Y116         FDRE                                         r  _1249_/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.035     2.067    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.070     2.137    _1249_
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _1320_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1247_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.872%)  route 0.705ns (77.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.594     1.504    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1320_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  _1320_/Q
                         net (fo=4, routed)           0.216     1.883    _0337_[0]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  _0496_/O
                         net (fo=4, routed)           0.489     2.417    AB[14]
    SLICE_X1Y109         FDRE                                         r  _1247_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X1Y109         FDRE                                         r  _1247_/C
                         clock pessimism              0.000     2.041    
                         clock uncertainty            0.035     2.076    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.066     2.142    _1247_
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 _1372_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1263_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.108%)  route 0.727ns (75.892%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.566     1.476    u_cpu.ALU.clk
    SLICE_X9Y112         FDCE                                         r  _1372_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  _1372_/Q
                         net (fo=1, routed)           0.156     1.773    u_cpu.AXYS[0][6]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  _0604_/O
                         net (fo=2, routed)           0.157     1.975    _0326_[0]
    SLICE_X10Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.020 r  _1023_/O
                         net (fo=2, routed)           0.414     2.434    DO[6]
    SLICE_X1Y110         FDRE                                         r  _1263_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.869     2.040    _0263_
    SLICE_X1Y110         FDRE                                         r  _1263_/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.035     2.075    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.070     2.145    _1263_
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 _1405_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1265_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.271ns (30.253%)  route 0.625ns (69.747%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.563     1.473    u_cpu.ALU.clk
    SLICE_X10Y117        FDCE                                         r  _1405_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.164     1.637 r  _1405_/Q
                         net (fo=3, routed)           0.303     1.939    u_cpu.store
    SLICE_X9Y117         LUT6 (Prop_lut6_I0_O)        0.045     1.984 r  _1029_/O
                         net (fo=1, routed)           0.000     1.984    _0133_
    SLICE_X9Y117         MUXF7 (Prop_muxf7_I0_O)      0.062     2.046 r  _1031_/O
                         net (fo=2, routed)           0.322     2.368    WE
    SLICE_X5Y120         FDRE                                         r  _1265_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.856     2.028    _0263_
    SLICE_X5Y120         FDRE                                         r  _1265_/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.035     2.063    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.007     2.070    _1265_
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 _1355_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.058%)  route 0.721ns (73.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.567     1.477    u_cpu.ALU.clk
    SLICE_X10Y111        FDCE                                         r  _1355_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.164     1.641 r  _1355_/Q
                         net (fo=1, routed)           0.285     1.926    _0306_[1]
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  _0599_/O
                         net (fo=2, routed)           0.121     2.092    _0307_[2]
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.045     2.137 r  _1020_/O
                         net (fo=2, routed)           0.314     2.451    DO[5]
    SLICE_X5Y109         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X5Y109         FDRE                                         r  _1262_/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.070     2.143    _1262_
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1373_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1264_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.292ns (29.821%)  route 0.687ns (70.179%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.566     1.476    u_cpu.ALU.clk
    SLICE_X9Y112         FDCE                                         r  _1373_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  _1373_/Q
                         net (fo=1, routed)           0.219     1.836    u_cpu.AXYS[0][7]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.044     1.880 r  _0611_/O
                         net (fo=2, routed)           0.155     2.034    _0344_[0]
    SLICE_X9Y112         LUT6 (Prop_lut6_I0_O)        0.107     2.141 r  _1026_/O
                         net (fo=2, routed)           0.313     2.455    DO[7]
    SLICE_X5Y109         FDRE                                         r  _1264_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X5Y109         FDRE                                         r  _1264_/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.072     2.145    _1264_
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 _1321_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1248_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.209ns (21.119%)  route 0.781ns (78.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.594     1.504    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1321_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  _1321_/Q
                         net (fo=4, routed)           0.374     2.041    _0343_[0]
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  _0489_/O
                         net (fo=4, routed)           0.407     2.493    AB[15]
    SLICE_X2Y109         FDRE                                         r  _1248_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X2Y109         FDRE                                         r  _1248_/C
                         clock pessimism              0.000     2.041    
                         clock uncertainty            0.035     2.076    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.063     2.139    _1248_
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 _1359_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1250_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.534%)  route 0.818ns (81.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.567     1.477    u_cpu.ALU.clk
    SLICE_X9Y111         FDCE                                         r  _1359_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  _1359_/Q
                         net (fo=2, routed)           0.416     2.033    _0275_[3]
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.045     2.078 r  _0447_/O
                         net (fo=4, routed)           0.402     2.480    AB[1]
    SLICE_X2Y120         FDRE                                         r  _1250_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.031    _0263_
    SLICE_X2Y120         FDRE                                         r  _1250_/C
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.035     2.066    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.052     2.118    _1250_
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 _1352_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.322ns (31.204%)  route 0.710ns (68.796%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.567     1.477    u_cpu.ALU.clk
    SLICE_X10Y111        FDCE                                         r  _1352_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.164     1.641 r  _1352_/Q
                         net (fo=1, routed)           0.275     1.916    u_cpu.AXYS[2][2]
    SLICE_X10Y111        LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  _0592_/O
                         net (fo=2, routed)           0.126     2.087    _0335_[2]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.113     2.200 r  _1011_/O
                         net (fo=2, routed)           0.309     2.508    DO[2]
    SLICE_X4Y110         FDRE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.037    _0263_
    SLICE_X4Y110         FDRE                                         r  _1259_/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.070     2.142    _1259_
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      494.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             494.736ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1304_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.456ns (10.118%)  route 4.051ns (89.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 504.906 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         4.051     9.816    _0273_[0]
    SLICE_X12Y122        FDCE                                         f  _1304_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.494   504.906    u_cpu.ALU.clk
    SLICE_X12Y122        FDCE                                         r  _1304_/C
                         clock pessimism              0.000   504.906    
                         clock uncertainty           -0.035   504.871    
    SLICE_X12Y122        FDCE (Recov_fdce_C_CLR)     -0.319   504.552    _1304_
  -------------------------------------------------------------------
                         required time                        504.552    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                494.736    

Slack (MET) :             494.879ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1300_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.456ns (10.447%)  route 3.909ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 504.908 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.909     9.674    _0273_[0]
    SLICE_X12Y121        FDCE                                         f  _1300_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.496   504.908    u_cpu.ALU.clk
    SLICE_X12Y121        FDCE                                         r  _1300_/C
                         clock pessimism              0.000   504.908    
                         clock uncertainty           -0.035   504.873    
    SLICE_X12Y121        FDCE (Recov_fdce_C_CLR)     -0.319   504.554    _1300_
  -------------------------------------------------------------------
                         required time                        504.554    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                494.879    

Slack (MET) :             495.103ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1342_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.456ns (11.220%)  route 3.608ns (88.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 504.917 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.608     9.373    _0273_[0]
    SLICE_X13Y111        FDCE                                         f  _1342_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.505   504.917    u_cpu.ALU.clk
    SLICE_X13Y111        FDCE                                         r  _1342_/C
                         clock pessimism              0.000   504.917    
                         clock uncertainty           -0.035   504.882    
    SLICE_X13Y111        FDCE (Recov_fdce_C_CLR)     -0.405   504.477    _1342_
  -------------------------------------------------------------------
                         required time                        504.477    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                495.103    

Slack (MET) :             495.147ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1354_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.456ns (11.220%)  route 3.608ns (88.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 504.917 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.608     9.373    _0273_[0]
    SLICE_X12Y111        FDCE                                         f  _1354_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.505   504.917    u_cpu.ALU.clk
    SLICE_X12Y111        FDCE                                         r  _1354_/C
                         clock pessimism              0.000   504.917    
                         clock uncertainty           -0.035   504.882    
    SLICE_X12Y111        FDCE (Recov_fdce_C_CLR)     -0.361   504.521    _1354_
  -------------------------------------------------------------------
                         required time                        504.521    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                495.147    

Slack (MET) :             495.189ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1350_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.456ns (11.220%)  route 3.608ns (88.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 504.917 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.608     9.373    _0273_[0]
    SLICE_X12Y111        FDCE                                         f  _1350_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.505   504.917    u_cpu.ALU.clk
    SLICE_X12Y111        FDCE                                         r  _1350_/C
                         clock pessimism              0.000   504.917    
                         clock uncertainty           -0.035   504.882    
    SLICE_X12Y111        FDCE (Recov_fdce_C_CLR)     -0.319   504.563    _1350_
  -------------------------------------------------------------------
                         required time                        504.563    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                495.189    

Slack (MET) :             495.189ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1351_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.456ns (11.220%)  route 3.608ns (88.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 504.917 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.608     9.373    _0273_[0]
    SLICE_X12Y111        FDCE                                         f  _1351_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.505   504.917    u_cpu.ALU.clk
    SLICE_X12Y111        FDCE                                         r  _1351_/C
                         clock pessimism              0.000   504.917    
                         clock uncertainty           -0.035   504.882    
    SLICE_X12Y111        FDCE (Recov_fdce_C_CLR)     -0.319   504.563    _1351_
  -------------------------------------------------------------------
                         required time                        504.563    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                495.189    

Slack (MET) :             495.189ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1353_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.456ns (11.220%)  route 3.608ns (88.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 504.917 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.608     9.373    _0273_[0]
    SLICE_X12Y111        FDCE                                         f  _1353_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.505   504.917    u_cpu.ALU.clk
    SLICE_X12Y111        FDCE                                         r  _1353_/C
                         clock pessimism              0.000   504.917    
                         clock uncertainty           -0.035   504.882    
    SLICE_X12Y111        FDCE (Recov_fdce_C_CLR)     -0.319   504.563    _1353_
  -------------------------------------------------------------------
                         required time                        504.563    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                495.189    

Slack (MET) :             495.224ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1404_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.586%)  route 3.480ns (88.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 504.909 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.480     9.245    _0273_[0]
    SLICE_X13Y119        FDCE                                         f  _1404_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.497   504.909    u_cpu.ALU.clk
    SLICE_X13Y119        FDCE                                         r  _1404_/C
                         clock pessimism              0.000   504.909    
                         clock uncertainty           -0.035   504.874    
    SLICE_X13Y119        FDCE (Recov_fdce_C_CLR)     -0.405   504.469    _1404_
  -------------------------------------------------------------------
                         required time                        504.469    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                495.224    

Slack (MET) :             495.243ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1345_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.456ns (11.623%)  route 3.467ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 504.916 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.467     9.232    _0273_[0]
    SLICE_X13Y112        FDCE                                         f  _1345_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.504   504.916    u_cpu.ALU.clk
    SLICE_X13Y112        FDCE                                         r  _1345_/C
                         clock pessimism              0.000   504.916    
                         clock uncertainty           -0.035   504.881    
    SLICE_X13Y112        FDCE (Recov_fdce_C_CLR)     -0.405   504.476    _1345_
  -------------------------------------------------------------------
                         required time                        504.476    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                495.243    

Slack (MET) :             495.292ns  (required time - arrival time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1402_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.456ns (11.782%)  route 3.414ns (88.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 504.912 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _1191_/Q
                         net (fo=136, routed)         3.414     9.179    _0273_[0]
    SLICE_X11Y119        FDCE                                         f  _1402_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1468_/O
                         net (fo=1, routed)           1.920   503.321    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1162_/O
                         net (fo=170, routed)         1.500   504.912    u_cpu.ALU.clk
    SLICE_X11Y119        FDCE                                         r  _1402_/C
                         clock pessimism              0.000   504.912    
                         clock uncertainty           -0.035   504.877    
    SLICE_X11Y119        FDCE (Recov_fdce_C_CLR)     -0.405   504.472    _1402_
  -------------------------------------------------------------------
                         required time                        504.472    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                495.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1432_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.783%)  route 0.652ns (82.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.652     2.311    _0273_[0]
    SLICE_X1Y118         FDCE                                         f  _1432_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.862     2.017    u_cpu.ALU.clk
    SLICE_X1Y118         FDCE                                         r  _1432_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X1Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    _1432_
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1433_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.656     2.315    _0273_[0]
    SLICE_X0Y118         FDCE                                         f  _1433_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.862     2.017    u_cpu.ALU.clk
    SLICE_X0Y118         FDCE                                         r  _1433_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X0Y118         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    _1433_
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1391_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.067%)  route 0.685ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.685     2.344    _0273_[0]
    SLICE_X2Y119         FDCE                                         f  _1391_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.860     2.016    u_cpu.ALU.clk
    SLICE_X2Y119         FDCE                                         r  _1391_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X2Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.984    _1391_
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1381_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.067%)  route 0.685ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.685     2.344    _0273_[0]
    SLICE_X3Y119         FDCE                                         f  _1381_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.860     2.016    u_cpu.ALU.clk
    SLICE_X3Y119         FDCE                                         r  _1381_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    _1381_
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1318_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.053%)  route 0.862ns (85.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.862     2.522    _0273_[0]
    SLICE_X2Y115         FDCE                                         f  _1318_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.865     2.020    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1318_/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.988    _1318_
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1319_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.053%)  route 0.862ns (85.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.862     2.522    _0273_[0]
    SLICE_X2Y115         FDCE                                         f  _1319_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.865     2.020    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1319_/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.988    _1319_
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1320_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.053%)  route 0.862ns (85.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.862     2.522    _0273_[0]
    SLICE_X2Y115         FDCE                                         f  _1320_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.865     2.020    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1320_/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.988    _1320_
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1321_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.053%)  route 0.862ns (85.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.862     2.522    _0273_[0]
    SLICE_X2Y115         FDCE                                         f  _1321_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.865     2.020    u_cpu.ALU.clk
    SLICE_X2Y115         FDCE                                         r  _1321_/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.035     2.055    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.988    _1321_
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1378_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.739%)  route 0.885ns (86.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.885     2.544    _0273_[0]
    SLICE_X6Y117         FDCE                                         f  _1378_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.859     2.015    u_cpu.ALU.clk
    SLICE_X6Y117         FDCE                                         r  _1378_/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.050    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.983    _1378_
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1380_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.003%)  route 0.866ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.593     1.518    _0263_
    SLICE_X3Y116         FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  _1191_/Q
                         net (fo=136, routed)         0.866     2.525    _0273_[0]
    SLICE_X5Y116         FDCE                                         f  _1380_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1468_/O
                         net (fo=1, routed)           0.699     1.126    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1162_/O
                         net (fo=170, routed)         0.860     2.016    u_cpu.ALU.clk
    SLICE_X5Y116         FDCE                                         r  _1380_/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.035     2.051    
    SLICE_X5Y116         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    _1380_
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.566    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.186ns  (logic 8.350ns (45.915%)  route 9.836ns (54.085%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.672     5.265    u_cpu.ALU.clk
    RAMB36_X0Y28         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.137 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.202    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.627 f  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           2.052    10.679    DI_M[0]
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.124    10.803 f  _0488_/O
                         net (fo=17, routed)          1.070    11.873    _0014_[3]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.997 r  _0483_/O
                         net (fo=1, routed)           0.000    11.997    _0019_
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I1_O)      0.217    12.214 r  _0484_/O
                         net (fo=1, routed)           0.000    12.214    _0016_
    SLICE_X5Y112         MUXF8 (Prop_muxf8_I1_O)      0.094    12.308 r  _0485_/O
                         net (fo=1, routed)           0.708    13.016    _0379_[1]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.316    13.332 f  _0475_/O
                         net (fo=4, routed)           0.828    14.160    AB[0]
    SLICE_X5Y110         LUT3 (Prop_lut3_I0_O)        0.124    14.284 f  _0707_/O
                         net (fo=2, routed)           0.678    14.962    _0153_[3]
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.124    15.086 r  _1133_/O
                         net (fo=1, routed)           0.000    15.086    _0154_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    15.298 r  _1134_/O
                         net (fo=1, routed)           4.435    19.733    _0208_
    D2                   OBUF (Prop_obuf_I_O)         3.718    23.451 r  _1466_/O
                         net (fo=0)                   0.000    23.451    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1190_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.523ns  (logic 3.986ns (72.160%)  route 1.538ns (27.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1468_/O
                         net (fo=1, routed)           2.025     3.496    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1162_/O
                         net (fo=170, routed)         1.717     5.309    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1190_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1190_/Q
                         net (fo=2, routed)           1.538     7.303    _0210_[9]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.833 r  _1467_/O
                         net (fo=0)                   0.000    10.833    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1190_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.372ns (82.414%)  route 0.293ns (17.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1190_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1190_/Q
                         net (fo=2, routed)           0.293     1.945    _0210_[9]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.176 r  _1467_/O
                         net (fo=0)                   0.000     3.176    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1180_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.533ns (45.633%)  route 1.826ns (54.367%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1468_/O
                         net (fo=1, routed)           0.644     0.884    _0247_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1162_/O
                         net (fo=170, routed)         0.595     1.505    u_cpu.ALU.clk
    SLICE_X5Y110         FDRE                                         r  _1180_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  _1180_/Q
                         net (fo=9, routed)           0.160     1.805    _0153_[6]
    SLICE_X5Y110         MUXF7 (Prop_muxf7_S_O)       0.085     1.890 r  _1134_/O
                         net (fo=1, routed)           1.667     3.557    _0208_
    D2                   OBUF (Prop_obuf_I_O)         1.307     4.864 r  _1466_/O
                         net (fo=0)                   0.000     4.864    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.732ns  (logic 5.006ns (31.821%)  route 10.726ns (68.179%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.701     5.309    _0263_
    SLICE_X3Y116         FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1192_/Q
                         net (fo=88, routed)          2.388     8.153    _0101_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  _0497_/O
                         net (fo=14, routed)          1.128     9.405    _0384_[3]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.124     9.529 r  _0496_/O
                         net (fo=4, routed)           1.801    11.330    AB[14]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.124    11.454 r  _0709_/O
                         net (fo=1, routed)           0.674    12.128    _0392_[5]
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.252 r  _0708_/O
                         net (fo=2, routed)           0.300    12.553    _0153_[5]
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.677 r  _1133_/O
                         net (fo=1, routed)           0.000    12.677    _0154_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    12.889 r  _1134_/O
                         net (fo=1, routed)           4.435    17.323    _0208_
    D2                   OBUF (Prop_obuf_I_O)         3.718    21.041 r  _1466_/O
                         net (fo=0)                   0.000    21.041    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 3.995ns (63.412%)  route 2.305ns (36.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.707     5.315    _0263_
    SLICE_X0Y109         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _1198_/Q
                         net (fo=2, routed)           2.305     8.076    _0262_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.615 r  _1461_/O
                         net (fo=0)                   0.000    11.615    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1197_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.994ns (64.983%)  route 2.152ns (35.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.706     5.314    _0263_
    SLICE_X1Y111         FDRE                                         r  _1197_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  _1197_/Q
                         net (fo=2, routed)           2.152     7.922    _0262_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.461 r  _1460_/O
                         net (fo=0)                   0.000    11.461    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1195_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 3.990ns (67.179%)  route 1.950ns (32.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.696     5.304    _0263_
    SLICE_X3Y120         FDRE                                         r  _1195_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _1195_/Q
                         net (fo=2, routed)           1.950     7.710    _0262_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    11.244 r  _1458_/O
                         net (fo=0)                   0.000    11.244    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1196_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.002ns (67.752%)  route 1.905ns (32.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.696     5.304    _0263_
    SLICE_X1Y120         FDRE                                         r  _1196_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  _1196_/Q
                         net (fo=2, routed)           1.905     7.665    _0262_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.211 r  _1459_/O
                         net (fo=0)                   0.000    11.211    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.991ns (67.854%)  route 1.891ns (32.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.707     5.315    _0263_
    SLICE_X0Y109         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  _1201_/Q
                         net (fo=2, routed)           1.891     7.662    _0262_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.197 r  _1464_/O
                         net (fo=0)                   0.000    11.197    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1202_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.988ns (67.820%)  route 1.892ns (32.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.708     5.316    _0263_
    SLICE_X3Y108         FDRE                                         r  _1202_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  _1202_/Q
                         net (fo=2, routed)           1.892     7.665    _0262_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.197 r  _1465_/O
                         net (fo=0)                   0.000    11.197    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.992ns (67.968%)  route 1.881ns (32.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.708     5.316    _0263_
    SLICE_X0Y108         FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  _1199_/Q
                         net (fo=2, routed)           1.881     7.653    _0262_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.189 r  _1462_/O
                         net (fo=0)                   0.000    11.189    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 3.992ns (69.806%)  route 1.727ns (30.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1469_/O
                         net (fo=1, routed)           2.025     3.512    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1161_/O
                         net (fo=117, routed)         1.708     5.316    _0263_
    SLICE_X0Y108         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  _1200_/Q
                         net (fo=2, routed)           1.727     7.499    _0262_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.034 r  _1463_/O
                         net (fo=0)                   0.000    11.034    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.377ns (78.801%)  route 0.371ns (21.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X0Y108         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1200_/Q
                         net (fo=2, routed)           0.371     2.034    _0262_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.270 r  _1463_/O
                         net (fo=0)                   0.000     3.270    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1202_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.374ns (76.487%)  route 0.422ns (23.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X3Y108         FDRE                                         r  _1202_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1202_/Q
                         net (fo=2, routed)           0.422     2.086    _0262_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.319 r  _1465_/O
                         net (fo=0)                   0.000     3.319    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.377ns (76.583%)  route 0.421ns (23.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X0Y108         FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1199_/Q
                         net (fo=2, routed)           0.421     2.084    _0262_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.321 r  _1462_/O
                         net (fo=0)                   0.000     3.321    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.377ns (75.875%)  route 0.438ns (24.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X0Y109         FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1201_/Q
                         net (fo=2, routed)           0.438     2.101    _0262_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.337 r  _1464_/O
                         net (fo=0)                   0.000     3.337    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1196_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.388ns (75.810%)  route 0.443ns (24.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.589     1.514    _0263_
    SLICE_X1Y120         FDRE                                         r  _1196_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _1196_/Q
                         net (fo=2, routed)           0.443     2.098    _0262_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.345 r  _1459_/O
                         net (fo=0)                   0.000     3.345    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1195_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.376ns (74.200%)  route 0.479ns (25.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.589     1.514    _0263_
    SLICE_X3Y120         FDRE                                         r  _1195_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _1195_/Q
                         net (fo=2, routed)           0.479     2.134    _0262_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.369 r  _1458_/O
                         net (fo=0)                   0.000     3.369    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1197_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.380ns (70.721%)  route 0.571ns (29.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.596     1.521    _0263_
    SLICE_X1Y111         FDRE                                         r  _1197_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  _1197_/Q
                         net (fo=2, routed)           0.571     2.234    _0262_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.473 r  _1460_/O
                         net (fo=0)                   0.000     3.473    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.381ns (68.666%)  route 0.630ns (31.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X0Y109         FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1198_/Q
                         net (fo=2, routed)           0.630     2.293    _0262_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.533 r  _1461_/O
                         net (fo=0)                   0.000     3.533    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1278_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.676ns  (logic 1.735ns (37.106%)  route 2.941ns (62.894%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1469_/O
                         net (fo=1, routed)           0.644     0.899    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1161_/O
                         net (fo=117, routed)         0.597     1.522    _0263_
    SLICE_X1Y108         FDRE                                         r  _1278_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1278_/Q
                         net (fo=1, routed)           0.388     2.051    DI_P[4]
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.045     2.096 r  _0503_/O
                         net (fo=12, routed)          0.210     2.306    _0385_[2]
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.045     2.351 r  _0502_/O
                         net (fo=4, routed)           0.334     2.685    AB[12]
    SLICE_X4Y110         LUT4 (Prop_lut4_I2_O)        0.045     2.730 r  _0709_/O
                         net (fo=1, routed)           0.230     2.960    _0392_[5]
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.045     3.005 r  _0708_/O
                         net (fo=2, routed)           0.112     3.117    _0153_[5]
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.045     3.162 r  _1133_/O
                         net (fo=1, routed)           0.000     3.162    _0154_
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.062     3.224 r  _1134_/O
                         net (fo=1, routed)           1.667     4.891    _0208_
    D2                   OBUF (Prop_obuf_I_O)         1.307     6.198 r  _1466_/O
                         net (fo=0)                   0.000     6.198    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1209_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.151ns  (logic 1.881ns (18.529%)  route 8.270ns (81.471%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.841    10.151    _0159_
    SLICE_X3Y117         FDRE                                         r  _1209_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.581     5.009    _0263_
    SLICE_X3Y117         FDRE                                         r  _1209_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1211_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1211_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1211_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1212_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1212_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1212_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1213_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1213_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1213_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1214_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1214_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1214_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1215_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1215_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1215_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1216_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.900ns  (logic 1.881ns (18.997%)  route 8.020ns (81.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.591     9.900    _0159_
    SLICE_X2Y108         FDRE                                         r  _1216_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.588     5.016    _0263_
    SLICE_X2Y108         FDRE                                         r  _1216_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1210_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.870ns  (logic 1.881ns (19.056%)  route 7.989ns (80.944%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I2_O)        0.152     9.310 r  _0679_/O
                         net (fo=8, routed)           0.560     9.870    _0159_
    SLICE_X3Y115         FDRE                                         r  _1210_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.583     5.011    _0263_
    SLICE_X3Y115         FDRE                                         r  _1210_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1225_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 1.853ns (18.996%)  route 7.901ns (81.004%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  _0675_/O
                         net (fo=8, routed)           0.472     9.754    _0157_
    SLICE_X4Y108         FDRE                                         r  _1225_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.586     5.014    _0263_
    SLICE_X4Y108         FDRE                                         r  _1225_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1226_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 1.853ns (18.996%)  route 7.901ns (81.004%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1470_/O
                         net (fo=2, routed)           4.171     5.652    _0316_[0]
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  _0577_/O
                         net (fo=2, routed)           1.191     6.966    _0317_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.090 r  _0576_/O
                         net (fo=12, routed)          2.068     9.158    _0318_[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  _0675_/O
                         net (fo=8, routed)           0.472     9.754    _0157_
    SLICE_X4Y108         FDRE                                         r  _1226_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1469_/O
                         net (fo=1, routed)           1.920     3.337    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1161_/O
                         net (fo=117, routed)         1.586     5.014    _0263_
    SLICE_X4Y108         FDRE                                         r  _1226_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Addr[2]
                            (input port)
  Destination:            _1196_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.324ns (30.866%)  route 0.725ns (69.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  Addr[2] (IN)
                         net (fo=0)                   0.000     0.000    Addr[2]
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  _1444_/O
                         net (fo=10, routed)          0.725     1.004    _0317_[0]
    SLICE_X1Y120         LUT6 (Prop_lut6_I5_O)        0.045     1.049 r  _1436_/O
                         net (fo=1, routed)           0.000     1.049    _0251_
    SLICE_X1Y120         FDRE                                         r  _1196_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.031    _0263_
    SLICE_X1Y120         FDRE                                         r  _1196_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _1214_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.267ns (24.727%)  route 0.813ns (75.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1455_/O
                         net (fo=5, routed)           0.813     1.080    _0261_[5]
    SLICE_X2Y108         FDRE                                         r  _1214_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X2Y108         FDRE                                         r  _1214_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _1222_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.267ns (23.824%)  route 0.854ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1455_/O
                         net (fo=5, routed)           0.854     1.121    _0261_[5]
    SLICE_X4Y107         FDRE                                         r  _1222_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X4Y107         FDRE                                         r  _1222_/C

Slack:                    inf
  Source:                 Data_In[1]
                            (input port)
  Destination:            _1218_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.283ns (24.953%)  route 0.851ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Data_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1451_/O
                         net (fo=5, routed)           0.851     1.134    _0261_[1]
    SLICE_X3Y107         FDRE                                         r  _1218_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X3Y107         FDRE                                         r  _1218_/C

Slack:                    inf
  Source:                 Addr[2]
                            (input port)
  Destination:            _1197_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.324ns (28.457%)  route 0.814ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  Addr[2] (IN)
                         net (fo=0)                   0.000     0.000    Addr[2]
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  _1444_/O
                         net (fo=10, routed)          0.814     1.093    _0317_[0]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.138 r  _1437_/O
                         net (fo=1, routed)           0.000     1.138    _0252_
    SLICE_X1Y111         FDRE                                         r  _1197_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.869     2.040    _0263_
    SLICE_X1Y111         FDRE                                         r  _1197_/C

Slack:                    inf
  Source:                 Addr[2]
                            (input port)
  Destination:            _1195_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.324ns (28.431%)  route 0.815ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  Addr[2] (IN)
                         net (fo=0)                   0.000     0.000    Addr[2]
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  _1444_/O
                         net (fo=10, routed)          0.815     1.094    _0317_[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  _1441_/O
                         net (fo=1, routed)           0.000     1.139    _0256_
    SLICE_X3Y120         FDRE                                         r  _1195_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.860     2.031    _0263_
    SLICE_X3Y120         FDRE                                         r  _1195_/C

Slack:                    inf
  Source:                 Data_In[4]
                            (input port)
  Destination:            _1213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.265ns (22.886%)  route 0.894ns (77.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Data_In[4] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1454_/O
                         net (fo=5, routed)           0.894     1.159    _0261_[4]
    SLICE_X2Y108         FDRE                                         r  _1213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X2Y108         FDRE                                         r  _1213_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _1238_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.267ns (22.598%)  route 0.914ns (77.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1455_/O
                         net (fo=5, routed)           0.914     1.181    _0261_[5]
    SLICE_X5Y108         FDRE                                         r  _1238_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X5Y108         FDRE                                         r  _1238_/C

Slack:                    inf
  Source:                 Data_In[7]
                            (input port)
  Destination:            _1216_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.266ns (22.439%)  route 0.920ns (77.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Data_In[7] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1457_/O
                         net (fo=4, routed)           0.920     1.187    _0261_[7]
    SLICE_X2Y108         FDRE                                         r  _1216_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.870     2.041    _0263_
    SLICE_X2Y108         FDRE                                         r  _1216_/C

Slack:                    inf
  Source:                 Data_In[1]
                            (input port)
  Destination:            _1226_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.283ns (23.668%)  route 0.913ns (76.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Data_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1451_/O
                         net (fo=5, routed)           0.913     1.196    _0261_[1]
    SLICE_X4Y108         FDRE                                         r  _1226_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1469_/O
                         net (fo=1, routed)           0.699     1.142    _0246_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1161_/O
                         net (fo=117, routed)         0.866     2.038    _0263_
    SLICE_X4Y108         FDRE                                         r  _1226_/C





