Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May 30 20:01:53 2021
| Host         : Pavis-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (50880)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13280)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (11725)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50880)
----------------------------
 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/Q (HIGH)

 There are 320 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13280)
----------------------------------------------------
 There are 13280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (11725)
-------------------------
 There are 11725 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.535     -726.925                    640                14596        0.056        0.000                      0                14596        0.500        0.000                       0                  6782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
clk_fpga_1                              {0.000 10.000}       20.000          50.000          
clk_fpga_2                              {0.000 2.000}        4.000           250.000         
  clk30_200MHz_design_1_clk_wiz_0_2     {0.000 1.500}        5.000           200.000         
  clk70_200MHz_design_1_clk_wiz_0_2     {0.000 3.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_2         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_100MHz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk10_100MHz_design_1_clk_wiz_0_0     {0.000 1.000}        10.000          100.000         
  clk30_100MHz_design_1_clk_wiz_0_0     {0.000 3.000}        10.000          100.000         
  clk80_100MHz_design_1_clk_wiz_0_0     {0.000 7.000}        10.000          100.000         
  clk90_100MHz_design_1_clk_wiz_0_0     {0.000 9.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_10MHz/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk10_10MHz_design_1_clk_wiz_0_1_1    {0.000 10.000}       100.000         10.000          
  clk30_10MHz_design_1_clk_wiz_0_1_1    {0.000 30.000}       100.000         10.000          
  clk70_10MHz_design_1_clk_wiz_0_1_1    {0.000 70.000}       100.000         10.000          
  clk90_10MHz_design_1_clk_wiz_0_1_1    {0.000 90.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1_1       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    0.396        0.000                      0                 8119        0.056        0.000                      0                 8119        4.020        0.000                       0                  3509  
clk_fpga_1                                   14.137        0.000                      0                   38        0.264        0.000                      0                   38        9.500        0.000                       0                    40  
clk_fpga_2                                                                                                                                                                                0.833        0.000                       0                     2  
  clk30_200MHz_design_1_clk_wiz_0_2           1.058        0.000                      0                  320        0.057        0.000                      0                  320        1.000        0.000                       0                   322  
  clk70_200MHz_design_1_clk_wiz_0_2           0.543        0.000                      0                  320        0.193        0.000                      0                  320        1.000        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_2                                                                                                                                                           1.845        0.000                       0                     3  
design_1_i/clk_wiz_100MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk10_100MHz_design_1_clk_wiz_0_0           5.938        0.000                      0                  320        0.187        0.000                      0                  320        0.500        0.000                       0                   322  
  clk30_100MHz_design_1_clk_wiz_0_0           5.513        0.000                      0                  320        0.076        0.000                      0                  320        2.500        0.000                       0                   322  
  clk80_100MHz_design_1_clk_wiz_0_0           5.469        0.000                      0                  320        0.201        0.000                      0                  320        2.500        0.000                       0                   322  
  clk90_100MHz_design_1_clk_wiz_0_0           5.565        0.000                      0                  320        0.101        0.000                      0                  320        0.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                           7.845        0.000                       0                     3  
design_1_i/clk_wiz_10MHz/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk10_10MHz_design_1_clk_wiz_0_1_1         95.831        0.000                      0                  320        0.078        0.000                      0                  320        9.500        0.000                       0                   322  
  clk30_10MHz_design_1_clk_wiz_0_1_1         95.970        0.000                      0                  320        0.078        0.000                      0                  320       29.500        0.000                       0                   322  
  clk70_10MHz_design_1_clk_wiz_0_1_1         95.917        0.000                      0                  320        0.160        0.000                      0                  320       29.500        0.000                       0                   322  
  clk90_10MHz_design_1_clk_wiz_0_1_1         96.121        0.000                      0                  320        0.116        0.000                      0                  320        9.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                          clk30_200MHz_design_1_clk_wiz_0_2        -1.948     -326.426                    320                  320        0.906        0.000                      0                  320  
clk_fpga_0                          clk70_200MHz_design_1_clk_wiz_0_2        -2.535     -400.499                    320                  320        0.515        0.000                      0                  320  
clk_fpga_0                          clk10_100MHz_design_1_clk_wiz_0_0         1.513        0.000                      0                  320        2.023        0.000                      0                  320  
clk_fpga_0                          clk30_100MHz_design_1_clk_wiz_0_0         1.911        0.000                      0                  320        0.088        0.000                      0                  320  
clk_fpga_0                          clk80_100MHz_design_1_clk_wiz_0_0         1.798        0.000                      0                  320        0.444        0.000                      0                  320  
clk_fpga_0                          clk90_100MHz_design_1_clk_wiz_0_0         2.418        0.000                      0                  320        0.337        0.000                      0                  320  
clk_fpga_0                          clk10_10MHz_design_1_clk_wiz_0_1_1        1.964        0.000                      0                  320        0.432        0.000                      0                  320  
clk_fpga_0                          clk30_10MHz_design_1_clk_wiz_0_1_1        2.504        0.000                      0                  320        0.362        0.000                      0                  320  
clk_fpga_0                          clk70_10MHz_design_1_clk_wiz_0_1_1        3.008        0.000                      0                  320        0.311        0.000                      0                  320  
clk_fpga_0                          clk90_10MHz_design_1_clk_wiz_0_1_1        1.490        0.000                      0                  320        0.111        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               5.516        0.000                      0                   39        0.312        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 1.182ns (12.823%)  route 8.036ns (87.177%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=50, routed)          2.431     5.815    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.967 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.772     7.739    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X90Y32         LUT2 (Prop_lut2_I1_O)        0.326     8.065 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_4/O
                         net (fo=1, routed)           0.649     8.714    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_4_n_0
    SLICE_X95Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.838 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3/O
                         net (fo=1, routed)           1.456    10.294    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_3_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.418 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           1.728    12.146    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X52Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.455    12.634    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X52Y70         FDRE (Setup_fdre_C_D)       -0.067    12.542    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 1.385ns (14.878%)  route 7.924ns (85.122%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.634     2.928    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=50, routed)          2.431     5.815    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.152     5.967 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8/O
                         net (fo=32, routed)          1.750     7.717    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
    SLICE_X91Y30         LUT2 (Prop_lut2_I1_O)        0.321     8.038 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_4/O
                         net (fo=1, routed)           0.597     8.635    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_4_n_0
    SLICE_X92Y34         LUT5 (Prop_lut5_I4_O)        0.332     8.967 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3/O
                         net (fo=1, routed)           1.444    10.411    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.535 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           1.701    12.237    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X46Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.463    12.642    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.045    12.672    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 0.608ns (7.517%)  route 7.480ns (92.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.682     2.976    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.957     5.389    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.541 r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=45, routed)          5.523    11.064    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in
    SLICE_X92Y13         FDRE                                         r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.617    12.797    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y13         FDRE                                         r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X92Y13         FDRE (Setup_fdre_C_R)       -0.732    12.025    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.148ns (26.004%)  route 6.112ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.962     6.750    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.874 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.569     7.443    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.120     7.563 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.563     8.126    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.453 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.833    10.286    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X66Y41         LUT2 (Prop_lut2_I0_O)        0.119    10.405 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.886    11.291    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.551    12.731    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X75Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.255    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.148ns (26.004%)  route 6.112ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.962     6.750    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.874 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.569     7.443    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.120     7.563 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.563     8.126    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.453 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.833    10.286    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X66Y41         LUT2 (Prop_lut2_I0_O)        0.119    10.405 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.886    11.291    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.551    12.731    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X75Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.255    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.148ns (26.004%)  route 6.112ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.962     6.750    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.874 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.569     7.443    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.120     7.563 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.563     8.126    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.453 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.833    10.286    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X66Y41         LUT2 (Prop_lut2_I0_O)        0.119    10.405 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.886    11.291    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.551    12.731    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X75Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.255    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.148ns (26.004%)  route 6.112ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.962     6.750    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.874 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.569     7.443    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.120     7.563 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.563     8.126    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.453 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.833    10.286    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X66Y41         LUT2 (Prop_lut2_I0_O)        0.119    10.405 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.886    11.291    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.551    12.731    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X75Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.255    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.148ns (26.004%)  route 6.112ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.962     6.750    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.874 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.569     7.443    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.120     7.563 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.563     8.126    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.327     8.453 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.833    10.286    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X66Y41         LUT2 (Prop_lut2_I0_O)        0.119    10.405 r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.886    11.291    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.551    12.731    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y32         FDRE                                         r  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X75Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.255    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 0.608ns (7.519%)  route 7.478ns (92.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.682     2.976    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     3.432 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.957     5.389    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.152     5.541 r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=45, routed)          5.521    11.062    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in
    SLICE_X92Y11         FDRE                                         r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.619    12.799    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y11         FDRE                                         r  design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.115    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X92Y11         FDRE (Setup_fdre_C_R)       -0.732    12.027    design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 2.179ns (26.288%)  route 6.110ns (73.712%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.299     5.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.124     5.788 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          0.939     6.727    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.851 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=5, routed)           0.422     7.273    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.120     7.393 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           1.319     8.712    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.327     9.039 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.327    10.365    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X75Y44         LUT2 (Prop_lut2_I0_O)        0.150    10.515 r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.804    11.320    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X72Y33         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.552    12.731    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y33         FDRE                                         r  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X72Y33         FDRE (Setup_fdre_C_CE)      -0.407    12.285    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.293ns (66.405%)  route 0.148ns (33.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.621     0.957    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y124        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.164     1.121 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[5]/Q
                         net (fo=1, routed)           0.148     1.269    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[5]
    SLICE_X49Y123        LUT6 (Prop_lut6_I1_O)        0.045     1.314 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata[5]_i_7/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata[5]_i_7_n_0
    SLICE_X49Y123        MUXF7 (Prop_muxf7_I1_O)      0.065     1.379 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_3_n_0
    SLICE_X49Y123        MUXF8 (Prop_muxf8_I1_O)      0.019     1.398 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X49Y123        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.895     1.261    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y123        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X49Y123        FDRE (Hold_fdre_C_D)         0.105     1.327    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.157%)  route 0.339ns (61.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.339     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.457 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[54]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.714%)  route 0.239ns (56.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.239     1.271    design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.316 r  design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X53Y30         FDRE                                         r  design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.815     1.181    design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y30         FDRE                                         r  design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.091     1.237    design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.476%)  route 0.338ns (64.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.584     0.920    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y97         FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q
                         net (fo=32, routed)          0.338     1.399    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/sel0[3]
    SLICE_X83Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.444 r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X83Y106        FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.938     1.304    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y106        FDRE                                         r  design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X83Y106        FDRE (Hold_fdre_C_D)         0.092     1.361    design_1_i/RO1_BTI0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.283ns (57.677%)  route 0.208ns (42.323%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.627     0.963    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y122        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4_reg[4]/Q
                         net (fo=1, routed)           0.208     1.312    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[4]
    SLICE_X50Y123        LUT6 (Prop_lut6_I5_O)        0.045     1.357 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata[4]_i_5_n_0
    SLICE_X50Y123        MUXF7 (Prop_muxf7_I1_O)      0.075     1.432 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.432    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_2_n_0
    SLICE_X50Y123        MUXF8 (Prop_muxf8_I0_O)      0.022     1.454 r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.454    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X50Y123        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.891     1.257    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y123        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.039     1.218    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.134     1.352    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.549%)  route 0.183ns (56.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.183     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.656     0.992    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X83Y120        FDSE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDSE (Prop_fdse_C_Q)         0.141     1.133 f  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg/Q
                         net (fo=1, routed)           0.054     1.187    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[4].GEN_POS_EDGE_DETECT.irpt_dly2_reg_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0
    SLICE_X82Y120        FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.927     1.293    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X82Y120        FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
                         clock pessimism             -0.288     1.005    
    SLICE_X82Y120        FDRE (Hold_fdre_C_D)         0.121     1.126    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[6]
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y29  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X60Y99    design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y112   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y115   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.137ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 2.114ns (37.431%)  route 3.534ns (62.569%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.449 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.772 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.772    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1_n_6
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                         clock pessimism              0.281    23.102    
                         clock uncertainty           -0.302    22.800    
    SLICE_X36Y129        FDCE (Setup_fdce_C_D)        0.109    22.909    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
  -------------------------------------------------------------------
                         required time                         22.909    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 14.137    

Slack (MET) :             14.241ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.010ns (36.257%)  route 3.534ns (63.743%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.449 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.449    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.668 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.668    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1_n_7
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/C
                         clock pessimism              0.281    23.102    
                         clock uncertainty           -0.302    22.800    
    SLICE_X36Y129        FDCE (Setup_fdce_C_D)        0.109    22.909    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]
  -------------------------------------------------------------------
                         required time                         22.909    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 14.241    

Slack (MET) :             14.276ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.997ns (36.107%)  route 3.534ns (63.893%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.655 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.655    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_6
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 14.276    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.989ns (36.015%)  route 3.534ns (63.985%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.647 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.647    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_4
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.913ns (35.122%)  route 3.534ns (64.878%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.571 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.571    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_5
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.880ns (34.726%)  route 3.534ns (65.274%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.538 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.538    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_6
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[9]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.376ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.872ns (34.630%)  route 3.534ns (65.370%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.530 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_4
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                 14.376    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 1.893ns (34.883%)  route 3.534ns (65.117%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.551 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.551    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_7
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/C
                         clock pessimism              0.304    23.124    
                         clock uncertainty           -0.302    22.822    
    SLICE_X36Y128        FDCE (Setup_fdce_C_D)        0.109    22.931    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.796ns (33.698%)  route 3.534ns (66.302%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.454 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.454    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_5
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.472ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.776ns (33.448%)  route 3.534ns (66.552%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.830     3.124    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.518     3.642 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.163     4.805    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          1.580     6.509    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     6.633 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.312     6.945    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     7.069 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.479     7.548    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.098 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.215    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.434 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.434    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_7
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]/C
                         clock pessimism              0.281    23.099    
                         clock uncertainty           -0.302    22.797    
    SLICE_X36Y127        FDCE (Setup_fdce_C_D)        0.109    22.906    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                 14.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.630     0.966    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDCE (Prop_fdce_C_Q)         0.164     1.130 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/Q
                         net (fo=51, routed)          0.175     1.305    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10
    SLICE_X34Y122        LUT4 (Prop_lut4_I3_O)        0.045     1.350 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_1_n_0
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.898     1.264    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y122        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/C
                         clock pessimism             -0.298     0.966    
    SLICE_X34Y122        FDCE (Hold_fdce_C_D)         0.120     1.086    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.629     0.965    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.164     1.129 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/Q
                         net (fo=11, routed)          0.177     1.306    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30
    SLICE_X38Y129        LUT5 (Prop_lut5_I4_O)        0.045     1.351 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1_n_0
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.899     1.265    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism             -0.300     0.965    
    SLICE_X38Y129        FDCE (Hold_fdce_C_D)         0.120     1.085    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y123        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/Q
                         net (fo=4, routed)           0.149     1.277    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
    SLICE_X34Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.322 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.386 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.386    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_4
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism             -0.298     0.964    
    SLICE_X34Y123        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.626     0.962    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.164     1.126 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/Q
                         net (fo=3, routed)           0.149     1.275    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
    SLICE_X36Y126        LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.384 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.384    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_4
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                         clock pessimism             -0.299     0.962    
    SLICE_X36Y126        FDCE (Hold_fdce_C_D)         0.134     1.096    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.625     0.961    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.164     1.125 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/Q
                         net (fo=3, routed)           0.161     1.286    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
    SLICE_X36Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.331 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_3/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_3_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.395 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.395    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_4
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                         clock pessimism             -0.299     0.961    
    SLICE_X36Y125        FDCE (Hold_fdce_C_D)         0.134     1.095    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.627     0.963    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDCE (Prop_fdce_C_Q)         0.164     1.127 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/Q
                         net (fo=3, routed)           0.161     1.288    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
    SLICE_X34Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.397 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_4
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                         clock pessimism             -0.298     0.963    
    SLICE_X34Y125        FDCE (Hold_fdce_C_D)         0.134     1.097    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/Q
                         net (fo=5, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
    SLICE_X34Y126        LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_4
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                         clock pessimism             -0.298     0.964    
    SLICE_X34Y126        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.627     0.963    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDCE (Prop_fdce_C_Q)         0.164     1.127 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/Q
                         net (fo=3, routed)           0.161     1.288    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
    SLICE_X34Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.397 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_4
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                         clock pessimism             -0.298     0.963    
    SLICE_X34Y124        FDCE (Hold_fdce_C_D)         0.134     1.097    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/Q
                         net (fo=4, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
    SLICE_X36Y127        LUT6 (Prop_lut6_I5_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_4
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.897     1.263    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism             -0.299     0.964    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.628     0.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/Q
                         net (fo=3, routed)           0.161     1.289    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
    SLICE_X36Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.334 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.398 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.398    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_4
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.898     1.264    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism             -0.300     0.964    
    SLICE_X36Y128        FDCE (Hold_fdce_C_D)         0.134     1.098    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y30  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y31   design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk30_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.370ns  (logic 2.093ns (62.102%)  route 1.277ns (37.898%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.596ns = ( 16.096 - 6.500 ) 
    Source Clock Delay      (SCD):    11.502ns = ( 13.002 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     5.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.149     5.718    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.124     5.842 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.585     6.428    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.045    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     7.688    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.175    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.448    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.451    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.149     9.600 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.401    13.002    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y23         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_fdre_C_Q)         0.664    13.666 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/Q
                         net (fo=2, routed)           1.268    14.934    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]
    SLICE_X85Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    15.459 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.459    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.573 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.582    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X85Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.696    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.810 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.810    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.924 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.924    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.038    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X85Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.372 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.372    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_6
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.323    10.005    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.105 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.125    10.230    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.330 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.507    10.837    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    10.937 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.351    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    11.451 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    11.879    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.979 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.278    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.378 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.502    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.602 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.318    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.120    13.438 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.659    16.096    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/C
                         clock pessimism              1.163    17.259    
                         clock uncertainty           -0.060    17.200    
    SLICE_X85Y29         FDRE (Setup_fdre_C_D)        0.230    17.430    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]
  -------------------------------------------------------------------
                         required time                         17.430    
                         arrival time                         -16.372    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.863ns  (logic 2.291ns (59.305%)  route 1.572ns (40.696%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.497ns = ( 16.997 - 6.500 ) 
    Source Clock Delay      (SCD):    12.578ns = ( 14.078 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.776    14.078    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.804 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.033 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.150    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.384    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.501    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.618    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.941 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.941    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.116    16.997    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.787    18.784    
                         clock uncertainty           -0.060    18.724    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.001    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.855ns  (logic 2.283ns (59.220%)  route 1.572ns (40.780%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.497ns = ( 16.997 - 6.500 ) 
    Source Clock Delay      (SCD):    12.578ns = ( 14.078 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.776    14.078    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.804 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.033 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.150    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.384    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.501    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.618    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.933 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.933    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.116    16.997    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.787    18.784    
                         clock uncertainty           -0.060    18.724    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.001    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.655ns  (logic 2.338ns (63.972%)  route 1.317ns (36.028%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.935ns = ( 16.435 - 6.500 ) 
    Source Clock Delay      (SCD):    12.086ns = ( 13.586 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.710ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.839     5.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.286     6.046    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.124     6.170 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.716     6.887    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.011 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496     7.507    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.631 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.149    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.637    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.910    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.034 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.913    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    10.062 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.524    13.586    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.664    14.250 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.308    15.557    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X81Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    15.681    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.213 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.222    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.336 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.450 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.564 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.564    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.792    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.906    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.240 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.240    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_6
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.484    10.166    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.266 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.236    10.502    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.100    10.602 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.615    11.218    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.318 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    11.734    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.834 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.262    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.661    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.886    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.986 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.701    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120    13.821 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    16.435    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              1.710    18.145    
                         clock uncertainty           -0.060    18.085    
    SLICE_X81Y31         FDRE (Setup_fdre_C_D)        0.230    18.315    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.349ns  (logic 2.072ns (61.865%)  route 1.277ns (38.135%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.596ns = ( 16.096 - 6.500 ) 
    Source Clock Delay      (SCD):    11.502ns = ( 13.002 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     5.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.149     5.718    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.124     5.842 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.585     6.428    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.045    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     7.688    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.175    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.448    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.451    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.149     9.600 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.401    13.002    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y23         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_fdre_C_Q)         0.664    13.666 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/Q
                         net (fo=2, routed)           1.268    14.934    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]
    SLICE_X85Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    15.459 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.459    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.573 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.582    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X85Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.696    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.810 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.810    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.924 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.924    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.038    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X85Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.351 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.351    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_4
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.323    10.005    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.105 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.125    10.230    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.330 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.507    10.837    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    10.937 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.351    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    11.451 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    11.879    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.979 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.278    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.378 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.502    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.602 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.318    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.120    13.438 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.659    16.096    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/C
                         clock pessimism              1.163    17.259    
                         clock uncertainty           -0.060    17.200    
    SLICE_X85Y29         FDRE (Setup_fdre_C_D)        0.230    17.430    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]
  -------------------------------------------------------------------
                         required time                         17.430    
                         arrival time                         -16.351    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.452ns  (logic 2.356ns (68.244%)  route 1.096ns (31.756%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.165ns = ( 16.665 - 6.500 ) 
    Source Clock Delay      (SCD):    12.575ns = ( 14.075 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.775ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.875     6.452    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.153     6.605 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.527     7.131    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.331     7.462 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.826    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.950 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.099    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     8.720    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.844 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.363    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.294    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    10.446 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.629    14.075    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.664    14.739 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/Q
                         net (fo=2, routed)           1.087    15.826    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.500 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.614 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.614    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.737    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.851 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.527 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.527    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.330    10.012    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.100    10.112 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.716    10.828    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.123    10.951 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.456    11.407    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.267    11.674 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.972    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.072 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.197    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.297 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    12.714    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.814 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.243    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    13.343 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.002    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122    14.124 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    16.665    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.775    18.440    
                         clock uncertainty           -0.060    18.380    
    SLICE_X87Y29         FDRE (Setup_fdre_C_D)        0.230    18.610    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -17.527    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.634ns  (logic 2.317ns (63.764%)  route 1.317ns (36.236%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.935ns = ( 16.435 - 6.500 ) 
    Source Clock Delay      (SCD):    12.086ns = ( 13.586 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.710ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.839     5.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.286     6.046    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.124     6.170 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.716     6.887    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.011 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496     7.507    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     7.631 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.149    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.637    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.910    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.034 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.913    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    10.062 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.524    13.586    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.664    14.250 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.308    15.557    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X81Y24         LUT1 (Prop_lut1_I0_O)        0.124    15.681 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    15.681    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X81Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.213 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.222    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.336 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.450 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.450    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.564 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.564    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.678    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.792    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.906    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.219 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.219    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_4
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.484    10.166    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y145        LUT6 (Prop_lut6_I0_O)        0.100    10.266 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.236    10.502    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X94Y145        LUT1 (Prop_lut1_I0_O)        0.100    10.602 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.615    11.218    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.318 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    11.734    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    11.834 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.262    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.362 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.661    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.761 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.886    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.986 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.701    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120    13.821 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    16.435    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X81Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              1.710    18.145    
                         clock uncertainty           -0.060    18.085    
    SLICE_X81Y31         FDRE (Setup_fdre_C_D)        0.230    18.315    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.431ns  (logic 2.335ns (68.050%)  route 1.096ns (31.950%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.165ns = ( 16.665 - 6.500 ) 
    Source Clock Delay      (SCD):    12.575ns = ( 14.075 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.775ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.875     6.452    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.153     6.605 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.527     7.131    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.331     7.462 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.826    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.950 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.099    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     8.720    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124     8.844 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.363    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.294    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    10.446 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.629    14.075    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.664    14.739 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/Q
                         net (fo=2, routed)           1.087    15.826    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.500 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.614 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.614    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.737    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X87Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.851 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X87Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X87Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X87Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.193    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.506 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.506    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.330    10.012    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.100    10.112 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.716    10.828    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y147        LUT1 (Prop_lut1_I0_O)        0.123    10.951 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.456    11.407    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.267    11.674 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.972    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.072 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.197    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.297 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    12.714    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100    12.814 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.243    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100    13.343 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.002    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122    14.124 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    16.665    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.775    18.440    
                         clock uncertainty           -0.060    18.380    
    SLICE_X87Y29         FDRE (Setup_fdre_C_D)        0.230    18.610    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.779ns  (logic 2.207ns (58.400%)  route 1.572ns (41.600%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.497ns = ( 16.997 - 6.500 ) 
    Source Clock Delay      (SCD):    12.578ns = ( 14.078 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.787ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.668     5.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689     6.279    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.403 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.726     7.129    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.746    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.389    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.876    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.000 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.149    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.273 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.152    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.301 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.776    14.078    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.726    14.804 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/Q
                         net (fo=2, routed)           1.572    16.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
    SLICE_X90Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    17.033 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.150    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.267    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.384    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.501    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.618    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.857 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.857    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340    10.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430    10.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100    10.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628    11.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    11.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    13.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.116    16.997    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.787    18.784    
                         clock uncertainty           -0.060    18.724    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)        0.277    19.001    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.275ns  (logic 1.998ns (61.003%)  route 1.277ns (38.997%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.596ns = ( 16.096 - 6.500 ) 
    Source Clock Delay      (SCD):    11.502ns = ( 13.002 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.163ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     5.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.149     5.718    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.124     5.842 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.585     6.428    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.045    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.169 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     7.688    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.175    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.299 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.448    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.451    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.149     9.600 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.401    13.002    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y23         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_fdre_C_Q)         0.664    13.666 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]/Q
                         net (fo=2, routed)           1.268    14.934    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167]
    SLICE_X85Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    15.459 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.459    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X85Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.573 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.582    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X85Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.696 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.696    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.810 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.810    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.924 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.924    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.038 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.038    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X85Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.277 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.277    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_5
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.323    10.005    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.105 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.125    10.230    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.330 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.507    10.837    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    10.937 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.351    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.100    11.451 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    11.879    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.979 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.278    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.378 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.502    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.602 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.318    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.120    13.438 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.659    16.096    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y29         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/C
                         clock pessimism              1.163    17.259    
                         clock uncertainty           -0.060    17.200    
    SLICE_X85Y29         FDRE (Setup_fdre_C_D)        0.230    17.430    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]
  -------------------------------------------------------------------
                         required time                         17.430    
                         arrival time                         -16.277    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.636ns  (logic 0.462ns (72.600%)  route 0.174ns (27.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 6.538 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.133 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.133    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_7
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.622     6.538    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/C
                         clock pessimism             -0.651     5.887    
    SLICE_X85Y26         FDRE (Hold_fdre_C_D)         0.189     6.076    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]
  -------------------------------------------------------------------
                         required time                         -6.076    
                         arrival time                           6.133    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.647ns  (logic 0.473ns (73.066%)  route 0.174ns (26.934%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 6.538 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.144 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.144    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_5
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.622     6.538    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/C
                         clock pessimism             -0.651     5.887    
    SLICE_X85Y26         FDRE (Hold_fdre_C_D)         0.189     6.076    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]
  -------------------------------------------------------------------
                         required time                         -6.076    
                         arrival time                           6.144    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.672ns  (logic 0.498ns (74.067%)  route 0.174ns (25.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 6.538 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     6.169 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.169    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_6
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.622     6.538    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]/C
                         clock pessimism             -0.651     5.887    
    SLICE_X85Y26         FDRE (Hold_fdre_C_D)         0.189     6.076    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177]
  -------------------------------------------------------------------
                         required time                         -6.076    
                         arrival time                           6.169    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.672ns  (logic 0.498ns (74.067%)  route 0.174ns (25.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 6.538 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     6.169 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.169    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_4
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.622     6.538    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y26         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]/C
                         clock pessimism             -0.651     5.887    
    SLICE_X85Y26         FDRE (Hold_fdre_C_D)         0.189     6.076    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[179]
  -------------------------------------------------------------------
                         required time                         -6.076    
                         arrival time                           6.169    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.675ns  (logic 0.501ns (74.182%)  route 0.174ns (25.818%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.441 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.172 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.172    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_7
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.525     6.441    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]/C
                         clock pessimism             -0.651     5.790    
    SLICE_X85Y27         FDRE (Hold_fdre_C_D)         0.189     5.979    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]
  -------------------------------------------------------------------
                         required time                         -5.979    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.686ns  (logic 0.512ns (74.596%)  route 0.174ns (25.404%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.441 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.183 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.183    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_5
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.525     6.441    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182]/C
                         clock pessimism             -0.651     5.790    
    SLICE_X85Y27         FDRE (Hold_fdre_C_D)         0.189     5.979    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[182]
  -------------------------------------------------------------------
                         required time                         -5.979    
                         arrival time                           6.183    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.714ns  (logic 0.540ns (75.592%)  route 0.174ns (24.408%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 6.468 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.157 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.211 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.211    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_7
    SLICE_X85Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.552     6.468    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]/C
                         clock pessimism             -0.651     5.817    
    SLICE_X85Y28         FDRE (Hold_fdre_C_D)         0.189     6.006    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           6.211    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.725ns  (logic 0.551ns (75.962%)  route 0.174ns (24.038%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 6.468 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.157 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.222 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.222    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_5
    SLICE_X85Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.552     6.468    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y28         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[186]/C
                         clock pessimism             -0.651     5.817    
    SLICE_X85Y28         FDRE (Hold_fdre_C_D)         0.189     6.006    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[186]
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           6.222    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.711ns  (logic 0.537ns (75.489%)  route 0.174ns (24.511%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.441 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     6.208 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.208    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_6
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.525     6.441    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181]/C
                         clock pessimism             -0.651     5.790    
    SLICE_X85Y27         FDRE (Hold_fdre_C_D)         0.189     5.979    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181]
  -------------------------------------------------------------------
                         required time                         -5.979    
                         arrival time                           6.208    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.711ns  (logic 0.537ns (75.489%)  route 0.174ns (24.511%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.441 - 1.500 ) 
    Source Clock Delay      (SCD):    3.997ns = ( 5.497 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     2.761    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.806 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.049     2.854    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.899 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.272     3.172    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.217 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.386    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.431 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.618    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.663 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.787    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.832 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.881    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.926 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.221    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.265 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231     5.497    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y25         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.208     5.705 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]/Q
                         net (fo=2, routed)           0.174     5.879    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173]
    SLICE_X85Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     6.079 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.079    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X85Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.118 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X85Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     6.208 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.208    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_4
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.247     3.115    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.056     3.171 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.058     3.228    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     3.284 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.303     3.588    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.644 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.842    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.898 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.122    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.178 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.328    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.384 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.442    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.498 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.861    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     4.916 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.525     6.441    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X85Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[183]/C
                         clock pessimism             -0.651     5.790    
    SLICE_X85Y27         FDRE (Hold_fdre_C_D)         0.189     5.979    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[183]
  -------------------------------------------------------------------
                         required time                         -5.979    
                         arrival time                           6.208    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_200MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[278]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[279]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y20     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y15     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y15     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y15     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y15     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X90Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y18     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[278]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y19     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[279]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y20     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y20     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X89Y20     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.788ns  (logic 2.408ns (63.577%)  route 1.380ns (36.423%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.685ns = ( 20.185 - 8.500 ) 
    Source Clock Delay      (SCD):    13.983ns = ( 17.483 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658     7.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085     8.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152     8.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743     9.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326     9.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    11.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    13.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.405    17.483    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.726    18.209 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/Q
                         net (fo=2, routed)           1.371    19.579    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
    SLICE_X108Y19        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.236 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.236    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X108Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.353 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X108Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.470 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.470    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.587 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.947 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.947    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.270 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.270    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_6
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332    12.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100    12.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.894    13.008    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122    13.130 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642    13.772    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263    14.035 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.448    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100    14.548 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    15.091    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.191 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.497    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.597 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.731    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.831 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.546    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    16.666 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.518    20.185    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C
                         clock pessimism              1.411    21.596    
                         clock uncertainty           -0.060    21.536    
    SLICE_X108Y26        FDRE (Setup_fdre_C_D)        0.277    21.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.270    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.780ns  (logic 2.400ns (63.499%)  route 1.380ns (36.501%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.685ns = ( 20.185 - 8.500 ) 
    Source Clock Delay      (SCD):    13.983ns = ( 17.483 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658     7.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085     8.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152     8.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743     9.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326     9.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    11.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    13.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.405    17.483    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.726    18.209 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/Q
                         net (fo=2, routed)           1.371    19.579    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
    SLICE_X108Y19        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.236 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.236    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X108Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.353 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X108Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.470 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.470    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.587 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.947 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.947    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.262 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_4
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332    12.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100    12.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.894    13.008    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122    13.130 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642    13.772    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263    14.035 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.448    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100    14.548 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    15.091    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.191 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.497    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.597 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.731    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.831 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.546    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    16.666 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.518    20.185    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/C
                         clock pessimism              1.411    21.596    
                         clock uncertainty           -0.060    21.536    
    SLICE_X108Y26        FDRE (Setup_fdre_C_D)        0.277    21.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.262    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.704ns  (logic 2.324ns (62.750%)  route 1.380ns (37.250%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.685ns = ( 20.185 - 8.500 ) 
    Source Clock Delay      (SCD):    13.983ns = ( 17.483 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658     7.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085     8.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152     8.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743     9.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326     9.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    11.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    13.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.405    17.483    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.726    18.209 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/Q
                         net (fo=2, routed)           1.371    19.579    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
    SLICE_X108Y19        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.236 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.236    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X108Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.353 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X108Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.470 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.470    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.587 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.947 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.947    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.186 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.186    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_5
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332    12.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100    12.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.894    13.008    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122    13.130 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642    13.772    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263    14.035 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.448    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100    14.548 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    15.091    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.191 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.497    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.597 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.731    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.831 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.546    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    16.666 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.518    20.185    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/C
                         clock pessimism              1.411    21.596    
                         clock uncertainty           -0.060    21.536    
    SLICE_X108Y26        FDRE (Setup_fdre_C_D)        0.277    21.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.186    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.631ns  (logic 2.271ns (62.537%)  route 1.360ns (37.463%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.418ns = ( 18.918 - 8.500 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 16.171 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.797    16.171    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    16.897 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.249    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.373 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.886 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.886    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.120 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.237 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.237    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.354 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.363    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.803 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.803    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.853    18.918    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              1.310    20.228    
                         clock uncertainty           -0.060    20.168    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -19.803    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.684ns  (logic 2.304ns (62.548%)  route 1.380ns (37.452%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.685ns = ( 20.185 - 8.500 ) 
    Source Clock Delay      (SCD):    13.983ns = ( 17.483 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658     7.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085     8.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152     8.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743     9.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326     9.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    11.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    13.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.405    17.483    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y19        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.726    18.209 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/Q
                         net (fo=2, routed)           1.371    19.579    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]
    SLICE_X108Y19        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.236 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.236    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X108Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.353 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X108Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.470 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.470    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X108Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.587 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X108Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X108Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X108Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.947 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.947    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X108Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.166 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.166    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_7
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.332    12.014    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.100    12.114 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.894    13.008    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.122    13.130 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.642    13.772    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.263    14.035 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.448    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.100    14.548 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.543    15.091    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.191 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.497    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.597 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.731    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.100    15.831 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.546    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.120    16.666 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.518    20.185    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/C
                         clock pessimism              1.411    21.596    
                         clock uncertainty           -0.060    21.536    
    SLICE_X108Y26        FDRE (Setup_fdre_C_D)        0.277    21.813    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.623ns  (logic 2.263ns (62.455%)  route 1.360ns (37.545%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.418ns = ( 18.918 - 8.500 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 16.171 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.797    16.171    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    16.897 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.249    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.373 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.886 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.886    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.120 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.237 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.237    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.354 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.363    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.795 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.795    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.853    18.918    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism              1.310    20.228    
                         clock uncertainty           -0.060    20.168    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -19.795    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.547ns  (logic 2.187ns (61.650%)  route 1.360ns (38.350%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.418ns = ( 18.918 - 8.500 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 16.171 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.797    16.171    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    16.897 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.249    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.373 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.886 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.886    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.120 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.237 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.237    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.354 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.363    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.719 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.719    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.853    18.918    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism              1.310    20.228    
                         clock uncertainty           -0.060    20.168    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -19.719    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.527ns  (logic 2.167ns (61.433%)  route 1.360ns (38.567%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.418ns = ( 18.918 - 8.500 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 16.171 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.994     7.791    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670     8.585    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.709 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.450     9.159    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.876    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.446    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.570 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.940    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.064 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.223    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.226    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.375 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.797    16.171    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDRE (Prop_fdre_C_Q)         0.726    16.897 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.351    18.249    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y20        LUT1 (Prop_lut1_I0_O)        0.124    18.373 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    18.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.886 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.886    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.120 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.237 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.237    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.354 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.363    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.699 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.699    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.604    12.286    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.386 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    12.931    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    13.031 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.382    13.413    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.513 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.016    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.116 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.490    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.590 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.896    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.996 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.130    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.230 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.945    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.065 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.853    18.918    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism              1.310    20.228    
                         clock uncertainty           -0.060    20.168    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.277    20.445    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.564ns  (logic 2.408ns (67.560%)  route 1.156ns (32.440%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.459ns = ( 18.959 - 8.500 ) 
    Source Clock Delay      (SCD):    12.668ns = ( 16.168 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.840     7.637    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.761 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.712     8.472    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.596 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.741     9.337    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.824    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.948 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.097    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.221 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.715    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    11.358    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.482 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    12.289    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.152    12.441 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.728    16.168    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDRE (Prop_fdre_C_Q)         0.726    16.894 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/Q
                         net (fo=2, routed)           1.156    18.051    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]
    SLICE_X92Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    18.708 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.825    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.942    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.059    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.176    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.293 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.293    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.410 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.410    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.733 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.733    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_6
    SLICE_X92Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.483    12.165    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.265 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.580    12.844    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.100    12.944 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.640    13.584    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    13.684 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.983    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.083 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.208    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.308 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.721    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.821 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.250    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    15.350 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.009    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    16.131 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.828    18.959    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
                         clock pessimism              1.310    20.269    
                         clock uncertainty           -0.060    20.209    
    SLICE_X92Y21         FDRE (Setup_fdre_C_D)        0.277    20.486    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]
  -------------------------------------------------------------------
                         required time                         20.486    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.556ns  (logic 2.400ns (67.487%)  route 1.156ns (32.513%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.459ns = ( 18.959 - 8.500 ) 
    Source Clock Delay      (SCD):    12.668ns = ( 16.168 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.840     7.637    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.761 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.712     8.472    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.124     8.596 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.741     9.337    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.461 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.824    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.948 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.097    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.221 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    10.715    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    11.358    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.482 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    12.289    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.152    12.441 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.728    16.168    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDRE (Prop_fdre_C_Q)         0.726    16.894 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/Q
                         net (fo=2, routed)           1.156    18.051    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]
    SLICE_X92Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    18.708 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.708    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.825 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.825    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.942 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.942    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.059 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.059    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.176 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.176    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.293 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.293    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.410 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.410    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.725 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.725    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_4
    SLICE_X92Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.483    12.165    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100    12.265 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.580    12.844    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.100    12.944 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.640    13.584    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    13.684 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.983    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.083 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.208    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.308 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.721    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100    14.821 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.250    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    15.350 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.009    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    16.131 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.828    18.959    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/C
                         clock pessimism              1.310    20.269    
                         clock uncertainty           -0.060    20.209    
    SLICE_X92Y21         FDRE (Setup_fdre_C_D)        0.277    20.486    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]
  -------------------------------------------------------------------
                         required time                         20.486    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.793ns  (logic 0.474ns (59.803%)  route 0.319ns (40.197%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 8.957 - 3.500 ) 
    Source Clock Delay      (SCD):    4.363ns = ( 7.863 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.338     7.863    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.231     8.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.319     8.412    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X104Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     8.602 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     8.655 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.655    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.719     8.957    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism             -0.713     8.244    
    SLICE_X104Y27        FDRE (Hold_fdre_C_D)         0.218     8.462    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         -8.462    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.806ns  (logic 0.487ns (60.451%)  route 0.319ns (39.549%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 8.957 - 3.500 ) 
    Source Clock Delay      (SCD):    4.363ns = ( 7.863 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.338     7.863    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.231     8.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.319     8.412    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X104Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     8.602 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     8.668 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.668    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.719     8.957    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism             -0.713     8.244    
    SLICE_X104Y27        FDRE (Hold_fdre_C_D)         0.218     8.462    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         -8.462    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.747ns  (logic 0.440ns (58.901%)  route 0.307ns (41.099%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 8.986 - 3.500 ) 
    Source Clock Delay      (SCD):    4.462ns = ( 7.962 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.986     4.824    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.869 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.239     5.107    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.152 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.331     5.483    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.528 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.652    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.697 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.746    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.791 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.961    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     6.006 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.193    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.238 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.511    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.556 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406     7.962    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.231     8.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/Q
                         net (fo=2, routed)           0.307     8.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.656 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     8.709 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.709    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_7
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321     5.189    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.245 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.293     5.537    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.593 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.369     5.962    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.018 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.168    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.224 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.282    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.338 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.537    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.593 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.817    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.873 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.207    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.263 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.723     8.986    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
                         clock pessimism             -0.707     8.279    
    SLICE_X92Y18         FDRE (Hold_fdre_C_D)         0.218     8.497    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]
  -------------------------------------------------------------------
                         required time                         -8.497    
                         arrival time                           8.709    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.760ns  (logic 0.453ns (59.604%)  route 0.307ns (40.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 8.986 - 3.500 ) 
    Source Clock Delay      (SCD):    4.462ns = ( 7.962 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.986     4.824    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.869 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.239     5.107    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.152 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.331     5.483    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.528 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.652    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.697 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.746    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.791 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.961    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     6.006 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.193    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.238 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.511    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.556 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406     7.962    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.231     8.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/Q
                         net (fo=2, routed)           0.307     8.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.656 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     8.722 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.722    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_5
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321     5.189    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.245 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.293     5.537    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.593 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.369     5.962    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.018 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.168    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.224 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.282    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.338 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.537    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.593 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.817    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.873 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.207    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.263 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.723     8.986    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/C
                         clock pessimism             -0.707     8.279    
    SLICE_X92Y18         FDRE (Hold_fdre_C_D)         0.218     8.497    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]
  -------------------------------------------------------------------
                         required time                         -8.497    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.829ns  (logic 0.510ns (61.549%)  route 0.319ns (38.451%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 8.957 - 3.500 ) 
    Source Clock Delay      (SCD):    4.363ns = ( 7.863 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.338     7.863    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.231     8.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.319     8.412    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X104Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     8.602 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     8.691 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.691    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.719     8.957    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism             -0.713     8.244    
    SLICE_X104Y27        FDRE (Hold_fdre_C_D)         0.218     8.462    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         -8.462    
                         arrival time                           8.691    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.831ns  (logic 0.512ns (61.642%)  route 0.319ns (38.358%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 8.957 - 3.500 ) 
    Source Clock Delay      (SCD):    4.363ns = ( 7.863 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.338     7.863    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y26        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.231     8.094 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/Q
                         net (fo=2, routed)           0.319     8.412    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
    SLICE_X104Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     8.602 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     8.693 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.693    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.719     8.957    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism             -0.713     8.244    
    SLICE_X104Y27        FDRE (Hold_fdre_C_D)         0.218     8.462    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         -8.462    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.783ns  (logic 0.476ns (60.790%)  route 0.307ns (39.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 8.986 - 3.500 ) 
    Source Clock Delay      (SCD):    4.462ns = ( 7.962 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.986     4.824    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.869 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.239     5.107    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.152 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.331     5.483    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.528 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.652    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.697 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.746    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.791 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.961    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     6.006 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.193    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.238 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.511    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.556 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406     7.962    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.231     8.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/Q
                         net (fo=2, routed)           0.307     8.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.656 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     8.745 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.745    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_6
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321     5.189    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.245 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.293     5.537    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.593 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.369     5.962    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.018 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.168    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.224 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.282    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.338 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.537    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.593 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.817    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.873 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.207    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.263 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.723     8.986    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
                         clock pessimism             -0.707     8.279    
    SLICE_X92Y18         FDRE (Hold_fdre_C_D)         0.218     8.497    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]
  -------------------------------------------------------------------
                         required time                         -8.497    
                         arrival time                           8.745    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.890%)  route 0.307ns (39.110%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 8.986 - 3.500 ) 
    Source Clock Delay      (SCD):    4.462ns = ( 7.962 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.986     4.824    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.869 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.239     5.107    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.152 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.331     5.483    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.528 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.652    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.697 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.746    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.791 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.961    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     6.006 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.193    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     6.238 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.511    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.045     6.556 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406     7.962    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.231     8.193 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/Q
                         net (fo=2, routed)           0.307     8.500    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.656 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     8.747 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.747    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_4
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321     5.189    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.245 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.293     5.537    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.593 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.369     5.962    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.018 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.168    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.224 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.282    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.338 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.537    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.056     6.593 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.817    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.873 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.207    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.056     7.263 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.723     8.986    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X92Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/C
                         clock pessimism             -0.707     8.279    
    SLICE_X92Y18         FDRE (Hold_fdre_C_D)         0.218     8.497    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]
  -------------------------------------------------------------------
                         required time                         -8.497    
                         arrival time                           8.747    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.784ns  (logic 0.440ns (56.130%)  route 0.344ns (43.870%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 8.988 - 3.500 ) 
    Source Clock Delay      (SCD):    4.467ns = ( 7.967 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.443     7.967    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y22        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.231     8.198 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/Q
                         net (fo=2, routed)           0.344     8.542    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]
    SLICE_X104Y22        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.698 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     8.751 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.751    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_7
    SLICE_X104Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.750     8.988    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]/C
                         clock pessimism             -0.713     8.275    
    SLICE_X104Y23        FDRE (Hold_fdre_C_D)         0.218     8.493    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]
  -------------------------------------------------------------------
                         required time                         -8.493    
                         arrival time                           8.751    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.797ns  (logic 0.453ns (56.846%)  route 0.344ns (43.155%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 8.988 - 3.500 ) 
    Source Clock Delay      (SCD):    4.467ns = ( 7.967 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.042     4.880    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.925 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225     5.150    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.045     5.195 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.178     5.373    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.418 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     5.645    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.690 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.861    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.906 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     6.037    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.082 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.141    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.186 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.481    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.525 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.443     7.967    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y22        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.231     8.198 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/Q
                         net (fo=2, routed)           0.344     8.542    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]
    SLICE_X104Y22        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     8.698 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     8.764 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.764    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_5
    SLICE_X104Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.390     5.258    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.056     5.314 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277     5.591    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.056     5.647 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.205     5.852    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.908 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     6.171    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.227 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.427    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.483 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.640    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.696 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.764    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.820 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.183    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.238 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.750     8.988    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X104Y23        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]/C
                         clock pessimism             -0.713     8.275    
    SLICE_X104Y23        FDRE (Hold_fdre_C_D)         0.218     8.493    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622]
  -------------------------------------------------------------------
                         required time                         -8.493    
                         arrival time                           8.764    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 3.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_200MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y16     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X97Y17     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y19    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y19    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y19    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y19    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X108Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y20    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y21    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X103Y22    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_2
  To Clock:  clkfbout_design_1_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_200MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_100MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.499ns  (logic 1.976ns (56.478%)  route 1.523ns (43.522%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 18.997 - 11.000 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 10.746 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.097    10.746    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.664    11.410 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           1.523    12.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    13.455 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.245 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.245    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_6
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.379    18.997    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/C
                         clock pessimism              1.031    20.028    
                         clock uncertainty           -0.074    19.954    
    SLICE_X73Y44         FDRE (Setup_fdre_C_D)        0.230    20.184    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.478ns  (logic 1.955ns (56.216%)  route 1.523ns (43.784%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 18.997 - 11.000 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 10.746 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.097    10.746    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.664    11.410 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           1.523    12.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    13.455 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.224 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.224    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_4
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.379    18.997    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/C
                         clock pessimism              1.031    20.028    
                         clock uncertainty           -0.074    19.954    
    SLICE_X73Y44         FDRE (Setup_fdre_C_D)        0.230    20.184    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.663ns  (logic 2.128ns (58.092%)  route 1.535ns (41.908%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.669ns = ( 19.669 - 11.000 ) 
    Source Clock Delay      (SCD):    10.755ns = ( 11.755 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDRE (Prop_fdre_C_Q)         0.664    12.419 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/Q
                         net (fo=2, routed)           1.535    13.955    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    14.629 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.629    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.085    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.419 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.419    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_6
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.305    13.305    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.405 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.541    13.946    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.100    14.046 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.669    14.715    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.815 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.228    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.328 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.757    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.857 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.155    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.255 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.380    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.480 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    17.196    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.120    17.316 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.353    19.669    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              1.556    21.225    
                         clock uncertainty           -0.074    21.150    
    SLICE_X80Y41         FDRE (Setup_fdre_C_D)        0.230    21.380    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -15.419    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.934ns  (logic 2.204ns (56.027%)  route 1.730ns (43.973%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 19.573 - 11.000 ) 
    Source Clock Delay      (SCD):    10.185ns = ( 11.185 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.619     3.619    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y122        LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.469     4.212    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X91Y122        LUT1 (Prop_lut1_I0_O)        0.124     4.336 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.681     5.017    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.141 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.635    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.759 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.225    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.712    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.836 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.985    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.109 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.988    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.149     8.137 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.048    11.185    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X77Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.664    11.849 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/Q
                         net (fo=2, routed)           1.730    13.579    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]
    SLICE_X77Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    14.101 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.215 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.215    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.329 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.329    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.443 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.557 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.671 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.671    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_0
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.785 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.785    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1_n_0
    SLICE_X77Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.119 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.119    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1_n_6
    SLICE_X77Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.297    13.297    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y122        LUT6 (Prop_lut6_I0_O)        0.100    13.397 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.385    13.782    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X91Y122        LUT1 (Prop_lut1_I0_O)        0.100    13.882 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.582    14.464    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.100    14.564 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.978    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.100    15.078 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.474    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    15.574 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.872    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    15.972 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.097    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    16.197 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.912    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.120    17.032 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    19.573    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X77Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/C
                         clock pessimism              1.355    20.928    
                         clock uncertainty           -0.074    20.854    
    SLICE_X77Y41         FDRE (Setup_fdre_C_D)        0.230    21.084    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]
  -------------------------------------------------------------------
                         required time                         21.084    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.642ns  (logic 2.107ns (57.850%)  route 1.535ns (42.150%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.669ns = ( 19.669 - 11.000 ) 
    Source Clock Delay      (SCD):    10.755ns = ( 11.755 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDRE (Prop_fdre_C_Q)         0.664    12.419 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/Q
                         net (fo=2, routed)           1.535    13.955    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]
    SLICE_X80Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    14.629 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.629    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.743    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.857    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.971    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.085    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.398 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.398    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_4
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.305    13.305    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.405 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.541    13.946    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.100    14.046 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.669    14.715    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.815 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.228    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.328 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.757    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.857 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.155    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.255 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.380    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.480 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    17.196    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.120    17.316 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.353    19.669    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                         clock pessimism              1.556    21.225    
                         clock uncertainty           -0.074    21.150    
    SLICE_X80Y41         FDRE (Setup_fdre_C_D)        0.230    21.380    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.913ns  (logic 2.183ns (55.791%)  route 1.730ns (44.209%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 19.573 - 11.000 ) 
    Source Clock Delay      (SCD):    10.185ns = ( 11.185 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.619     3.619    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y122        LUT6 (Prop_lut6_I0_O)        0.124     3.743 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.469     4.212    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X91Y122        LUT1 (Prop_lut1_I0_O)        0.124     4.336 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.681     5.017    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.141 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.635    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.759 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.225    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.712    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.836 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.985    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.124     7.109 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.988    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.149     8.137 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.048    11.185    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X77Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.664    11.849 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/Q
                         net (fo=2, routed)           1.730    13.579    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]
    SLICE_X77Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    14.101 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.101    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.215 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.215    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.329 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.329    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.443 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.557 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.671 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.671    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_0
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.785 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.785    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1_n_0
    SLICE_X77Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.098 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.098    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1_n_4
    SLICE_X77Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.297    13.297    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y122        LUT6 (Prop_lut6_I0_O)        0.100    13.397 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.385    13.782    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X91Y122        LUT1 (Prop_lut1_I0_O)        0.100    13.882 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.582    14.464    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.100    14.564 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.978    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.100    15.078 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.474    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    15.574 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.872    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    15.972 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.097    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.100    16.197 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.912    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.120    17.032 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.541    19.573    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X77Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/C
                         clock pessimism              1.355    20.928    
                         clock uncertainty           -0.074    20.854    
    SLICE_X77Y41         FDRE (Setup_fdre_C_D)        0.230    21.084    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]
  -------------------------------------------------------------------
                         required time                         21.084    
                         arrival time                         -15.098    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.700ns  (logic 2.338ns (63.195%)  route 1.362ns (36.805%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.799ns = ( 10.799 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.148    10.799    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.463 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.825    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.949 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.949    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.481 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.499 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.499    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.404ns  (logic 1.881ns (55.264%)  route 1.523ns (44.736%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 18.997 - 11.000 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 10.746 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.097    10.746    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.664    11.410 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           1.523    12.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    13.455 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.150 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.150    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_5
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.379    18.997    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/C
                         clock pessimism              1.031    20.028    
                         clock uncertainty           -0.074    19.954    
    SLICE_X73Y44         FDRE (Setup_fdre_C_D)        0.230    20.184    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.679ns  (logic 2.317ns (62.985%)  route 1.362ns (37.015%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 19.048 - 11.000 ) 
    Source Clock Delay      (SCD):    9.799ns = ( 10.799 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.642     3.642    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.766 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.171     3.937    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.061 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.487     4.547    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.035    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.307    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.431 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.925    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.049 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.568    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.692 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.499    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.152     7.651 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.148    10.799    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.664    11.463 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/Q
                         net (fo=2, routed)           1.362    12.825    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
    SLICE_X75Y35         LUT1 (Prop_lut1_I0_O)        0.124    12.949 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2/O
                         net (fo=1, routed)           0.000    12.949    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count[0]_i_2_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.481 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]_i_1_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.478    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.317    13.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.132    13.549    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    13.649 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.408    14.056    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.156 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.455    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.555 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.680    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.780 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.193    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.293 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.722    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    15.822 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.481    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.122    16.603 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.445    19.048    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.322    20.370    
                         clock uncertainty           -0.074    20.295    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.230    20.525    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.388ns  (logic 1.865ns (55.052%)  route 1.523ns (44.948%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 18.997 - 11.000 ) 
    Source Clock Delay      (SCD):    9.746ns = ( 10.746 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.575     3.575    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.699 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.161     3.860    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.124     3.984 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.562     4.545    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.033    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.157 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.306    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.924    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.048 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.566    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     7.497    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.152     7.649 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.097    10.746    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.664    11.410 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           1.523    12.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X73Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    13.455 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.569 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.569    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.683 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.797 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.797    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.911 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.911    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.134 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.134    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_7
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.253    13.253    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y126        LUT6 (Prop_lut6_I0_O)        0.100    13.353 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.135    13.488    design_1_i/HCI_4/inst/mux_out[4]
    SLICE_X82Y126        LUT1 (Prop_lut1_I0_O)        0.100    13.588 f  design_1_i/HCI_4/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.484    14.072    design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.172 r  design_1_i/HCI_4/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.470    design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.570 f  design_1_i/HCI_4/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.695    design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.795 r  design_1_i/HCI_4/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.209    design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.309 f  design_1_i/HCI_4/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.737    design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    15.837 r  design_1_i/HCI_4/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    16.496    design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X91Y126        LUT5 (Prop_lut5_I0_O)        0.122    16.618 r  design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.379    18.997    design_1_i/HCI_4/inst/frequency_counter_instance/out[4]
    SLICE_X73Y44         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/C
                         clock pessimism              1.031    20.028    
                         clock uncertainty           -0.074    19.954    
    SLICE_X73Y44         FDRE (Setup_fdre_C_D)        0.230    20.184    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  6.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.648ns  (logic 0.459ns (70.880%)  route 0.189ns (29.120%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 5.515 - 1.000 ) 
    Source Clock Delay      (SCD):    3.473ns = ( 4.473 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.681 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/Q
                         net (fo=2, routed)           0.189     4.869    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     5.066 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.120 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.120    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_7
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.515    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism             -0.771     4.744    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.189     4.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.120    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.627ns  (logic 0.422ns (67.271%)  route 0.205ns (32.730%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.016 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.016    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_7
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.366%)  route 0.189ns (28.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 5.515 - 1.000 ) 
    Source Clock Delay      (SCD):    3.473ns = ( 4.473 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.681 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/Q
                         net (fo=2, routed)           0.189     4.869    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     5.066 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     5.131 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.131    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_5
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.515    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                         clock pessimism             -0.771     4.744    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.189     4.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.131    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.638ns  (logic 0.433ns (67.835%)  route 0.205ns (32.165%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     5.027 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.027    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_5
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.684ns  (logic 0.495ns (72.413%)  route 0.189ns (27.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 5.515 - 1.000 ) 
    Source Clock Delay      (SCD):    3.473ns = ( 4.473 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.681 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/Q
                         net (fo=2, routed)           0.189     4.869    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     5.066 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     5.156 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.156    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_6
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.515    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/C
                         clock pessimism             -0.771     4.744    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.189     4.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.684ns  (logic 0.495ns (72.413%)  route 0.189ns (27.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 5.515 - 1.000 ) 
    Source Clock Delay      (SCD):    3.473ns = ( 4.473 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.771ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.208     4.681 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/Q
                         net (fo=2, routed)           0.189     4.869    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]
    SLICE_X74Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     5.066 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     5.156 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.156    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_4
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252     2.252    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.308 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.277     2.585    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.641 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.124     2.765    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.821 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.971    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.027 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.085    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.141 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.340    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.396 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.619    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.675 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.010    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.066 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.515    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/C
                         clock pessimism             -0.771     4.744    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.189     4.933    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.663ns  (logic 0.458ns (69.047%)  route 0.205ns (30.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     5.052 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.052    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_6
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.663ns  (logic 0.458ns (69.047%)  route 0.205ns (30.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 5.375 - 1.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 4.388 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.081     4.388    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39         FDRE (Prop_fdre_C_Q)         0.208     4.596 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/Q
                         net (fo=2, routed)           0.205     4.802    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
    SLICE_X75Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.962 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.962    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     5.052 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.052    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_4
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.201     2.625    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.681 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.832    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.888 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.945    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.001 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.200    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.256 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.480    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.536 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.870    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.926 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.449     5.375    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]/C
                         clock pessimism             -0.743     4.632    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.189     4.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.617ns  (logic 0.422ns (68.389%)  route 0.195ns (31.611%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 5.760 - 1.000 ) 
    Source Clock Delay      (SCD):    3.750ns = ( 4.750 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.907     1.907    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.952 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.221     2.173    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.218 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.335     2.553    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.598 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.767    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.812 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.999    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.044 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.168    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.213 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.262    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.603    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.044     3.647 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.103     4.750    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDRE (Prop_fdre_C_Q)         0.208     4.958 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/Q
                         net (fo=2, routed)           0.195     5.153    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
    SLICE_X80Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     5.313 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.313    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.367 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.367    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X80Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.230     2.230    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.056     2.286 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.272     2.558    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.056     2.614 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.375     2.989    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.045 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.243    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.299 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.523    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.579 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.729    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.785 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.843    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.899 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     4.262    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.055     4.317 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.443     5.760    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism             -0.843     4.917    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.189     5.106    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                         -5.106    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.636ns  (logic 0.462ns (72.600%)  route 0.174ns (27.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 5.539 - 1.000 ) 
    Source Clock Delay      (SCD):    3.611ns = ( 4.611 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884     1.884    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.929 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.091     2.020    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X82Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.065 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.311     2.377    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.422 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.546    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.591 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.640    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.685 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.855    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.900 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.086    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.131 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.405    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.450 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.161     4.611    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X69Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.208     4.819 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]/Q
                         net (fo=2, routed)           0.174     4.993    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213]
    SLICE_X69Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     5.193 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[212]_i_1_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     5.247 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.247    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]_i_1_n_7
    SLICE_X69Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.208     2.208    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.056     2.264 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.110     2.374    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X82Y125        LUT1 (Prop_lut1_I0_O)        0.056     2.430 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.366     2.797    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     2.853 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.003    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.059 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.117    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.173 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.372    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.428 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.651    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.707 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.042    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.098 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.442     5.539    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X69Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]/C
                         clock pessimism             -0.743     4.796    
    SLICE_X69Y41         FDRE (Hold_fdre_C_D)         0.189     4.985    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216]
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y27   design_1_i/clk_wiz_100MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X77Y40     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X73Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X73Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X73Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X73Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X75Y35     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.975ns  (logic 2.338ns (58.821%)  route 1.637ns (41.179%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns = ( 21.546 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.327 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.327    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    21.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.139    22.685    
                         clock uncertainty           -0.074    22.611    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -17.327    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.954ns  (logic 2.317ns (58.602%)  route 1.637ns (41.398%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns = ( 21.546 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.306 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.306    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    21.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.139    22.685    
                         clock uncertainty           -0.074    22.611    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -17.306    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.861ns  (logic 2.224ns (57.605%)  route 1.637ns (42.395%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.213 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.213    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_6
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              1.139    22.652    
                         clock uncertainty           -0.074    22.578    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.808    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.880ns  (logic 2.243ns (57.813%)  route 1.637ns (42.187%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns = ( 21.546 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.232 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.232    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_5
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    21.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
                         clock pessimism              1.139    22.685    
                         clock uncertainty           -0.074    22.611    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.840ns  (logic 2.203ns (57.373%)  route 1.637ns (42.627%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.192 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.192    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_4
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                         clock pessimism              1.139    22.652    
                         clock uncertainty           -0.074    22.578    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.808    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -17.192    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.864ns  (logic 2.227ns (57.638%)  route 1.637ns (42.362%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.546ns = ( 21.546 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.993 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.993    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.216 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.216    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.614    21.546    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y56        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism              1.139    22.685    
                         clock uncertainty           -0.074    22.611    
    SLICE_X101Y56        FDRE (Setup_fdre_C_D)        0.230    22.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.766ns  (logic 2.129ns (56.536%)  route 1.637ns (43.464%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.118 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.118    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_5
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/C
                         clock pessimism              1.139    22.652    
                         clock uncertainty           -0.074    22.578    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.808    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -17.118    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.750ns  (logic 2.113ns (56.350%)  route 1.637ns (43.650%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.513ns = ( 21.513 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.879 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.879    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.102 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.102    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_7
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    21.513    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y55        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/C
                         clock pessimism              1.139    22.652    
                         clock uncertainty           -0.074    22.578    
    SLICE_X101Y55        FDRE (Setup_fdre_C_D)        0.230    22.808    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.747ns  (logic 2.110ns (56.315%)  route 1.637ns (43.685%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 21.341 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.099 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.099    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_6
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    21.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
                         clock pessimism              1.372    22.713    
                         clock uncertainty           -0.074    22.639    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.869    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]
  -------------------------------------------------------------------
                         required time                         22.869    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.726ns  (logic 2.089ns (56.069%)  route 1.637ns (43.931%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 21.341 - 13.000 ) 
    Source Clock Delay      (SCD):    10.352ns = ( 13.352 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.282    13.352    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.664    14.016 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.636    15.653    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X101Y49        LUT1 (Prop_lut1_I0_O)        0.124    15.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    15.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X101Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.309 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.309    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.423    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.537    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.651 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.651    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.765 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.765    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.078 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_4
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313    15.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373    15.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446    16.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    17.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    18.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    21.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/C
                         clock pessimism              1.372    22.713    
                         clock uncertainty           -0.074    22.639    
    SLICE_X101Y54        FDRE (Setup_fdre_C_D)        0.230    22.869    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]
  -------------------------------------------------------------------
                         required time                         22.869    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.648ns  (logic 0.440ns (67.861%)  route 0.208ns (32.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.582 - 3.000 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 6.570 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.031     6.570    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.231     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/Q
                         net (fo=2, routed)           0.208     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
    SLICE_X92Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.165 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.218 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.218    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_7
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.385     7.582    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/C
                         clock pessimism             -0.658     6.924    
    SLICE_X92Y53         FDRE (Hold_fdre_C_D)         0.218     7.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]
  -------------------------------------------------------------------
                         required time                         -7.142    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.661ns  (logic 0.453ns (68.493%)  route 0.208ns (31.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.582 - 3.000 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 6.570 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.031     6.570    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.231     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/Q
                         net (fo=2, routed)           0.208     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
    SLICE_X92Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.165 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.231 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.231    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_5
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.385     7.582    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/C
                         clock pessimism             -0.658     6.924    
    SLICE_X92Y53         FDRE (Hold_fdre_C_D)         0.218     7.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]
  -------------------------------------------------------------------
                         required time                         -7.142    
                         arrival time                           7.231    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.684ns  (logic 0.476ns (69.552%)  route 0.208ns (30.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.582 - 3.000 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 6.570 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.031     6.570    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.231     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/Q
                         net (fo=2, routed)           0.208     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
    SLICE_X92Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.165 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     7.254 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.254    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_6
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.385     7.582    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/C
                         clock pessimism             -0.658     6.924    
    SLICE_X92Y53         FDRE (Hold_fdre_C_D)         0.218     7.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]
  -------------------------------------------------------------------
                         required time                         -7.142    
                         arrival time                           7.254    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.686ns  (logic 0.478ns (69.641%)  route 0.208ns (30.359%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 7.582 - 3.000 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 6.570 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.031     6.570    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.231     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/Q
                         net (fo=2, routed)           0.208     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
    SLICE_X92Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.165 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     7.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_4
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.385     7.582    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                         clock pessimism             -0.658     6.924    
    SLICE_X92Y53         FDRE (Hold_fdre_C_D)         0.218     7.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
  -------------------------------------------------------------------
                         required time                         -7.142    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.645ns  (logic 0.438ns (67.906%)  route 0.207ns (32.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 7.524 - 3.000 ) 
    Source Clock Delay      (SCD):    3.577ns = ( 6.577 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.038     6.577    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.808 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     7.014    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.168 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.169    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.222 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.222    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_7
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     7.524    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism             -0.658     6.866    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     7.084    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.222    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.658ns  (logic 0.451ns (68.540%)  route 0.207ns (31.460%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 7.524 - 3.000 ) 
    Source Clock Delay      (SCD):    3.577ns = ( 6.577 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.038     6.577    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.808 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     7.014    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.168 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.169    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.235 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.235    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_5
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     7.524    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                         clock pessimism             -0.658     6.866    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     7.084    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.235    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.681ns  (logic 0.474ns (69.602%)  route 0.207ns (30.398%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 7.524 - 3.000 ) 
    Source Clock Delay      (SCD):    3.577ns = ( 6.577 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.038     6.577    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.808 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     7.014    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.168 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.169    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     7.258 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.258    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_6
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     7.524    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/C
                         clock pessimism             -0.658     6.866    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     7.084    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.258    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.683ns  (logic 0.476ns (69.691%)  route 0.207ns (30.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 7.524 - 3.000 ) 
    Source Clock Delay      (SCD):    3.577ns = ( 6.577 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.038     6.577    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.231     6.808 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.206     7.014    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.168 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.169    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     7.260 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.260    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_4
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     7.524    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/C
                         clock pessimism             -0.658     6.866    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.218     7.084    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.260    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.649ns  (logic 0.438ns (67.482%)  route 0.211ns (32.518%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 7.519 - 3.000 ) 
    Source Clock Delay      (SCD):    3.589ns = ( 6.589 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.913     3.913    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.958 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.225     4.183    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.045     4.228 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.159     4.387    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.432 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     4.605    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     4.650 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.836    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.881 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.006    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.051 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.100    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.045     5.145 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.440    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.044     5.484 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.105     6.589    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_fdre_C_Q)         0.231     6.820 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]/Q
                         net (fo=2, routed)           0.211     7.031    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115]
    SLICE_X90Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     7.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X90Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.238 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.238    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_7
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.238     4.238    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.294 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.277     4.571    design_1_i/HCI_5/inst/mux_out[3]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.056     4.627 f  design_1_i/HCI_5/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.187     4.814    design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.870 r  design_1_i/HCI_5/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     5.072    design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.128 f  design_1_i/HCI_5/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.351    design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.407 r  design_1_i/HCI_5/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.558    design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.614 f  design_1_i/HCI_5/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.672    design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.728 r  design_1_i/HCI_5/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.091    design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.055     6.146 r  design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.373     7.519    design_1_i/HCI_5/inst/frequency_counter_instance/out[3]
    SLICE_X90Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/C
                         clock pessimism             -0.678     6.841    
    SLICE_X90Y53         FDRE (Hold_fdre_C_D)         0.218     7.059    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                           7.238    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.688ns  (logic 0.480ns (69.729%)  route 0.208ns (30.271%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 7.518 - 3.000 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 6.570 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.927     3.927    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     3.972 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     4.141    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.049     4.190 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.229     4.419    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.113     4.532 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.656    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.701 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.750    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.795 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.965    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.010 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165     5.175    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.220 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.494    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.539 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.031     6.570    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y52         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.231     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/Q
                         net (fo=2, routed)           0.208     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
    SLICE_X92Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.165 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     7.205 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.205    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.258 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.258    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_7
    SLICE_X92Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.253     4.253    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     4.309 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     4.515    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.061     4.576 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.264     4.840    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.141     4.981 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.131    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.187 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.245    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.301 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.500    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.556 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194     5.750    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.806 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.141    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.197 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.321     7.518    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X92Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/C
                         clock pessimism             -0.658     6.860    
    SLICE_X92Y54         FDRE (Hold_fdre_C_D)         0.218     7.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]
  -------------------------------------------------------------------
                         required time                         -7.078    
                         arrival time                           7.258    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y25   design_1_i/clk_wiz_100MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X93Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y51     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y54     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y55     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X91Y55     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X93Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X93Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X93Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X93Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X91Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X90Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X90Y50     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk80_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.968ns  (logic 2.291ns (57.738%)  route 1.677ns (42.262%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 25.539 - 17.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 17.345 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.041ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    11.913    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.408    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.532 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.690    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.693    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    13.842 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.503    17.345    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    19.748    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.405 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.405    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.522 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.522    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.639    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.313 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.313    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_6
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.226    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.326 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.632    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.732 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    21.866    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.966 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.681    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    22.801 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.738    25.539    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/C
                         clock pessimism              1.041    26.580    
                         clock uncertainty           -0.074    26.506    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    26.783    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                         -21.313    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.960ns  (logic 2.283ns (57.653%)  route 1.677ns (42.347%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 25.539 - 17.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 17.345 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.041ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    11.913    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.408    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.532 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.690    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.693    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    13.842 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.503    17.345    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    19.748    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.405 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.405    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.522 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.522    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.639    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.305 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.305    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_4
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.226    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.326 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.632    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.732 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    21.866    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.966 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.681    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    22.801 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.738    25.539    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/C
                         clock pessimism              1.041    26.580    
                         clock uncertainty           -0.074    26.506    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    26.783    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                         -21.305    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.884ns  (logic 2.207ns (56.824%)  route 1.677ns (43.176%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 25.539 - 17.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 17.345 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.041ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    11.913    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.408    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.532 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.690    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.693    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    13.842 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.503    17.345    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    19.748    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.405 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.405    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.522 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.522    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.639    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.229 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.229    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_5
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.226    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.326 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.632    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.732 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    21.866    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.966 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.681    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    22.801 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.738    25.539    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/C
                         clock pessimism              1.041    26.580    
                         clock uncertainty           -0.074    26.506    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    26.783    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                         -21.229    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.864ns  (logic 2.187ns (56.601%)  route 1.677ns (43.399%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 25.539 - 17.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 17.345 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.041ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    11.913    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.408    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.532 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.690    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.693    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    13.842 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.503    17.345    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    19.748    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.405 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.405    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.522 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.522    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.639    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.209 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.209    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_7
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.226    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.326 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.632    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.732 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    21.866    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.966 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.681    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    22.801 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.738    25.539    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y49        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
                         clock pessimism              1.041    26.580    
                         clock uncertainty           -0.074    26.506    
    SLICE_X104Y49        FDRE (Setup_fdre_C_D)        0.277    26.783    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                         -21.209    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.159ns  (logic 2.338ns (56.219%)  route 1.821ns (43.781%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 25.755 - 17.000 ) 
    Source Clock Delay      (SCD):    10.703ns = ( 17.703 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.547ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.674     9.674    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.798 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    10.292    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.416 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.724    11.140    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.264 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.851    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.975 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.420    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.915    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.039 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.197    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.321 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.200    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.349 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.354    17.703    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.664    18.367 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.820    20.187    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X106Y43        LUT1 (Prop_lut1_I0_O)        0.124    20.311 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    20.311    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.299 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.299    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.413 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.413    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.527 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.862 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.862    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.346    19.346    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.446 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.403    19.850    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    19.950 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.627    20.577    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.677 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    21.171    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.271 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.645    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.745 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.051    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.151 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.285    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.385 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.100    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.220 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.535    25.755    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.547    27.302    
                         clock uncertainty           -0.074    27.228    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)        0.230    27.458    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         27.458    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.138ns  (logic 2.317ns (55.997%)  route 1.821ns (44.003%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 25.755 - 17.000 ) 
    Source Clock Delay      (SCD):    10.703ns = ( 17.703 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.547ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.674     9.674    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.798 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    10.292    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.416 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.724    11.140    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.264 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.851    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.975 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.420    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.915    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.039 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.197    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.321 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.200    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.349 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.354    17.703    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.664    18.367 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.820    20.187    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X106Y43        LUT1 (Prop_lut1_I0_O)        0.124    20.311 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    20.311    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.299 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.299    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.413 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.413    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.527 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.841 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.841    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.346    19.346    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.446 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.403    19.850    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    19.950 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.627    20.577    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.677 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    21.171    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.271 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.645    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.745 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.051    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.151 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.285    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.385 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.100    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.220 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.535    25.755    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.547    27.302    
                         clock uncertainty           -0.074    27.228    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)        0.230    27.458    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         27.458    
                         arrival time                         -21.841    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.654ns  (logic 2.338ns (63.977%)  route 1.316ns (36.023%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 25.751 - 17.000 ) 
    Source Clock Delay      (SCD):    10.747ns = ( 17.747 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.604     9.604    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.728 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.670    10.398    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.522 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.496    11.018    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.735    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.859 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.351    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.846    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.970 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.128    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.252 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.131    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.149    14.280 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.467    17.747    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X109Y44        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.664    18.411 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/Q
                         net (fo=2, routed)           1.316    19.727    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]
    SLICE_X109Y44        LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2/O
                         net (fo=1, routed)           0.000    19.851    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2_n_0
    SLICE_X109Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.383 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.383    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X109Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.497 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.497    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.725    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X109Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.839    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.954    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.068 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.068    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.402 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.402    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_6
    SLICE_X109Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.276    19.276    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100    19.376 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.545    19.921    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100    20.021 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.417    20.438    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    20.538 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    21.040    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    21.140 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.553    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    21.653 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.959    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    22.059 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.193    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    22.293 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.008    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.120    23.128 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.623    25.751    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X109Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C
                         clock pessimism              1.152    26.903    
                         clock uncertainty           -0.074    26.828    
    SLICE_X109Y51        FDRE (Setup_fdre_C_D)        0.230    27.058    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.633ns  (logic 2.317ns (63.769%)  route 1.316ns (36.231%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 25.751 - 17.000 ) 
    Source Clock Delay      (SCD):    10.747ns = ( 17.747 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.604     9.604    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.728 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.670    10.398    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.522 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.496    11.018    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.735    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.859 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.351    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.846    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.970 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.128    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.252 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.131    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.149    14.280 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.467    17.747    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X109Y44        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.664    18.411 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/Q
                         net (fo=2, routed)           1.316    19.727    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]
    SLICE_X109Y44        LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2/O
                         net (fo=1, routed)           0.000    19.851    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2_n_0
    SLICE_X109Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.383 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.383    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X109Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.497 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.497    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.611 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.725 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.725    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X109Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.839 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.839    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.954    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.068 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.068    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.381 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.381    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_4
    SLICE_X109Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.276    19.276    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100    19.376 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.545    19.921    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100    20.021 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.417    20.438    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    20.538 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    21.040    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    21.140 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.553    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    21.653 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.959    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    22.059 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.193    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.100    22.293 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.008    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.120    23.128 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.623    25.751    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X109Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/C
                         clock pessimism              1.152    26.903    
                         clock uncertainty           -0.074    26.828    
    SLICE_X109Y51        FDRE (Setup_fdre_C_D)        0.230    27.058    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -21.381    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.064ns  (logic 2.243ns (55.196%)  route 1.821ns (44.804%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 25.755 - 17.000 ) 
    Source Clock Delay      (SCD):    10.703ns = ( 17.703 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.547ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.674     9.674    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.798 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    10.292    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.416 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.724    11.140    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.264 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.851    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.975 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.420    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.544 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.915    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.039 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.197    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.321 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.200    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.349 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.354    17.703    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.664    18.367 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.820    20.187    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X106Y43        LUT1 (Prop_lut1_I0_O)        0.124    20.311 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    20.311    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.843 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.957 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.957    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X106Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X106Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.185    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X106Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.299 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.299    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.413 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.413    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.527 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.767 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.767    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.346    19.346    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.446 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.403    19.850    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    19.950 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.627    20.577    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.677 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    21.171    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.271 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.645    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.745 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.051    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.151 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.285    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.385 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.100    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.220 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.535    25.755    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X106Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.547    27.302    
                         clock uncertainty           -0.074    27.228    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)        0.230    27.458    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         27.458    
                         arrival time                         -21.767    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        4.086ns  (logic 2.408ns (58.939%)  route 1.678ns (41.061%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.593ns = ( 25.593 - 17.000 ) 
    Source Clock Delay      (SCD):    10.345ns = ( 17.345 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.620     9.620    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.744 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.161     9.905    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.029 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    10.580    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.297    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.421 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    11.913    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.408    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.532 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.690    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.814 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    13.693    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    13.842 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.503    17.345    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y43        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.726    18.071 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/Q
                         net (fo=2, routed)           1.677    19.748    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
    SLICE_X104Y43        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.405 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.405    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.522 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.522    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.639    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.873 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.873    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.990    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.107 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.001    21.108    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.431 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.431    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_6
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.297    19.297    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.397 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.135    19.532    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    19.632 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.111    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.211 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    20.713    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.813 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    21.226    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.326 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    21.632    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.732 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    21.866    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.966 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    22.681    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    22.801 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.792    25.593    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X104Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
                         clock pessimism              1.331    26.924    
                         clock uncertainty           -0.074    26.850    
    SLICE_X104Y50        FDRE (Setup_fdre_C_D)        0.277    27.127    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]
  -------------------------------------------------------------------
                         required time                         27.127    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.642ns  (logic 0.438ns (68.218%)  route 0.204ns (31.782%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.078 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.078    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_7
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.078    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.655ns  (logic 0.451ns (68.849%)  route 0.204ns (31.151%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.091 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.091    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_5
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.091    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.678ns  (logic 0.474ns (69.905%)  route 0.204ns (30.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    11.114 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.114    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_6
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[469]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.114    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.680ns  (logic 0.476ns (69.994%)  route 0.204ns (30.006%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 11.369 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    11.116 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.116    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_4
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.462    11.369    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]/C
                         clock pessimism             -0.710    10.659    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.218    10.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[471]
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          11.116    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.682ns  (logic 0.478ns (70.082%)  route 0.204ns (29.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.363 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.065 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.118 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.118    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_7
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.456    11.363    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/C
                         clock pessimism             -0.710    10.653    
    SLICE_X96Y55         FDRE (Hold_fdre_C_D)         0.218    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]
  -------------------------------------------------------------------
                         required time                        -10.871    
                         arrival time                          11.118    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.441ns  (logic 0.319ns (72.405%)  route 0.122ns (27.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 11.641 - 7.000 ) 
    Source Clock Delay      (SCD):    3.762ns = ( 10.762 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.918     7.918    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.045     7.963 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194     8.157    design_1_i/HCI_5/inst/mux_out[10]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.045     8.202 f  design_1_i/HCI_5/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.232     8.435    design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.045     8.480 r  design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     8.604    design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.045     8.649 f  design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     8.698    design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.045     8.743 r  design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     8.913    design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.045     8.958 f  design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.328     9.286    design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     9.331 r  design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     9.604    design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y138        LUT5 (Prop_lut5_I0_O)        0.045     9.649 r  design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.113    10.762    design_1_i/HCI_5/inst/frequency_counter_instance/out[10]
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.208    10.970 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/Q
                         net (fo=2, routed)           0.122    11.092    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    11.203 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.203    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1_n_5
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.246     8.246    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.302 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284     8.586    design_1_i/HCI_5/inst/mux_out[10]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.056     8.642 f  design_1_i/HCI_5/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.257     8.900    design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.056     8.956 r  design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     9.106    design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.056     9.162 f  design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.220    design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.056     9.276 r  design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.475    design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.056     9.531 f  design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.353     9.884    design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.056     9.940 r  design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    10.274    design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y138        LUT5 (Prop_lut5_I0_O)        0.056    10.330 r  design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.311    11.641    design_1_i/HCI_5/inst/frequency_counter_instance/out[10]
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/C
                         clock pessimism             -0.879    10.762    
    SLICE_X95Y55         FDRE (Hold_fdre_C_D)         0.189    10.951    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]
  -------------------------------------------------------------------
                         required time                        -10.951    
                         arrival time                          11.203    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.647ns  (logic 0.438ns (67.738%)  route 0.209ns (32.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 11.377 - 7.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 10.491 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.197    10.491    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.231    10.722 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/Q
                         net (fo=2, routed)           0.209    10.931    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.085 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.085    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.138 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.138    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_7
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.470    11.377    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/C
                         clock pessimism             -0.710    10.667    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.218    10.885    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]
  -------------------------------------------------------------------
                         required time                        -10.885    
                         arrival time                          11.138    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.443ns  (logic 0.319ns (72.050%)  route 0.124ns (27.950%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 11.535 - 7.000 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 10.698 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.971     7.971    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y147        LUT6 (Prop_lut6_I0_O)        0.045     8.016 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052     8.068    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X91Y147        LUT1 (Prop_lut1_I0_O)        0.045     8.113 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.296     8.409    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.454 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.652    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.697 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.870    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     8.915 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     9.047    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.092 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.150    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.195 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.490    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.044     9.534 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.164    10.698    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X97Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         FDRE (Prop_fdre_C_Q)         0.208    10.906 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.124    11.030    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X97Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    11.141 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.141    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_5
    SLICE_X97Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.306     8.306    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y147        LUT6 (Prop_lut6_I0_O)        0.056     8.362 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.061     8.423    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X91Y147        LUT1 (Prop_lut1_I0_O)        0.056     8.479 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.331     8.809    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     8.865 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.233     9.098    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.154 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.356    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.412 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.569    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.625 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.693    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.749 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    10.112    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.055    10.167 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.368    11.535    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X97Y54         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                         clock pessimism             -0.837    10.698    
    SLICE_X97Y54         FDRE (Hold_fdre_C_D)         0.189    10.887    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
  -------------------------------------------------------------------
                         required time                        -10.887    
                         arrival time                          11.141    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.695ns  (logic 0.491ns (70.641%)  route 0.204ns (29.359%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.363 - 7.000 ) 
    Source Clock Delay      (SCD):    3.436ns = ( 10.436 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.142    10.436    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y53         FDRE (Prop_fdre_C_Q)         0.231    10.667 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/Q
                         net (fo=2, routed)           0.204    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
    SLICE_X96Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.025 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.025    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.065 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.131 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.131    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_5
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.456    11.363    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/C
                         clock pessimism             -0.710    10.653    
    SLICE_X96Y55         FDRE (Hold_fdre_C_D)         0.218    10.871    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]
  -------------------------------------------------------------------
                         required time                        -10.871    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.660ns  (logic 0.451ns (68.374%)  route 0.209ns (31.626%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 11.377 - 7.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 10.491 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.905     7.905    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.950 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.052     8.002    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.103     8.150    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.195 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.327    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.372 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.430    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.475 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204     8.679    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.724 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     8.896    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     8.941 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307     9.249    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.294 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.197    10.491    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y50         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.231    10.722 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/Q
                         net (fo=2, routed)           0.209    10.931    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    11.085 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.085    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.151 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.151    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_5
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.231     8.231    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.287 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.068     8.355    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.411 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.120     8.531    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.587 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.745    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.801 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     8.868    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.924 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239     9.163    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.219 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.420    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.476 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374     9.851    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056     9.907 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.470    11.377    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y51         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                         clock pessimism             -0.710    10.667    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.218    10.885    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
  -------------------------------------------------------------------
                         required time                        -10.885    
                         arrival time                          11.151    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk80_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y24   design_1_i/clk_wiz_100MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y48     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X97Y52     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y53    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y53    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y53    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y53    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y57    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y57    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y57    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X105Y57    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X96Y49     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.155ns  (logic 2.388ns (57.472%)  route 1.767ns (42.528%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 27.664 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.360 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.360    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.683 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.683    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.406    27.664    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.381    29.045    
                         clock uncertainty           -0.074    28.971    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.248    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.683    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.147ns  (logic 2.380ns (57.390%)  route 1.767ns (42.610%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 27.664 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.360 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.360    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.675 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.675    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.406    27.664    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.381    29.045    
                         clock uncertainty           -0.074    28.971    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.248    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.675    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.071ns  (logic 2.304ns (56.594%)  route 1.767ns (43.406%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 27.664 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.360 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.360    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.599 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.599    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.406    27.664    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.381    29.045    
                         clock uncertainty           -0.074    28.971    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.248    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.599    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.051ns  (logic 2.284ns (56.380%)  route 1.767ns (43.620%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.664ns = ( 27.664 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.360 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.360    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.579 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.579    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.406    27.664    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism              1.381    29.045    
                         clock uncertainty           -0.074    28.971    
    SLICE_X94Y43         FDRE (Setup_fdre_C_D)        0.277    29.248    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.038ns  (logic 2.271ns (56.239%)  route 1.767ns (43.761%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.782ns = ( 27.782 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.566 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.566    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.524    27.782    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              1.381    29.163    
                         clock uncertainty           -0.074    29.089    
    SLICE_X94Y42         FDRE (Setup_fdre_C_D)        0.277    29.366    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        4.030ns  (logic 2.263ns (56.153%)  route 1.767ns (43.847%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.782ns = ( 27.782 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.558 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.558    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.524    27.782    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism              1.381    29.163    
                         clock uncertainty           -0.074    29.089    
    SLICE_X94Y42         FDRE (Setup_fdre_C_D)        0.277    29.366    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                         -23.558    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.954ns  (logic 2.187ns (55.310%)  route 1.767ns (44.690%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.782ns = ( 27.782 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.482 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.482    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.524    27.782    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism              1.381    29.163    
                         clock uncertainty           -0.074    29.089    
    SLICE_X94Y42         FDRE (Setup_fdre_C_D)        0.277    29.366    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                         -23.482    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.934ns  (logic 2.167ns (55.083%)  route 1.767ns (44.917%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.782ns = ( 27.782 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.243 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.243    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.462 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.462    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.524    27.782    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y42         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism              1.381    29.163    
                         clock uncertainty           -0.074    29.089    
    SLICE_X94Y42         FDRE (Setup_fdre_C_D)        0.277    29.366    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                         -23.462    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.921ns  (logic 2.154ns (54.934%)  route 1.767ns (45.066%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.785ns = ( 27.785 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.449 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.449    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_6
    SLICE_X94Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.527    27.785    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                         clock pessimism              1.381    29.166    
                         clock uncertainty           -0.074    29.092    
    SLICE_X94Y41         FDRE (Setup_fdre_C_D)        0.277    29.369    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
  -------------------------------------------------------------------
                         required time                         29.369    
                         arrival time                         -23.449    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.913ns  (logic 2.146ns (54.842%)  route 1.767ns (45.158%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.785ns = ( 27.785 - 19.000 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 19.528 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.381ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.726    20.254 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.767    22.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X94Y36         LUT1 (Prop_lut1_I0_O)        0.124    22.145 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    22.145    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.658 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.658    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.775 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.775    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.892 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.892    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.009 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.126 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.126    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.441 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.441    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_4
    SLICE_X94Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.242    21.242    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.100    21.342 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545    21.887    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.100    21.987 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.402    22.389    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.489 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    23.171    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.271 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.683    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.783 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.089    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.189 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.323    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.423 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.139    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.259 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.527    27.785    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                         clock pessimism              1.381    29.166    
                         clock uncertainty           -0.074    29.092    
    SLICE_X94Y41         FDRE (Setup_fdre_C_D)        0.277    29.369    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
  -------------------------------------------------------------------
                         required time                         29.369    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.641ns  (logic 0.462ns (72.091%)  route 0.179ns (27.909%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 13.995 - 9.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 12.972 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.147    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.180 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.359    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.559 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.559    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.613 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.613    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_7
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.498    13.995    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]/C
                         clock pessimism             -0.672    13.323    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.512    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]
  -------------------------------------------------------------------
                         required time                        -13.512    
                         arrival time                          13.613    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.652ns  (logic 0.473ns (72.562%)  route 0.179ns (27.438%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 13.995 - 9.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 12.972 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.147    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.180 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.359    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.559 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.559    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.624 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.624    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_5
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.498    13.995    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]/C
                         clock pessimism             -0.672    13.323    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.512    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590]
  -------------------------------------------------------------------
                         required time                        -13.512    
                         arrival time                          13.624    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.677ns  (logic 0.498ns (73.576%)  route 0.179ns (26.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 13.995 - 9.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 12.972 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.147    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.180 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.359    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.559 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.559    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.649 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.649    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_6
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.498    13.995    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]/C
                         clock pessimism             -0.672    13.323    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.512    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[589]
  -------------------------------------------------------------------
                         required time                        -13.512    
                         arrival time                          13.649    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.677ns  (logic 0.498ns (73.576%)  route 0.179ns (26.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 13.995 - 9.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 12.972 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.147    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.180 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.359    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.559 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.559    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.649 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.649    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_4
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.498    13.995    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                         clock pessimism             -0.672    13.323    
    SLICE_X91Y34         FDRE (Hold_fdre_C_D)         0.189    13.512    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
  -------------------------------------------------------------------
                         required time                        -13.512    
                         arrival time                          13.649    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 13.386 - 9.000 ) 
    Source Clock Delay      (SCD):    3.484ns = ( 12.484 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.914     9.914    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.045     9.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091    10.050    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.095 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.242    10.337    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.382 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.514    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.559 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.617    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.662 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.890    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.935 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.105    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    11.150 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.458    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.045    11.503 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981    12.484    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.208    12.692 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/Q
                         net (fo=2, routed)           0.120    12.812    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    12.972 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.026 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.026    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_7
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.240    10.240    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.056    10.296 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110    10.406    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.462 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.267    10.729    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.785 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    10.943    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.999 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.066    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.122 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.386    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.442 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.641    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.697 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.072    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.056    12.128 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    13.386    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/C
                         clock pessimism             -0.722    12.664    
    SLICE_X87Y39         FDRE (Hold_fdre_C_D)         0.189    12.853    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]
  -------------------------------------------------------------------
                         required time                        -12.853    
                         arrival time                          13.026    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 13.386 - 9.000 ) 
    Source Clock Delay      (SCD):    3.484ns = ( 12.484 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.914     9.914    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.045     9.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091    10.050    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.095 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.242    10.337    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.382 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.514    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.559 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.617    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.662 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.890    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.045    10.935 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.105    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    11.150 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.458    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.045    11.503 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981    12.484    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.208    12.692 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]/Q
                         net (fo=2, routed)           0.120    12.812    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[463]
    SLICE_X87Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    12.972 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X87Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_5
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.240    10.240    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y132        LUT6 (Prop_lut6_I0_O)        0.056    10.296 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110    10.406    design_1_i/HCI_4/inst/mux_out[14]
    SLICE_X90Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.462 f  design_1_i/HCI_4/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.267    10.729    design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.785 r  design_1_i/HCI_4/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    10.943    design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    10.999 f  design_1_i/HCI_4/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.066    design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.122 r  design_1_i/HCI_4/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.386    design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.442 f  design_1_i/HCI_4/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.641    design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.697 r  design_1_i/HCI_4/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.072    design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.056    12.128 r  design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    13.386    design_1_i/HCI_4/inst/frequency_counter_instance/out[14]
    SLICE_X87Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/C
                         clock pessimism             -0.722    12.664    
    SLICE_X87Y39         FDRE (Hold_fdre_C_D)         0.189    12.853    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]
  -------------------------------------------------------------------
                         required time                        -12.853    
                         arrival time                          13.037    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.545ns  (logic 0.422ns (77.497%)  route 0.123ns (22.503%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 13.869 - 9.000 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 13.007 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.182    13.007    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.208    13.215 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]/Q
                         net (fo=2, routed)           0.123    13.337    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[603]
    SLICE_X91Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.497 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.497    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X91Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_7
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.372    13.869    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y38         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/C
                         clock pessimism             -0.695    13.174    
    SLICE_X91Y38         FDRE (Hold_fdre_C_D)         0.189    13.363    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]
  -------------------------------------------------------------------
                         required time                        -13.363    
                         arrival time                          13.551    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.652ns  (logic 0.422ns (64.686%)  route 0.230ns (35.314%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.796ns = ( 12.796 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.069    12.796    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y39         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDRE (Prop_fdre_C_Q)         0.208    13.004 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]/Q
                         net (fo=2, routed)           0.230    13.235    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438]
    SLICE_X85Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.395 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.395    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.449 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.449    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_7
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.723    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y40         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/C
                         clock pessimism             -0.653    13.070    
    SLICE_X85Y40         FDRE (Hold_fdre_C_D)         0.189    13.259    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]
  -------------------------------------------------------------------
                         required time                        -13.259    
                         arrival time                          13.449    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.678ns  (logic 0.501ns (73.928%)  route 0.177ns (26.072%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 13.722 - 9.000 ) 
    Source Clock Delay      (SCD):    3.776ns = ( 12.776 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.922     9.922    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.967 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.054    10.021    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.045    10.066 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.395    10.461    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.506 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    10.676    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    10.721 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.343    11.063    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.108 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.240    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.285 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.343    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045    11.388 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.683    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.044    11.727 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.048    12.776    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y35         FDRE (Prop_fdre_C_Q)         0.208    12.984 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/Q
                         net (fo=2, routed)           0.177    13.160    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]
    SLICE_X85Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.360 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.399 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.453 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.453    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_7
    SLICE_X85Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.246    10.246    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.302 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.064    10.366    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X94Y131        LUT1 (Prop_lut1_I0_O)        0.056    10.422 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.440    10.862    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    10.918 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    11.116    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.172 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.397    11.569    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.625 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.783    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.839 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.906    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.056    11.962 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.325    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.055    12.380 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.722    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X85Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/C
                         clock pessimism             -0.653    13.069    
    SLICE_X85Y37         FDRE (Hold_fdre_C_D)         0.189    13.258    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]
  -------------------------------------------------------------------
                         required time                        -13.258    
                         arrival time                          13.453    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.680ns  (logic 0.501ns (73.692%)  route 0.179ns (26.308%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 13.938 - 9.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 12.972 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.876     9.876    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.045     9.921 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.159    10.079    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.049    10.128 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.272    10.400    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.112    10.512 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.644    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.689 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.747    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.792 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.392    11.184    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.229 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.401    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.446 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    11.780    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.825 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.147    12.972    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.208    13.180 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/Q
                         net (fo=2, routed)           0.179    13.359    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
    SLICE_X91Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    13.559 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.559    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.598 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X91Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.652 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.652    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_7
    SLICE_X91Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.198    10.198    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.056    10.254 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.195    10.448    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.061    10.509 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.310    10.819    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.140    10.959 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.117    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.173 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.240    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.296 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.427    11.723    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.779 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.980    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.036 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    12.441    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.497 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.441    13.938    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism             -0.672    13.266    
    SLICE_X91Y35         FDRE (Hold_fdre_C_D)         0.189    13.455    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                        -13.455    
                         arrival time                          13.652    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 9.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y26   design_1_i/clk_wiz_100MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[399]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y39     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y34     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y36     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X85Y38     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X86Y43     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y37     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y41     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X90Y41     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[565]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y28   design_1_i/clk_wiz_100MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_10MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.831ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.623ns  (logic 2.388ns (65.917%)  route 1.235ns (34.083%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 118.027 - 110.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 19.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.481    12.481    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.605 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.670    13.275    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.399 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.689    14.088    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.212 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.706    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.830 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.349    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.473 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.836    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.960 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.109    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.233 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.112    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.261 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.642    19.903    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.726    20.629 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.235    21.864    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.988 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    21.988    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.501 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.618 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.735 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.735    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.852 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.852    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.969 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.969    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.086    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.163   112.163    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.263 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.545   112.808    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.908 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.578   113.486    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.586 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.000    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.100 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.529    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.629 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.927    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.027 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.152    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.252 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.967    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.087 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.940   118.027    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.174   119.201    
                         clock uncertainty           -0.121   119.080    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.277   119.357    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                        119.357    
                         arrival time                         -23.526    
  -------------------------------------------------------------------
                         slack                                 95.831    

Slack (MET) :             95.839ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.615ns  (logic 2.380ns (65.842%)  route 1.235ns (34.158%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 118.027 - 110.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 19.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.481    12.481    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.605 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.670    13.275    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.399 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.689    14.088    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.212 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.706    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.830 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.349    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.473 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.836    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.960 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.109    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.233 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.112    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.261 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.642    19.903    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.726    20.629 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.235    21.864    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.988 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    21.988    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.501 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.618 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.735 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.735    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.852 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.852    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.969 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.969    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.086    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.518 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.518    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.163   112.163    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.263 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.545   112.808    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.908 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.578   113.486    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.586 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.000    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.100 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.529    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.629 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.927    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.027 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.152    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.252 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.967    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.087 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.940   118.027    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.174   119.201    
                         clock uncertainty           -0.121   119.080    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.277   119.357    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                        119.357    
                         arrival time                         -23.518    
  -------------------------------------------------------------------
                         slack                                 95.839    

Slack (MET) :             95.896ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.492ns  (logic 2.338ns (66.962%)  route 1.154ns (33.038%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.232 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.232    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                 95.896    

Slack (MET) :             95.915ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.539ns  (logic 2.304ns (65.108%)  route 1.235ns (34.892%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 118.027 - 110.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 19.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.481    12.481    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.605 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.670    13.275    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.399 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.689    14.088    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.212 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.706    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.830 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.349    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.473 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.836    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.960 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.109    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.233 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.112    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.261 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.642    19.903    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.726    20.629 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.235    21.864    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.988 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    21.988    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.501 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.618 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.735 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.735    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.852 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.852    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.969 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.969    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.086    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_5
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.163   112.163    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.263 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.545   112.808    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.908 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.578   113.486    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.586 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.000    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.100 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.529    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.629 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.927    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.027 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.152    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.252 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.967    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.087 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.940   118.027    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
                         clock pessimism              1.174   119.201    
                         clock uncertainty           -0.121   119.080    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.277   119.357    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]
  -------------------------------------------------------------------
                         required time                        119.357    
                         arrival time                         -23.442    
  -------------------------------------------------------------------
                         slack                                 95.915    

Slack (MET) :             95.917ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.471ns  (logic 2.317ns (66.763%)  route 1.154ns (33.238%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.211 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.211    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.211    
  -------------------------------------------------------------------
                         slack                                 95.917    

Slack (MET) :             95.935ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.519ns  (logic 2.284ns (64.910%)  route 1.235ns (35.090%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 118.027 - 110.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 19.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.174ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.481    12.481    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.605 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.670    13.275    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    13.399 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.689    14.088    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.212 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.706    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.830 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.349    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.473 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.836    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.960 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.109    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.233 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.112    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.261 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.642    19.903    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.726    20.629 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.235    21.864    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.988 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    21.988    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.501 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.618 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.735 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.735    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.852 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.852    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.969 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.969    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.086 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.086    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.203 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.422 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.422    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.163   112.163    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   112.263 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.545   112.808    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   112.908 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.578   113.486    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.586 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.000    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.100 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.529    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.629 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.927    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.027 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.152    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.252 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.967    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.087 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.940   118.027    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X42Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism              1.174   119.201    
                         clock uncertainty           -0.121   119.080    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.277   119.357    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                        119.357    
                         arrival time                         -23.422    
  -------------------------------------------------------------------
                         slack                                 95.935    

Slack (MET) :             95.991ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.397ns  (logic 2.243ns (66.038%)  route 1.154ns (33.962%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.137 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.137    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                 95.991    

Slack (MET) :             96.007ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.381ns  (logic 2.227ns (65.878%)  route 1.154ns (34.122%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.721ns = ( 117.721 - 110.000 ) 
    Source Clock Delay      (SCD):    9.740ns = ( 19.740 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.483    12.483    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.607 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.689    13.296    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    13.420 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.654    14.074    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.692    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.335    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.459 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.822    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.946 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.095    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.219 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.098    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.149    17.247 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.493    19.740    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.664    20.404 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]/Q
                         net (fo=2, routed)           1.154    21.558    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    21.682 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2/O
                         net (fo=1, routed)           0.000    21.682    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count[288]_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.214 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.328    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.442 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.442    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.556 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.670 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.784    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.898 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.898    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.121 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.121    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_7
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.165   112.165    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.265 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430   112.695    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   112.795 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.554   113.350    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.450 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.863    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.100   113.963 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.392    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.492 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.790    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   114.890 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.015    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.100   115.115 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.830    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.120   115.950 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.771   117.721    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
                         clock pessimism              1.297   119.018    
                         clock uncertainty           -0.121   118.897    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.230   119.127    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]
  -------------------------------------------------------------------
                         required time                        119.127    
                         arrival time                         -23.121    
  -------------------------------------------------------------------
                         slack                                 96.007    

Slack (MET) :             96.035ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.790ns  (logic 2.338ns (61.689%)  route 1.452ns (38.311%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 117.807 - 110.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 19.501 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.476    12.476    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124    12.600 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.433    13.033    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.149    13.182 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.467    13.649    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.332    13.981 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.475    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.599 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.117    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.241 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.605    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.729 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.877    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.001 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.881    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.149    17.030 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    19.501    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.664    20.165 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/Q
                         net (fo=2, routed)           1.452    21.617    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]
    SLICE_X37Y55         LUT1 (Prop_lut1_I0_O)        0.124    21.741 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count[96]_i_2/O
                         net (fo=1, routed)           0.000    21.741    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count[96]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.273 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]_i_1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.957 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.957    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.291 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.291    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]_i_1_n_6
    SLICE_X37Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159   112.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100   112.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354   112.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120   112.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397   113.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268   113.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   113.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100   113.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100   114.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   114.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100   114.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   114.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100   115.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   115.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120   115.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.908   117.807    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/C
                         clock pessimism              1.411   119.218    
                         clock uncertainty           -0.121   119.096    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.230   119.326    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]
  -------------------------------------------------------------------
                         required time                        119.326    
                         arrival time                         -23.291    
  -------------------------------------------------------------------
                         slack                                 96.035    

Slack (MET) :             96.047ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.464ns  (logic 2.207ns (63.719%)  route 1.257ns (36.281%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns = ( 118.747 - 110.000 ) 
    Source Clock Delay      (SCD):    10.614ns = ( 20.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.269ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.494    12.494    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    12.618 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.870    13.489    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.124    13.613 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           1.099    14.711    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.329    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    15.453 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.972    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.096 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.459    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.583 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.732    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.856 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.735    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.149    17.884 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.730    20.614    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X33Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.664    21.278 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/Q
                         net (fo=2, routed)           1.257    22.535    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    23.060 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.630    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.744 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.744    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.078 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.078    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_6
    SLICE_X33Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176   112.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.100   112.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.706   112.983    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100   113.083 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.932   114.015    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.115 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.528    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.628 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.057    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.157 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.455    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.555 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.680    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.780 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.495    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.120   116.615 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.132   118.747    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X33Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/C
                         clock pessimism              1.269   120.016    
                         clock uncertainty           -0.121   119.895    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.230   120.125    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]
  -------------------------------------------------------------------
                         required time                        120.125    
                         arrival time                         -24.078    
  -------------------------------------------------------------------
                         slack                                 96.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.678ns  (logic 0.461ns (68.042%)  route 0.217ns (31.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 13.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.840    13.319    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.527 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.217    13.744    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.904 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.904    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.943 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.943    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.997 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.997    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_7
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          13.997    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.615%)  route 0.122ns (22.385%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 13.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.925    10.925    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    10.970 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.185    11.155    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.045    11.200 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.279    11.479    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.524 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.649    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.694 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.743    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.788 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.957    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    12.002 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.243    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.288 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.562    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.607 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.904    13.511    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.208    13.719 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.122    13.841    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    14.001 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.001    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    14.055 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.055    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_7
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.256    11.256    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    11.312 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.224    11.536    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.056    11.592 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.322    11.914    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.970 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.121    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.177 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.235    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.291 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.489    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.545 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.828    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.884 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.219    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.275 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    14.455    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
                         clock pessimism             -0.668    13.787    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.189    13.976    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]
  -------------------------------------------------------------------
                         required time                        -13.976    
                         arrival time                          14.055    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.472ns (68.552%)  route 0.217ns (31.448%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 13.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.840    13.319    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.527 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.217    13.744    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.904 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.904    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.943 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.943    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    14.008 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.008    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_5
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.008    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (78.059%)  route 0.122ns (21.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 13.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.925    10.925    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    10.970 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.185    11.155    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.045    11.200 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.279    11.479    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.524 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.649    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.694 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.743    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.788 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.957    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    12.002 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.243    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.288 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.562    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.607 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.904    13.511    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.208    13.719 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.122    13.841    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    14.001 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.001    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    14.066 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.066    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_5
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.256    11.256    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    11.312 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.224    11.536    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.056    11.592 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.322    11.914    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.970 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.121    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.177 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.235    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.291 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.489    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.545 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.828    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.884 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.219    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.275 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    14.455    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/C
                         clock pessimism             -0.668    13.787    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.189    13.976    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]
  -------------------------------------------------------------------
                         required time                        -13.976    
                         arrival time                          14.066    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.832 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.832    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_7
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.832    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.290ns = ( 13.290 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.849    10.849    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.894 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.222    11.116    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    11.161 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.221    11.382    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.427 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.552    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.597 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.691 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.860    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.045    11.905 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.092    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.045    12.137 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.410    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.045    12.455 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.835    13.290    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.208    13.498 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/Q
                         net (fo=2, routed)           0.120    13.618    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.778 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.843 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.843    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_5
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.169    11.169    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.273    11.498    design_1_i/HCI_2/inst/mux_out[2]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.554 f  design_1_i/HCI_2/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.260    11.814    design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.870 r  design_1_i/HCI_2/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.021    design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.077 f  design_1_i/HCI_2/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.134    design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.190 r  design_1_i/HCI_2/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.389    design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.445 f  design_1_i/HCI_2/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.669    design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.725 r  design_1_i/HCI_2/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.059    design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.056    13.115 r  design_1_i/HCI_2/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.095    14.210    design_1_i/HCI_2/inst/frequency_counter_instance/out[2]
    SLICE_X39Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/C
                         clock pessimism             -0.660    13.550    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.189    13.739    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          13.843    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.714ns  (logic 0.497ns (69.654%)  route 0.217ns (30.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 13.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.840    13.319    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.527 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.217    13.744    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.904 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.904    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.943 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.943    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    14.033 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.033    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_6
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.033    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.714ns  (logic 0.497ns (69.654%)  route 0.217ns (30.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 13.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.867    10.867    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    10.912 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.137    11.049    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.045    11.094 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.312    11.406    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.451 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.575    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.620 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.669    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.714 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.884    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.045    11.929 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    12.116    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.045    12.161 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.434    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.045    12.479 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.840    13.319    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.208    13.527 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.217    13.744    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.904 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.904    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.943 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.943    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    14.033 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.033    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_4
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.187    11.187    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.243 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.167    11.410    design_1_i/HCI_2/inst/mux_out[6]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.466 f  design_1_i/HCI_2/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.361    11.827    design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    11.883 r  design_1_i/HCI_2/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.033    design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.089 f  design_1_i/HCI_2/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.147    design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.203 r  design_1_i/HCI_2/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.402    design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.056    12.458 f  design_1_i/HCI_2/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.681    design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.056    12.737 r  design_1_i/HCI_2/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.072    design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X45Y132        LUT5 (Prop_lut5_I0_O)        0.056    13.128 r  design_1_i/HCI_2/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.251    14.379    design_1_i/HCI_2/inst/frequency_counter_instance/out[6]
    SLICE_X40Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]/C
                         clock pessimism             -0.649    13.730    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.189    13.919    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203]
  -------------------------------------------------------------------
                         required time                        -13.919    
                         arrival time                          14.033    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.005%)  route 0.122ns (20.995%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 13.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.925    10.925    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    10.970 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.185    11.155    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.045    11.200 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.279    11.479    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.524 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.649    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.694 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.743    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.788 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.957    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    12.002 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.243    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.288 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.562    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.607 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.904    13.511    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.208    13.719 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.122    13.841    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    14.001 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.001    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    14.091 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.091    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_6
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.256    11.256    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    11.312 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.224    11.536    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.056    11.592 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.322    11.914    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.970 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.121    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.177 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.235    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.291 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.489    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.545 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.828    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.884 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.219    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.275 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    14.455    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/C
                         clock pessimism             -0.668    13.787    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.189    13.976    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]
  -------------------------------------------------------------------
                         required time                        -13.976    
                         arrival time                          14.091    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.005%)  route 0.122ns (20.995%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 13.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.925    10.925    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.045    10.970 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.185    11.155    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.045    11.200 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.279    11.479    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.524 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.649    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.694 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.743    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.788 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    11.957    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    12.002 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.243    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.288 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.562    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.607 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.904    13.511    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y58         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.208    13.719 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.122    13.841    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    14.001 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.001    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    14.091 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.091    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_4
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.256    11.256    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.056    11.312 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.224    11.536    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X46Y121        LUT1 (Prop_lut1_I0_O)        0.056    11.592 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.322    11.914    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.970 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.121    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.177 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.235    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.291 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.489    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.545 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.828    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.884 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.219    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.275 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.180    14.455    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X35Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/C
                         clock pessimism             -0.668    13.787    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.189    13.976    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]
  -------------------------------------------------------------------
                         required time                        -13.976    
                         arrival time                          14.091    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y22   design_1_i/clk_wiz_10MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y64     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y59     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y59     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y59     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y59     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y59     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y60     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y65     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X48Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X48Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.970ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.737ns  (logic 2.356ns (63.052%)  route 1.381ns (36.948%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.041 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    44.041    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -44.041    
  -------------------------------------------------------------------
                         slack                                 95.970    

Slack (MET) :             95.991ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.716ns  (logic 2.335ns (62.843%)  route 1.381ns (37.157%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.020 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    44.020    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -44.020    
  -------------------------------------------------------------------
                         slack                                 95.991    

Slack (MET) :             96.054ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.628ns  (logic 1.979ns (54.553%)  route 1.649ns (45.447%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.114ns = ( 138.114 - 130.000 ) 
    Source Clock Delay      (SCD):    9.971ns = ( 39.971 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.430ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.222    39.971    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.283    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.808 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.808    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.922 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.922    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.036 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.036    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.150 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.150    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.598 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.598    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433   138.114    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              1.430   139.544    
                         clock uncertainty           -0.121   139.423    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.653    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                        139.653    
                         arrival time                         -43.598    
  -------------------------------------------------------------------
                         slack                                 96.054    

Slack (MET) :             96.065ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.642ns  (logic 2.261ns (62.088%)  route 1.381ns (37.912%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.946 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.946    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_5
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -43.946    
  -------------------------------------------------------------------
                         slack                                 96.065    

Slack (MET) :             96.075ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.607ns  (logic 1.958ns (54.289%)  route 1.649ns (45.711%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.114ns = ( 138.114 - 130.000 ) 
    Source Clock Delay      (SCD):    9.971ns = ( 39.971 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.430ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.222    39.971    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.283    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.808 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.808    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.922 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.922    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.036 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.036    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.150 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.150    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.577 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.577    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433   138.114    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              1.430   139.544    
                         clock uncertainty           -0.121   139.423    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.653    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                        139.653    
                         arrival time                         -43.577    
  -------------------------------------------------------------------
                         slack                                 96.075    

Slack (MET) :             96.081ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.626ns  (logic 2.245ns (61.921%)  route 1.381ns (38.079%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 138.364 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.707 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.707    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    43.930 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.930    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.465   138.364    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism              1.538   139.902    
                         clock uncertainty           -0.121   139.781    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.230   140.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                        140.011    
                         arrival time                         -43.930    
  -------------------------------------------------------------------
                         slack                                 96.081    

Slack (MET) :             96.149ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.533ns  (logic 1.884ns (53.331%)  route 1.649ns (46.669%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.114ns = ( 138.114 - 130.000 ) 
    Source Clock Delay      (SCD):    9.971ns = ( 39.971 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.430ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.222    39.971    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.283    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.808 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.808    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.922 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.922    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.036 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.036    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.150 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.150    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.503 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.503    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_5
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433   138.114    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism              1.430   139.544    
                         clock uncertainty           -0.121   139.423    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.653    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                        139.653    
                         arrival time                         -43.503    
  -------------------------------------------------------------------
                         slack                                 96.149    

Slack (MET) :             96.165ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.517ns  (logic 1.868ns (53.119%)  route 1.649ns (46.881%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.114ns = ( 138.114 - 130.000 ) 
    Source Clock Delay      (SCD):    9.971ns = ( 39.971 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.430ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.222    39.971    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.664    40.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/Q
                         net (fo=2, routed)           1.649    42.283    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    42.808 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.808    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.922 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.922    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.036 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.036    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.150 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.150    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.264 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.264    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    43.487 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.487    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_7
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.196   132.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100   132.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.348   132.643    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.100   132.743 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.388   133.131    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.231 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.529    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.629 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.754    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   133.854 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417   134.271    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.100   134.371 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.800    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100   134.900 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.559    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.122   135.681 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.433   138.114    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism              1.430   139.544    
                         clock uncertainty           -0.121   139.423    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.230   139.653    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                        139.653    
                         arrival time                         -43.487    
  -------------------------------------------------------------------
                         slack                                 96.165    

Slack (MET) :             96.211ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.584ns  (logic 2.110ns (58.877%)  route 1.474ns (41.123%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.294ns = ( 138.294 - 130.000 ) 
    Source Clock Delay      (SCD):    10.048ns = ( 40.048 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.440ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.507    32.507    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    32.631 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670    33.302    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    33.426 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.472    33.898    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.022 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.516    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    34.640 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.158    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.282 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.646    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.770 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.919    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.124    36.043 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.922    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.149    37.071 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.977    40.048    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.664    40.712 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/Q
                         net (fo=2, routed)           1.474    42.185    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.841 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.841    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.955 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.955    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.069 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.069    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.183 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.183    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.297 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.297    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.631 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.631    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187   132.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   132.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545   132.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100   132.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396   133.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   133.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100   135.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120   135.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.364   138.294    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.440   139.734    
                         clock uncertainty           -0.121   139.613    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.230   139.843    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                        139.843    
                         arrival time                         -43.631    
  -------------------------------------------------------------------
                         slack                                 96.211    

Slack (MET) :             96.212ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.623ns  (logic 2.242ns (61.889%)  route 1.381ns (38.111%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.492ns = ( 138.492 - 130.000 ) 
    Source Clock Delay      (SCD):    10.305ns = ( 40.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.538ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.520    32.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.661    33.305    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.429 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.431    33.860    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.984 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    34.478    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.602 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.121    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.245 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    35.608    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.732 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.881    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    36.884    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.149    37.033 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.272    40.305    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.664    40.969 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/Q
                         net (fo=2, routed)           1.381    42.349    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    43.023 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.023    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.137 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.137    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.365 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.365    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.479 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.479    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.593 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.593    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.927 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.927    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_6
    SLICE_X52Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.195   132.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   132.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.542   132.837    design_1_i/HCI_3/inst/mux_out[7]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   132.937 f  design_1_i/HCI_3/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.361   133.299    design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.399 r  design_1_i/HCI_3/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   133.812    design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y144        LUT6 (Prop_lut6_I0_O)        0.100   133.912 f  design_1_i/HCI_3/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.341    design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.441 r  design_1_i/HCI_3/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   134.739    design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   134.839 f  design_1_i/HCI_3/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.964    design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.100   135.064 r  design_1_i/HCI_3/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   135.779    design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y143        LUT5 (Prop_lut5_I0_O)        0.120   135.899 r  design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.593   138.492    design_1_i/HCI_3/inst/frequency_counter_instance/out[7]
    SLICE_X52Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              1.538   140.030    
                         clock uncertainty           -0.121   139.909    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)        0.230   140.139    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                        140.139    
                         arrival time                         -43.927    
  -------------------------------------------------------------------
                         slack                                 96.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.576ns  (logic 0.459ns (79.645%)  route 0.117ns (20.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 34.497 - 30.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 33.466 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.466    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.674 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.791    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_7
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.497    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
                         clock pessimism             -0.722    33.775    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.964    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]
  -------------------------------------------------------------------
                         required time                        -33.964    
                         arrival time                          34.042    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.587ns  (logic 0.470ns (80.026%)  route 0.117ns (19.974%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 34.497 - 30.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 33.466 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.466    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.674 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.791    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.053 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.053    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_5
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.497    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                         clock pessimism             -0.722    33.775    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.964    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
  -------------------------------------------------------------------
                         required time                        -33.964    
                         arrival time                          34.053    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.583ns  (logic 0.461ns (79.131%)  route 0.122ns (20.869%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 34.429 - 30.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 33.427 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.427    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.757    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.917 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.917    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.956 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    34.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_7
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.429    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]/C
                         clock pessimism             -0.722    33.707    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]
  -------------------------------------------------------------------
                         required time                        -33.896    
                         arrival time                          34.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.612ns  (logic 0.495ns (80.841%)  route 0.117ns (19.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 34.497 - 30.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 33.466 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.466    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.674 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.791    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    34.078 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.078    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_6
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.497    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
                         clock pessimism             -0.722    33.775    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.964    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]
  -------------------------------------------------------------------
                         required time                        -33.964    
                         arrival time                          34.078    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.612ns  (logic 0.495ns (80.841%)  route 0.117ns (19.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 34.497 - 30.000 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 33.466 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.044    33.466    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.208    33.674 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/Q
                         net (fo=2, routed)           0.117    33.791    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    33.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    34.078 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.078    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_4
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    34.497    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
                         clock pessimism             -0.722    33.775    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.189    33.964    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]
  -------------------------------------------------------------------
                         required time                        -33.964    
                         arrival time                          34.078    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.517%)  route 0.122ns (20.482%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 34.429 - 30.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 33.427 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.427    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.757    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.917 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.917    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.956 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.021 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.021    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_5
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.429    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]/C
                         clock pessimism             -0.722    33.707    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142]
  -------------------------------------------------------------------
                         required time                        -33.896    
                         arrival time                          34.021    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.581ns  (logic 0.461ns (79.295%)  route 0.120ns (20.704%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 34.389 - 30.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 33.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.992    33.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.208    33.622 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.120    33.742    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    33.902 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.941 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.941    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    33.995 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/O[0]
                         net (fo=1, routed)           0.000    33.995    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_7
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.245    34.389    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]/C
                         clock pessimism             -0.722    33.667    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.189    33.856    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]
  -------------------------------------------------------------------
                         required time                        -33.856    
                         arrival time                          33.995    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.619ns  (logic 0.497ns (80.345%)  route 0.122ns (19.654%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 34.429 - 30.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 33.427 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.427    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.757    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.917 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.917    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.956 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    34.046 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.046    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_6
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.429    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]/C
                         clock pessimism             -0.722    33.707    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[141]
  -------------------------------------------------------------------
                         required time                        -33.896    
                         arrival time                          34.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.619ns  (logic 0.497ns (80.345%)  route 0.122ns (19.654%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 34.429 - 30.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 33.427 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.006    33.427    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.208    33.635 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/Q
                         net (fo=2, routed)           0.122    33.757    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    33.917 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.917    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.956 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.956    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    34.046 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.046    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_4
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.285    34.429    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]/C
                         clock pessimism             -0.722    33.707    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.189    33.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143]
  -------------------------------------------------------------------
                         required time                        -33.896    
                         arrival time                          34.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.592ns  (logic 0.472ns (79.680%)  route 0.120ns (20.320%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 34.389 - 30.000 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 33.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.833    30.833    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.045    30.878 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.193    31.071    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.044    31.115 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.115    31.230    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.119    31.349 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.473    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.518 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.567    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.612 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.782    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.045    31.827 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    32.058    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.103 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.377    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.045    32.422 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.992    33.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.208    33.622 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]/Q
                         net (fo=2, routed)           0.120    33.742    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    33.902 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    33.941 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.941    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_5
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.195    31.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.056    31.251 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.268    31.519    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.055    31.574 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.134    31.708    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.148    31.856 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.006    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.062 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.120    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.176 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.375    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.056    32.431 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    32.697    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.753 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    33.088    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.056    33.144 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.245    34.389    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]/C
                         clock pessimism             -0.722    33.667    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.189    33.856    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[146]
  -------------------------------------------------------------------
                         required time                        -33.856    
                         arrival time                          34.006    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y20   design_1_i/clk_wiz_10MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y37     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y37     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y37     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y37     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X48Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X48Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X48Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X48Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y47     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X39Y47     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X43Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X43Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X43Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X43Y36     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[302]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X49Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.917ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.149ns  (logic 2.128ns (67.575%)  route 1.021ns (32.425%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 178.491 - 170.000 ) 
    Source Clock Delay      (SCD):    10.811ns = ( 80.811 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.338    80.811    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.475 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.170 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.626    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.960 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.960    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_6
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.294   178.491    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              1.277   179.767    
                         clock uncertainty           -0.121   179.646    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.876    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        179.876    
                         arrival time                         -83.960    
  -------------------------------------------------------------------
                         slack                                 95.917    

Slack (MET) :             95.938ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.128ns  (logic 2.107ns (67.357%)  route 1.021ns (32.643%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 178.491 - 170.000 ) 
    Source Clock Delay      (SCD):    10.811ns = ( 80.811 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.338    80.811    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.475 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.170 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.626    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.939 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.939    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_4
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.294   178.491    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              1.277   179.767    
                         clock uncertainty           -0.121   179.646    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.876    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        179.876    
                         arrival time                         -83.939    
  -------------------------------------------------------------------
                         slack                                 95.938    

Slack (MET) :             96.012ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.054ns  (logic 2.033ns (66.566%)  route 1.021ns (33.434%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 178.491 - 170.000 ) 
    Source Clock Delay      (SCD):    10.811ns = ( 80.811 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.338    80.811    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.475 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.170 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.626    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.865 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.865    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_5
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.294   178.491    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/C
                         clock pessimism              1.277   179.767    
                         clock uncertainty           -0.121   179.646    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.876    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]
  -------------------------------------------------------------------
                         required time                        179.876    
                         arrival time                         -83.865    
  -------------------------------------------------------------------
                         slack                                 96.012    

Slack (MET) :             96.028ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.038ns  (logic 2.017ns (66.390%)  route 1.021ns (33.610%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 178.491 - 170.000 ) 
    Source Clock Delay      (SCD):    10.811ns = ( 80.811 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.277ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.338    80.811    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.664    81.475 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/Q
                         net (fo=2, routed)           1.021    82.496    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    83.170 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.170    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.284 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.398 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.398    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.512 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.626 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.626    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    83.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[0]
                         net (fo=1, routed)           0.000    83.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_7
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.200   172.200    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.100   172.300 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.609   172.909    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.100   173.009 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.425   173.434    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.534 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.840    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   173.940 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.074    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.174 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   174.696    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.100   174.796 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   175.170    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.100   175.270 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.074    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.122   176.196 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.294   178.491    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
                         clock pessimism              1.277   179.767    
                         clock uncertainty           -0.121   179.646    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.230   179.876    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]
  -------------------------------------------------------------------
                         required time                        179.876    
                         arrival time                         -83.849    
  -------------------------------------------------------------------
                         slack                                 96.028    

Slack (MET) :             96.084ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[537]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.576ns  (logic 1.979ns (55.338%)  route 1.597ns (44.662%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 178.401 - 170.000 ) 
    Source Clock Delay      (SCD):    10.209ns = ( 80.209 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.360ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.511    72.511    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X48Y140        LUT6 (Prop_lut6_I0_O)        0.124    72.635 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.569    73.204    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    73.328 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.295    73.622    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    73.746 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.117    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    74.241 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.399    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    74.523 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.114    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    75.238 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    75.730    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.124    75.854 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    76.828    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.152    76.980 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.229    80.209    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X65Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.664    80.873 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/Q
                         net (fo=2, routed)           1.597    82.470    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    82.995 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.995    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.109    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.223    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.337    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.451 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.451    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.785 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[536]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.785    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[536]_i_1_n_6
    SLICE_X65Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[537]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.189   172.189    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X48Y140        LUT6 (Prop_lut6_I0_O)        0.100   172.289 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.476   172.765    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100   172.865 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.249   173.113    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.213 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.519    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.619 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.753    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.853 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.353    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   174.453 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   174.866    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100   174.966 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   175.770    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.122   175.892 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.509   178.401    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X65Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[537]/C
                         clock pessimism              1.360   179.760    
                         clock uncertainty           -0.121   179.639    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.230   179.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[537]
  -------------------------------------------------------------------
                         required time                        179.869    
                         arrival time                         -83.785    
  -------------------------------------------------------------------
                         slack                                 96.084    

Slack (MET) :             96.105ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.555ns  (logic 1.958ns (55.074%)  route 1.597ns (44.926%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 178.401 - 170.000 ) 
    Source Clock Delay      (SCD):    10.209ns = ( 80.209 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.360ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.511    72.511    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X48Y140        LUT6 (Prop_lut6_I0_O)        0.124    72.635 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.569    73.204    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.124    73.328 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.295    73.622    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    73.746 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.117    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    74.241 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.399    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    74.523 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    75.114    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.124    75.238 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    75.730    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.124    75.854 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    76.828    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.152    76.980 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.229    80.209    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X65Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.664    80.873 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/Q
                         net (fo=2, routed)           1.597    82.470    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    82.995 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.995    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.109    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.223    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.337    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.451 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.451    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.764 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[536]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.764    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[536]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.189   172.189    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X48Y140        LUT6 (Prop_lut6_I0_O)        0.100   172.289 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.476   172.765    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100   172.865 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.249   173.113    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.213 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.519    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.619 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.753    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   173.853 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   174.353    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.100   174.453 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   174.866    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100   174.966 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   175.770    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.122   175.892 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.509   178.401    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X65Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539]/C
                         clock pessimism              1.360   179.760    
                         clock uncertainty           -0.121   179.639    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.230   179.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[539]
  -------------------------------------------------------------------
                         required time                        179.869    
                         arrival time                         -83.764    
  -------------------------------------------------------------------
                         slack                                 96.105    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.494ns  (logic 2.110ns (60.390%)  route 1.384ns (39.610%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 178.728 - 170.000 ) 
    Source Clock Delay      (SCD):    10.794ns = ( 80.794 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.810    73.436    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.560 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.854    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.978 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.349    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.473 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.631    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.755 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.805    75.560    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.684 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    76.176    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.300 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.274    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.426 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.368    80.794    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.664    81.458 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/Q
                         net (fo=2, routed)           1.384    82.842    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    83.498 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.498    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.612    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.726    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.954    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.288 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[1]
                         net (fo=1, routed)           0.000    84.288    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_6
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.662   172.944    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.044 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.292    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.392 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.698    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.798 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.932    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.032 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.676   174.708    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.808 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   175.221    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.321 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.125    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.247 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481   178.728    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              1.577   180.305    
                         clock uncertainty           -0.121   180.184    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.414    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                        180.414    
                         arrival time                         -84.288    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.134ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.498ns  (logic 1.976ns (56.483%)  route 1.522ns (43.517%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 178.165 - 170.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 80.001 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.360ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.520    72.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.124    72.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.286    72.930    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.124    73.054 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.433    73.487    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.124    73.611 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.504    74.115    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.124    74.239 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    74.684    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    74.808 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.179    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    75.303 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    75.461    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    75.585 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    76.464    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.149    76.613 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.387    80.001    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.664    80.665 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           1.522    82.187    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    82.709 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.823 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.823    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.937    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.051    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.165    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.499 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.499    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_6
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195   172.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100   172.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236   172.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100   172.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365   172.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100   173.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424   173.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100   173.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   173.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120   175.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.595   178.165    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/C
                         clock pessimism              1.360   179.525    
                         clock uncertainty           -0.121   179.403    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.230   179.633    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]
  -------------------------------------------------------------------
                         required time                        179.633    
                         arrival time                         -83.499    
  -------------------------------------------------------------------
                         slack                                 96.134    

Slack (MET) :             96.147ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.473ns  (logic 2.089ns (60.150%)  route 1.384ns (39.850%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 178.728 - 170.000 ) 
    Source Clock Delay      (SCD):    10.794ns = ( 80.794 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.502    72.502    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.124    72.626 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.810    73.436    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.560 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.294    73.854    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    73.978 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.349    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.473 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.631    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.755 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.805    75.560    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.124    75.684 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    76.176    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.300 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.274    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.152    77.426 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.368    80.794    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.664    81.458 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/Q
                         net (fo=2, routed)           1.384    82.842    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    83.498 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.498    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.612    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.726    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.954    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.267 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1/O[3]
                         net (fo=1, routed)           0.000    84.267    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]_i_1_n_4
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.182   172.182    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100   172.282 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.662   172.944    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.044 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.248   173.292    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.392 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   173.698    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.798 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   173.932    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.032 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.676   174.708    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.100   174.808 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   175.221    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.321 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.125    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.122   176.247 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481   178.728    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X64Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism              1.577   180.305    
                         clock uncertainty           -0.121   180.184    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.230   180.414    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                        180.414    
                         arrival time                         -84.267    
  -------------------------------------------------------------------
                         slack                                 96.147    

Slack (MET) :             96.155ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.477ns  (logic 1.955ns (56.220%)  route 1.522ns (43.780%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 178.165 - 170.000 ) 
    Source Clock Delay      (SCD):    10.001ns = ( 80.001 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.360ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.520    72.520    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.124    72.644 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.286    72.930    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.124    73.054 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.433    73.487    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.124    73.611 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.504    74.115    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.124    74.239 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    74.684    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    74.808 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.179    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    75.303 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    75.461    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    75.585 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    76.464    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.149    76.613 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.387    80.001    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.664    80.665 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           1.522    82.187    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    82.709 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.823 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.823    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.937    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.051    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.165    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.478 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.478    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_4
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195   172.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100   172.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236   172.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100   172.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365   172.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100   173.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424   173.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100   173.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   173.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   174.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100   174.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120   175.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.595   178.165    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/C
                         clock pessimism              1.360   179.525    
                         clock uncertainty           -0.121   179.403    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.230   179.633    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]
  -------------------------------------------------------------------
                         required time                        179.633    
                         arrival time                         -83.478    
  -------------------------------------------------------------------
                         slack                                 96.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.619ns  (logic 0.422ns (68.150%)  route 0.197ns (31.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 74.414 - 70.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 73.475 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.876    70.876    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.045    70.921 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.122    71.043    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.048    71.091 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.096    71.187    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.119    71.306 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.475    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.520 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    71.707    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.752 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.876    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.921 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.970    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    72.015 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.310    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.044    72.354 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.121    73.475    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.208    73.683 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/Q
                         net (fo=2, routed)           0.197    73.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.040 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.094 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.094    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_7
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.199    71.199    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.255 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.176    71.430    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.059    71.489 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.113    71.603    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.148    71.751 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    71.949    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.005 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    72.229    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.285 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    72.435    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.491 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.549    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.605 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    72.968    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.055    73.023 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.391    74.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]/C
                         clock pessimism             -0.669    73.745    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.189    73.934    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]
  -------------------------------------------------------------------
                         required time                        -73.934    
                         arrival time                          74.094    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.630ns  (logic 0.433ns (68.706%)  route 0.197ns (31.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 74.414 - 70.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 73.475 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.876    70.876    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.045    70.921 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.122    71.043    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.048    71.091 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.096    71.187    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.119    71.306 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.475    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.520 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    71.707    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.752 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.876    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.921 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.970    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    72.015 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.310    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.044    72.354 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.121    73.475    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.208    73.683 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/Q
                         net (fo=2, routed)           0.197    73.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.040 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_5
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.199    71.199    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.255 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.176    71.430    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.059    71.489 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.113    71.603    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.148    71.751 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    71.949    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.005 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    72.229    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.285 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    72.435    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.491 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.549    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.605 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    72.968    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.055    73.023 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.391    74.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/C
                         clock pessimism             -0.669    73.745    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.189    73.934    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]
  -------------------------------------------------------------------
                         required time                        -73.934    
                         arrival time                          74.105    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.768ns  (logic 0.462ns (60.122%)  route 0.306ns (39.878%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 74.867 - 70.000 ) 
    Source Clock Delay      (SCD):    3.766ns = ( 73.766 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.165    73.766    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.208    73.974 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/Q
                         net (fo=2, routed)           0.306    74.281    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    74.481 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.535 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.535    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_7
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.569    74.867    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]/C
                         clock pessimism             -0.697    74.170    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.359    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]
  -------------------------------------------------------------------
                         required time                        -74.359    
                         arrival time                          74.535    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.779ns  (logic 0.473ns (60.685%)  route 0.306ns (39.316%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 74.867 - 70.000 ) 
    Source Clock Delay      (SCD):    3.766ns = ( 73.766 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.165    73.766    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.208    73.974 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/Q
                         net (fo=2, routed)           0.306    74.281    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    74.481 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.546 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.546    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.569    74.867    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]/C
                         clock pessimism             -0.697    74.170    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.359    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[458]
  -------------------------------------------------------------------
                         required time                        -74.359    
                         arrival time                          74.546    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.655ns  (logic 0.458ns (69.900%)  route 0.197ns (30.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 74.414 - 70.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 73.475 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.876    70.876    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.045    70.921 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.122    71.043    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.048    71.091 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.096    71.187    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.119    71.306 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.475    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.520 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    71.707    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.752 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.876    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.921 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.970    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    72.015 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.310    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.044    72.354 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.121    73.475    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.208    73.683 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/Q
                         net (fo=2, routed)           0.197    73.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.040 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    74.130 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[1]
                         net (fo=1, routed)           0.000    74.130    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_6
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.199    71.199    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.255 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.176    71.430    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.059    71.489 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.113    71.603    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.148    71.751 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    71.949    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.005 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    72.229    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.285 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    72.435    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.491 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.549    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.605 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    72.968    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.055    73.023 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.391    74.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/C
                         clock pessimism             -0.669    73.745    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.189    73.934    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]
  -------------------------------------------------------------------
                         required time                        -73.934    
                         arrival time                          74.130    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.655ns  (logic 0.458ns (69.900%)  route 0.197ns (30.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 74.414 - 70.000 ) 
    Source Clock Delay      (SCD):    3.475ns = ( 73.475 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.876    70.876    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.045    70.921 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.122    71.043    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.048    71.091 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.096    71.187    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.119    71.306 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.475    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    71.520 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    71.707    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.752 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.876    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.921 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.970    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.045    72.015 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.310    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.044    72.354 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.121    73.475    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.208    73.683 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/Q
                         net (fo=2, routed)           0.197    73.880    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    74.040 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    74.130 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[3]
                         net (fo=1, routed)           0.000    74.130    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_4
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.199    71.199    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.255 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.176    71.430    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.059    71.489 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.113    71.603    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.148    71.751 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    71.949    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.005 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    72.229    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.285 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    72.435    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.491 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.549    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.605 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    72.968    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.055    73.023 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.391    74.414    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/C
                         clock pessimism             -0.669    73.745    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.189    73.934    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]
  -------------------------------------------------------------------
                         required time                        -73.934    
                         arrival time                          74.130    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.699ns  (logic 0.462ns (66.118%)  route 0.237ns (33.883%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 74.726 - 70.000 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 73.723 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.861    70.861    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.045    70.906 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.248    71.154    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.045    71.199 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.163    71.362    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.407 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.631    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.676 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.212    73.723    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.208    73.931 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/Q
                         net (fo=2, routed)           0.237    74.168    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    74.368 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.368    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.422 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.422    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.184    71.184    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.056    71.240 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.347    71.587    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.056    71.643 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.190    71.832    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.888 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.149    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.205 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.404    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.460 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.618    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.674 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.741    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.797 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.160    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.215 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.511    74.726    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X61Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism             -0.705    74.021    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.189    74.210    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                        -74.210    
                         arrival time                          74.422    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.804ns  (logic 0.498ns (61.907%)  route 0.306ns (38.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 74.867 - 70.000 ) 
    Source Clock Delay      (SCD):    3.766ns = ( 73.766 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.165    73.766    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.208    73.974 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/Q
                         net (fo=2, routed)           0.306    74.281    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    74.481 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    74.571 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[1]
                         net (fo=1, routed)           0.000    74.571    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_6
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.569    74.867    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]/C
                         clock pessimism             -0.697    74.170    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.359    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[457]
  -------------------------------------------------------------------
                         required time                        -74.359    
                         arrival time                          74.571    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.804ns  (logic 0.498ns (61.907%)  route 0.306ns (38.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 74.867 - 70.000 ) 
    Source Clock Delay      (SCD):    3.766ns = ( 73.766 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.879    70.879    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.045    70.924 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.251    71.175    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.045    71.220 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.184    71.404    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.449 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.581    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.626 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.684    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    71.729 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.961    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.045    72.006 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.176    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.045    72.221 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.556    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.045    72.601 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.165    73.766    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.208    73.974 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/Q
                         net (fo=2, routed)           0.306    74.281    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    74.481 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.481    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    74.571 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/O[3]
                         net (fo=1, routed)           0.000    74.571    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_4
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.203    71.203    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.056    71.259 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.335    71.594    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.056    71.650 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.219    71.869    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    71.925 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.083    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.139 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.206    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.262 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.529    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.056    72.585 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.784    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.056    72.840 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.242    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.056    73.298 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.569    74.867    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]/C
                         clock pessimism             -0.697    74.170    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.189    74.359    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459]
  -------------------------------------------------------------------
                         required time                        -74.359    
                         arrival time                          74.571    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.655ns  (logic 0.422ns (64.405%)  route 0.233ns (35.595%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 74.394 - 70.000 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 73.328 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.868    70.868    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.913 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.194    71.107    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.152 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.096    71.249    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.294 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    71.418    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.463 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    71.512    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.557 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    71.727    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.772 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.249    72.021    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.045    72.066 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    72.339    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.045    72.384 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.944    73.328    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y43         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.208    73.536 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.233    73.769    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    73.929 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.929    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    73.983 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/O[0]
                         net (fo=1, routed)           0.000    73.983    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_7
    SLICE_X41Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.194    71.194    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.250 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.284    71.534    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.590 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.113    71.703    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.759 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    71.910    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    71.966 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.024    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.080 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.279    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.335 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.292    72.627    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.683 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    73.017    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.056    73.073 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.321    74.394    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y44         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
                         clock pessimism             -0.816    73.578    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.189    73.767    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]
  -------------------------------------------------------------------
                         required time                        -73.767    
                         arrival time                          73.983    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 70.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y19   design_1_i/clk_wiz_10MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y42     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y44     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y43     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X41Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y41     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y39     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X40Y40     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       96.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.121ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.258ns  (logic 2.128ns (65.312%)  route 1.130ns (34.688%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 198.221 - 190.000 ) 
    Source Clock Delay      (SCD):    10.138ns = ( 100.138 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.582   100.138    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y66         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.664   100.802 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/Q
                         net (fo=2, routed)           1.130   101.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   102.606 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.606    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.720 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.834 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.834    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.948 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.948    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.062    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.396 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.396    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_6
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.852   198.221    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/C
                         clock pessimism              1.187   199.408    
                         clock uncertainty           -0.121   199.287    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.517    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]
  -------------------------------------------------------------------
                         required time                        199.517    
                         arrival time                        -103.396    
  -------------------------------------------------------------------
                         slack                                 96.121    

Slack (MET) :             96.122ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.563ns  (logic 2.338ns (65.620%)  route 1.225ns (34.380%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 198.339 - 190.000 ) 
    Source Clock Delay      (SCD):    9.950ns = ( 99.950 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.395    99.950    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.614 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.839    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.963 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.963    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.495 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.495    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.609 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.609    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.723 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.723    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.837 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.837    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.951    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.179 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.179    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.513 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.513    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_6
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.971   198.339    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/C
                         clock pessimism              1.187   199.526    
                         clock uncertainty           -0.121   199.405    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.635    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]
  -------------------------------------------------------------------
                         required time                        199.635    
                         arrival time                        -103.513    
  -------------------------------------------------------------------
                         slack                                 96.122    

Slack (MET) :             96.142ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.237ns  (logic 2.107ns (65.087%)  route 1.130ns (34.913%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 198.221 - 190.000 ) 
    Source Clock Delay      (SCD):    10.138ns = ( 100.138 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.582   100.138    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y66         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.664   100.802 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/Q
                         net (fo=2, routed)           1.130   101.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   102.606 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.606    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.720 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.834 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.834    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.948 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.948    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.062    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.375 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[3]
                         net (fo=1, routed)           0.000   103.375    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.852   198.221    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]/C
                         clock pessimism              1.187   199.408    
                         clock uncertainty           -0.121   199.287    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.517    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[443]
  -------------------------------------------------------------------
                         required time                        199.517    
                         arrival time                        -103.375    
  -------------------------------------------------------------------
                         slack                                 96.142    

Slack (MET) :             96.143ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.542ns  (logic 2.317ns (65.416%)  route 1.225ns (34.584%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 198.339 - 190.000 ) 
    Source Clock Delay      (SCD):    9.950ns = ( 99.950 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.395    99.950    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.614 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.839    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.963 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.963    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.495 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.495    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.609 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.609    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.723 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.723    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.837 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.837    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.951    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.179 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.179    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.492 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[3]
                         net (fo=1, routed)           0.000   103.492    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.971   198.339    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/C
                         clock pessimism              1.187   199.526    
                         clock uncertainty           -0.121   199.405    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.635    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]
  -------------------------------------------------------------------
                         required time                        199.635    
                         arrival time                        -103.492    
  -------------------------------------------------------------------
                         slack                                 96.143    

Slack (MET) :             96.183ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.425ns  (logic 1.979ns (57.783%)  route 1.446ns (42.218%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 197.794 - 190.000 ) 
    Source Clock Delay      (SCD):    9.408ns = ( 99.408 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.704    92.704    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.828 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.161    92.989    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    93.113 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.679    93.792    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    93.916 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.507    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    94.631 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.076    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.200 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.571    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.695 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    95.853    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.977 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    96.856    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.149    97.005 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.403    99.408    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664   100.072 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/Q
                         net (fo=2, routed)           1.446   101.518    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   102.043 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.043    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.157 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.157    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.271 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.271    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.385 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.385    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.499 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.499    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.833 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000   102.833    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_6
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.353   192.353    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.453 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.135   192.588    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   192.688 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.576   193.264    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   193.364 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   193.864    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   193.964 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.338    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   194.438 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   194.744    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   194.844 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.978    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   195.078 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   195.793    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120   195.913 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.881   197.794    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C
                         clock pessimism              1.113   198.907    
                         clock uncertainty           -0.121   198.786    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)        0.230   199.016    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]
  -------------------------------------------------------------------
                         required time                        199.016    
                         arrival time                        -102.833    
  -------------------------------------------------------------------
                         slack                                 96.183    

Slack (MET) :             96.204ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.404ns  (logic 1.958ns (57.522%)  route 1.446ns (42.478%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 197.794 - 190.000 ) 
    Source Clock Delay      (SCD):    9.408ns = ( 99.408 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.704    92.704    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.828 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.161    92.989    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.124    93.113 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.679    93.792    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    93.916 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    94.507    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    94.631 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.076    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.200 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    95.571    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.695 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    95.853    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.124    95.977 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    96.856    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.149    97.005 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.403    99.408    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664   100.072 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/Q
                         net (fo=2, routed)           1.446   101.518    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525   102.043 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.043    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.157 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.157    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.271 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.271    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.385 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.385    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.499 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.499    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   102.812 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000   102.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_4
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.353   192.353    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.453 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.135   192.588    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.100   192.688 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.576   193.264    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   193.364 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   193.864    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   193.964 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.338    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   194.438 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   194.744    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   194.844 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.978    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100   195.078 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   195.793    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120   195.913 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.881   197.794    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]/C
                         clock pessimism              1.113   198.907    
                         clock uncertainty           -0.121   198.786    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)        0.230   199.016    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511]
  -------------------------------------------------------------------
                         required time                        199.016    
                         arrival time                        -102.812    
  -------------------------------------------------------------------
                         slack                                 96.204    

Slack (MET) :             96.211ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.496ns  (logic 2.338ns (66.868%)  route 1.158ns (33.132%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 197.916 - 190.000 ) 
    Source Clock Delay      (SCD):    9.846ns = ( 99.846 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.515    92.515    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.124    92.639 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.466    93.105    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.149    93.254 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.665    93.919    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.355    94.274 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    94.645    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    94.769 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    94.927    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.051 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.642    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.766 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    96.211    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    96.335 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    97.332    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.152    97.484 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.362    99.846    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.664   100.510 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/Q
                         net (fo=2, routed)           1.158   101.668    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124   101.792 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2/O
                         net (fo=1, routed)           0.000   101.792    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.324 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.324    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.438 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.438    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.552 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.552    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.666 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.666    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.780 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.780    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.894 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.894    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.008 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.008    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.342 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[1]
                         net (fo=1, routed)           0.000   103.342    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_6
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.195   192.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.100   192.295 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.301   192.596    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.120   192.716 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.565   193.281    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.286   193.567 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   193.873    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   193.973 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.107    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.207 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.707    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.807 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   195.181    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   195.281 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818   196.099    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.122   196.221 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.696   197.916    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              1.528   199.444    
                         clock uncertainty           -0.121   199.323    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.230   199.553    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        199.553    
                         arrival time                        -103.342    
  -------------------------------------------------------------------
                         slack                                 96.211    

Slack (MET) :             96.216ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.163ns  (logic 2.033ns (64.270%)  route 1.130ns (35.730%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 198.221 - 190.000 ) 
    Source Clock Delay      (SCD):    10.138ns = ( 100.138 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.582   100.138    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y66         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.664   100.802 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/Q
                         net (fo=2, routed)           1.130   101.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   102.606 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.606    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.720 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.834 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.834    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.948 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.948    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.062    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.301 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/O[2]
                         net (fo=1, routed)           0.000   103.301    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_5
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.852   198.221    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                         clock pessimism              1.187   199.408    
                         clock uncertainty           -0.121   199.287    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.230   199.517    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
  -------------------------------------------------------------------
                         required time                        199.517    
                         arrival time                        -103.301    
  -------------------------------------------------------------------
                         slack                                 96.216    

Slack (MET) :             96.217ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.468ns  (logic 2.243ns (64.679%)  route 1.225ns (35.322%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 198.339 - 190.000 ) 
    Source Clock Delay      (SCD):    9.950ns = ( 99.950 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.187ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          3.133    93.133    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.124    93.257 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.171    93.428    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.124    93.552 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.791    94.343    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    94.467 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.057    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.124    95.181 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    95.626    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    96.121    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.245 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    96.403    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.124    96.527 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.407    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.149    97.556 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.395    99.950    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.664   100.614 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/Q
                         net (fo=2, routed)           1.225   101.839    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124   101.963 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2/O
                         net (fo=1, routed)           0.000   101.963    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count[416]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.495 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.495    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.609 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.609    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.723 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.723    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.837 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.837    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.951    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[436]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.179 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.179    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.418 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[2]
                         net (fo=1, routed)           0.000   103.418    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.723   192.723    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.100   192.823 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.132   192.955    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.100   193.055 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.665   193.720    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   193.820 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.319    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.100   194.419 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   194.794    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   194.894 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   195.199    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.299 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   195.434    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.100   195.534 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.249    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.120   196.369 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.971   198.339    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/C
                         clock pessimism              1.187   199.526    
                         clock uncertainty           -0.121   199.405    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.230   199.635    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]
  -------------------------------------------------------------------
                         required time                        199.635    
                         arrival time                        -103.418    
  -------------------------------------------------------------------
                         slack                                 96.217    

Slack (MET) :             96.232ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.475ns  (logic 2.317ns (66.668%)  route 1.158ns (33.332%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 197.916 - 190.000 ) 
    Source Clock Delay      (SCD):    9.846ns = ( 99.846 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.515    92.515    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.124    92.639 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.466    93.105    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.149    93.254 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.665    93.919    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.355    94.274 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    94.645    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    94.769 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    94.927    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.051 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.591    95.642    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    95.766 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    96.211    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.124    96.335 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    97.332    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.152    97.484 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.362    99.846    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.664   100.510 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/Q
                         net (fo=2, routed)           1.158   101.668    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124   101.792 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2/O
                         net (fo=1, routed)           0.000   101.792    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count[448]_i_2_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.324 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.324    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.438 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.438    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]_i_1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.552 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.552    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456]_i_1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.666 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.666    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460]_i_1_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.780 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.780    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]_i_1_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.894 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.894    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.008 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.008    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.321 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1/O[3]
                         net (fo=1, routed)           0.000   103.321    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]_i_1_n_4
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.195   192.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y124        LUT6 (Prop_lut6_I0_O)        0.100   192.295 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.301   192.596    design_1_i/HCI_2/inst/mux_out[14]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.120   192.716 f  design_1_i/HCI_2/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.565   193.281    design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.286   193.567 r  design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   193.873    design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   193.973 f  design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   194.107    design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.207 r  design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500   194.707    design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.100   194.807 f  design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374   195.181    design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100   195.281 r  design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.818   196.099    design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y131        LUT5 (Prop_lut5_I0_O)        0.122   196.221 r  design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.696   197.916    design_1_i/HCI_2/inst/frequency_counter_instance/out[14]
    SLICE_X49Y70         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              1.528   199.444    
                         clock uncertainty           -0.121   199.323    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.230   199.553    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        199.553    
                         arrival time                        -103.321    
  -------------------------------------------------------------------
                         slack                                 96.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.643%)  route 0.122ns (22.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 94.488 - 90.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 93.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.122    91.122    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.167 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.219    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.264 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.562    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.831    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.876 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.047    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.092 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.223    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.268 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.326    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.371 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.667    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.711 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.865    93.576    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    94.119 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.119    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.472    91.472    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.528 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.596    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.652 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    92.002    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.058 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.318    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.374 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.573    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.629 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.787    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.843 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.910    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.966 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.330    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.385 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.104    94.488    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]/C
                         clock pessimism             -0.674    93.814    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]
  -------------------------------------------------------------------
                         required time                        -94.003    
                         arrival time                          94.119    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (78.086%)  route 0.122ns (21.914%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 94.488 - 90.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 93.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.122    91.122    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.167 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.219    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.264 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.562    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.831    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.876 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.047    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.092 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.223    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.268 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.326    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.371 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.667    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.711 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.865    93.576    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    94.130 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.130    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.472    91.472    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.528 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.596    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.652 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    92.002    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.058 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.318    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.374 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.573    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.629 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.787    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.843 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.910    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.966 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.330    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.385 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.104    94.488    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]/C
                         clock pessimism             -0.674    93.814    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[446]
  -------------------------------------------------------------------
                         required time                        -94.003    
                         arrival time                          94.130    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.806%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 94.278 - 90.000 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 93.390 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.885    90.885    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.930 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.222    91.152    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.044    91.196 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.268    91.464    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.112    91.576 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    91.700    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.745 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    91.794    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.839 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.009    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165    92.219    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.264 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    92.537    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.045    92.582 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.807    93.390    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.208    93.598 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/Q
                         net (fo=2, routed)           0.120    93.718    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.878 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.878    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.932 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.932    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_7
    SLICE_X41Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.205    91.205    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.261 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.273    91.534    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.055    91.589 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.307    91.896    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.140    92.036 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.186    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.242 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.300    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.356 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.555    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.611 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194    92.805    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.861 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.195    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.251 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.027    94.278    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/C
                         clock pessimism             -0.669    93.609    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.189    93.798    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]
  -------------------------------------------------------------------
                         required time                        -93.798    
                         arrival time                          93.932    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.806%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    3.403ns = ( 93.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.180    91.180    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.049    91.274    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.319 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.164    91.483    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.528 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.753    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.798 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    91.970    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.015 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.147    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.192 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.250    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.295 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.591    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.044    92.635 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.768    93.403    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.208    93.611 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/Q
                         net (fo=2, routed)           0.120    93.731    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.891 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.891    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.945 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.945    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_7
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
                         clock pessimism             -0.731    93.613    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.189    93.802    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]
  -------------------------------------------------------------------
                         required time                        -93.802    
                         arrival time                          93.945    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 94.278 - 90.000 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 93.390 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.885    90.885    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.930 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.222    91.152    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.044    91.196 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.268    91.464    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.112    91.576 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    91.700    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.745 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    91.794    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.839 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.009    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165    92.219    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.264 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    92.537    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.045    92.582 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.807    93.390    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.208    93.598 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/Q
                         net (fo=2, routed)           0.120    93.718    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.878 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.878    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    93.943 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.943    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_5
    SLICE_X41Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.205    91.205    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.261 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.273    91.534    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.055    91.589 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.307    91.896    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.140    92.036 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.186    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.242 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.300    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.356 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.555    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.611 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194    92.805    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.861 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.195    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.251 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.027    94.278    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/C
                         clock pessimism             -0.669    93.609    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.189    93.798    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]
  -------------------------------------------------------------------
                         required time                        -93.798    
                         arrival time                          93.943    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.806%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 94.216 - 90.000 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 93.359 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.875    90.875    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.920 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.221    91.142    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.045    91.187 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.149    91.335    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.380 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.605    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.650 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    91.850    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    91.895 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.027    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.072 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.130    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.175 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.470    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.514 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.845    93.359    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.208    93.567 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/Q
                         net (fo=2, routed)           0.120    93.688    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.848 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.848    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.902 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.902    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_7
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.195    91.195    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.251 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.272    91.524    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X45Y123        LUT1 (Prop_lut1_I0_O)        0.056    91.580 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.168    91.747    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.803 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.064    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.120 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.349    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.405 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.563    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.619 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.686    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.742 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.105    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.160 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    94.216    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X51Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                         clock pessimism             -0.654    93.562    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.189    93.751    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
  -------------------------------------------------------------------
                         required time                        -93.751    
                         arrival time                          93.902    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.032%)  route 0.122ns (20.968%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 94.488 - 90.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 93.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.122    91.122    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.167 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.219    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.264 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.562    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.831    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.876 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.047    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.092 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.223    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.268 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.326    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.371 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.667    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.711 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.865    93.576    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    94.155 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.155    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_6
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.472    91.472    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.528 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.596    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.652 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    92.002    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.058 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.318    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.374 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.573    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.629 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.787    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.843 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.910    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.966 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.330    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.385 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.104    94.488    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]/C
                         clock pessimism             -0.674    93.814    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[445]
  -------------------------------------------------------------------
                         required time                        -94.003    
                         arrival time                          94.155    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.032%)  route 0.122ns (20.968%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 94.488 - 90.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 93.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.122    91.122    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.167 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.052    91.219    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.264 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.298    91.562    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.831    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.045    91.876 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.047    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.092 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.223    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.268 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.326    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.045    92.371 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.667    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.044    92.711 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.865    93.576    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y71         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.208    93.784 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]/Q
                         net (fo=2, routed)           0.122    93.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    94.155 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.155    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[444]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.472    91.472    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.528 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.068    91.596    design_1_i/HCI_2/inst/mux_out[13]
    SLICE_X46Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.652 f  design_1_i/HCI_2/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.350    92.002    design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.058 r  design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.318    design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y134        LUT6 (Prop_lut6_I0_O)        0.056    92.374 f  design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.573    design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.629 r  design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.787    design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.843 f  design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.910    design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y133        LUT6 (Prop_lut6_I0_O)        0.056    92.966 r  design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.330    design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y133        LUT5 (Prop_lut5_I0_O)        0.055    93.385 r  design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.104    94.488    design_1_i/HCI_2/inst/frequency_counter_instance/out[13]
    SLICE_X43Y72         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]/C
                         clock pessimism             -0.674    93.814    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.189    94.003    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[447]
  -------------------------------------------------------------------
                         required time                        -94.003    
                         arrival time                          94.155    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    3.403ns = ( 93.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.180    91.180    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.225 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.049    91.274    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.045    91.319 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.164    91.483    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.528 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.753    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.798 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    91.970    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.015 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.147    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.192 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.250    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.295 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.591    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.044    92.635 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.768    93.403    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.208    93.611 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/Q
                         net (fo=2, routed)           0.120    93.731    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.891 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.891    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    93.956 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.956    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_5
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/C
                         clock pessimism             -0.731    93.613    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.189    93.802    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]
  -------------------------------------------------------------------
                         required time                        -93.802    
                         arrival time                          93.956    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.540ns  (logic 0.422ns (78.134%)  route 0.118ns (21.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 94.202 - 90.000 ) 
    Source Clock Delay      (SCD):    3.338ns = ( 93.338 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.885    90.885    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.930 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.222    91.152    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.044    91.196 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.268    91.464    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.112    91.576 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    91.700    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.745 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    91.794    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    91.839 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.009    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.165    92.219    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.264 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    92.537    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.045    92.582 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.756    93.338    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y66         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.208    93.546 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/Q
                         net (fo=2, routed)           0.118    93.664    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    93.824 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.824    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    93.878 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.878    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_7
    SLICE_X41Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.205    91.205    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.261 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.273    91.534    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X44Y123        LUT1 (Prop_lut1_I0_O)        0.055    91.589 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.307    91.896    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.140    92.036 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.186    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.242 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.300    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.356 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.555    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.611 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.194    92.805    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.861 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.195    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.251 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.950    94.202    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X41Y67         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/C
                         clock pessimism             -0.669    93.533    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.189    93.722    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]
  -------------------------------------------------------------------
                         required time                        -93.722    
                         arrival time                          93.878    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 90.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y21   design_1_i/clk_wiz_10MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X42Y66     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[387]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X51Y63     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y62     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y67     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y67     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y23   design_1_i/clk_wiz_10MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :          320  Failing Endpoints,  Worst Slack       -1.948ns,  Total Violation     -326.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.456ns (4.620%)  route 9.414ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        7.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.110ns = ( 11.610 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.414    12.955    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.769    11.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.247    11.363    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    11.007    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.456ns (4.620%)  route 9.414ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        7.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.110ns = ( 11.610 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.414    12.955    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.769    11.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.247    11.363    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    11.007    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.456ns (4.620%)  route 9.414ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        7.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.110ns = ( 11.610 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.414    12.955    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.769    11.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.247    11.363    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    11.007    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 0.456ns (4.620%)  route 9.414ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        7.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.110ns = ( 11.610 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.414    12.955    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.769    11.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y24         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.247    11.363    
    SLICE_X82Y24         FDRE (Setup_fdre_C_R)       -0.356    11.007    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 0.456ns (4.739%)  route 9.166ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 11.521 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.166    12.707    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.680    11.521    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.247    11.273    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.917    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 0.456ns (4.739%)  route 9.166ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 11.521 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.166    12.707    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.680    11.521    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.247    11.273    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.917    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 0.456ns (4.739%)  route 9.166ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 11.521 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.166    12.707    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.680    11.521    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.247    11.273    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.917    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 0.456ns (4.739%)  route 9.166ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 11.521 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.166    12.707    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.328     5.010    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.110 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.430     5.540    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.100     5.640 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.621     6.262    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.362 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.660    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.760 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     6.885    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.985 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446     7.431    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.531 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.960    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.060 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.719    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122     8.841 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.680    11.521    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X82Y27         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.247    11.273    
    SLICE_X82Y27         FDRE (Setup_fdre_C_R)       -0.356    10.917    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 0.456ns (4.441%)  route 9.811ns (95.559%))
  Logic Levels:           0  
  Clock Path Skew:        7.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.710ns = ( 12.210 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.811    13.352    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.328    12.210    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/C
                         clock pessimism              0.000    12.210    
                         clock uncertainty           -0.247    11.962    
    SLICE_X90Y18         FDRE (Setup_fdre_C_R)       -0.356    11.606    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                 -1.746    

Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 0.456ns (4.441%)  route 9.811ns (95.559%))
  Logic Levels:           0  
  Clock Path Skew:        7.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.710ns = ( 12.210 - 1.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.811    13.352    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X90Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.340     5.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.430     5.553    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.653 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.628     6.281    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.381 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.794    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.894 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.323    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.423 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.721    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.821 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.946    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.046 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.762    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120     8.882 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.328    12.210    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X90Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/C
                         clock pessimism              0.000    12.210    
                         clock uncertainty           -0.247    11.962    
    SLICE_X90Y18         FDRE (Setup_fdre_C_R)       -0.356    11.606    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                 -1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.942ns  (logic 0.367ns (5.287%)  route 6.575ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        9.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.895ns = ( 18.395 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.575    19.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.367    18.395    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                         clock pessimism              0.000    18.395    
                         clock uncertainty            0.247    18.642    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
  -------------------------------------------------------------------
                         required time                        -18.830    
                         arrival time                          19.737    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.942ns  (logic 0.367ns (5.287%)  route 6.575ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        9.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.895ns = ( 18.395 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.575    19.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.367    18.395    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/C
                         clock pessimism              0.000    18.395    
                         clock uncertainty            0.247    18.642    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]
  -------------------------------------------------------------------
                         required time                        -18.830    
                         arrival time                          19.737    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.942ns  (logic 0.367ns (5.287%)  route 6.575ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        9.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.895ns = ( 18.395 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.575    19.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.367    18.395    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/C
                         clock pessimism              0.000    18.395    
                         clock uncertainty            0.247    18.642    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]
  -------------------------------------------------------------------
                         required time                        -18.830    
                         arrival time                          19.737    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.942ns  (logic 0.367ns (5.287%)  route 6.575ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        9.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.895ns = ( 18.395 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.575    19.737    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.666    10.463    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.587 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.670    11.257    design_1_i/HCI_6/inst/mux_out[8]
    SLICE_X90Y146        LUT1 (Prop_lut1_I0_O)        0.124    11.381 f  design_1_i/HCI_6/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.541    11.922    design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  design_1_i/HCI_6/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.410    design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.534 f  design_1_i/HCI_6/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.683    design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    12.807 r  design_1_i/HCI_6/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.303    design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.427 f  design_1_i/HCI_6/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.945    design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/HCI_6/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.877    design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X85Y145        LUT5 (Prop_lut5_I0_O)        0.152    15.029 r  design_1_i/HCI_6/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.367    18.395    design_1_i/HCI_6/inst/frequency_counter_instance/out[8]
    SLICE_X89Y14         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/C
                         clock pessimism              0.000    18.395    
                         clock uncertainty            0.247    18.642    
    SLICE_X89Y14         FDRE (Hold_fdre_C_R)         0.188    18.830    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]
  -------------------------------------------------------------------
                         required time                        -18.830    
                         arrival time                          19.737    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.362ns  (logic 0.367ns (4.985%)  route 6.995ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        9.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.115ns = ( 18.615 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.995    20.157    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.366    18.615    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]/C
                         clock pessimism              0.000    18.615    
                         clock uncertainty            0.247    18.862    
    SLICE_X88Y21         FDRE (Hold_fdre_C_R)         0.188    19.050    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]
  -------------------------------------------------------------------
                         required time                        -19.050    
                         arrival time                          20.157    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.362ns  (logic 0.367ns (4.985%)  route 6.995ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        9.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.115ns = ( 18.615 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.995    20.157    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.366    18.615    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              0.000    18.615    
                         clock uncertainty            0.247    18.862    
    SLICE_X88Y21         FDRE (Hold_fdre_C_R)         0.188    19.050    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                        -19.050    
                         arrival time                          20.157    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.362ns  (logic 0.367ns (4.985%)  route 6.995ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        9.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.115ns = ( 18.615 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.995    20.157    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.366    18.615    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]/C
                         clock pessimism              0.000    18.615    
                         clock uncertainty            0.247    18.862    
    SLICE_X88Y21         FDRE (Hold_fdre_C_R)         0.188    19.050    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250]
  -------------------------------------------------------------------
                         required time                        -19.050    
                         arrival time                          20.157    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.362ns  (logic 0.367ns (4.985%)  route 6.995ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        9.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.115ns = ( 18.615 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.995    20.157    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.647    10.444    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.568 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.867    11.435    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.559 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.517    12.076    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.694    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.818 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.336    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.824    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.948 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.097    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.100    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149    15.249 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.366    18.615    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X88Y21         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                         clock pessimism              0.000    18.615    
                         clock uncertainty            0.247    18.862    
    SLICE_X88Y21         FDRE (Hold_fdre_C_R)         0.188    19.050    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
  -------------------------------------------------------------------
                         required time                        -19.050    
                         arrival time                          20.157    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.833ns  (logic 0.367ns (5.371%)  route 6.466ns (94.629%))
  Logic Levels:           0  
  Clock Path Skew:        8.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.417ns = ( 17.917 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.466    19.627    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.417    17.917    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                         clock pessimism              0.000    17.917    
                         clock uncertainty            0.247    18.164    
    SLICE_X86Y22         FDRE (Hold_fdre_C_R)         0.244    18.408    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
  -------------------------------------------------------------------
                         required time                        -18.408    
                         arrival time                          19.627    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.833ns  (logic 0.367ns (5.371%)  route 6.466ns (94.629%))
  Logic Levels:           0  
  Clock Path Skew:        8.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.417ns = ( 17.917 - 6.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.466    19.627    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.641    10.438    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.562 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.171    10.733    design_1_i/HCI_6/inst/mux_out[4]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.857 f  design_1_i/HCI_6/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.539    11.396    design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  design_1_i/HCI_6/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.883    design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.007 f  design_1_i/HCI_6/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.156    design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/HCI_6/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.774    design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.898 f  design_1_i/HCI_6/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.417    design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.541 r  design_1_i/HCI_6/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    14.348    design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.152    14.500 r  design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.417    17.917    design_1_i/HCI_6/inst/frequency_counter_instance/out[4]
    SLICE_X86Y22         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/C
                         clock pessimism              0.000    17.917    
                         clock uncertainty            0.247    18.164    
    SLICE_X86Y22         FDRE (Hold_fdre_C_R)         0.244    18.408    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]
  -------------------------------------------------------------------
                         required time                        -18.408    
                         arrival time                          19.627    
  -------------------------------------------------------------------
                         slack                                  1.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :          320  Failing Endpoints,  Worst Slack       -2.535ns,  Total Violation     -400.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        6.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 13.437 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.923    15.464    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.057    13.437    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/C
                         clock pessimism              0.000    13.437    
                         clock uncertainty           -0.247    13.190    
    SLICE_X97Y18         FDRE (Setup_fdre_C_R)       -0.261    12.929    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        6.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 13.437 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.923    15.464    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.057    13.437    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/C
                         clock pessimism              0.000    13.437    
                         clock uncertainty           -0.247    13.190    
    SLICE_X97Y18         FDRE (Setup_fdre_C_R)       -0.261    12.929    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        6.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 13.437 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.923    15.464    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.057    13.437    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/C
                         clock pessimism              0.000    13.437    
                         clock uncertainty           -0.247    13.190    
    SLICE_X97Y18         FDRE (Setup_fdre_C_R)       -0.261    12.929    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 0.456ns (3.684%)  route 11.923ns (96.316%))
  Logic Levels:           0  
  Clock Path Skew:        6.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 13.437 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.923    15.464    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.057    13.437    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y18         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/C
                         clock pessimism              0.000    13.437    
                         clock uncertainty           -0.247    13.190    
    SLICE_X97Y18         FDRE (Setup_fdre_C_R)       -0.261    12.929    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 0.456ns (3.678%)  route 11.943ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.143ns = ( 13.643 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.943    15.484    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.478     7.160    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.260 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.135     7.395    design_1_i/HCI_6/inst/mux_out[16]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     7.495 f  design_1_i/HCI_6/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.637     8.132    design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.232 r  design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.538    design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.638 f  design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.772    design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.872 r  design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     9.366    design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.466 f  design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.840    design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.940 r  design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.717    design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X84Y143        LUT5 (Prop_lut5_I0_O)        0.122    10.839 r  design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.804    13.643    design_1_i/HCI_6/inst/frequency_counter_instance/out[16]
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/C
                         clock pessimism              0.000    13.643    
                         clock uncertainty           -0.247    13.395    
    SLICE_X105Y27        FDRE (Setup_fdre_C_R)       -0.261    13.134    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 0.456ns (3.678%)  route 11.943ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.143ns = ( 13.643 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.943    15.484    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.478     7.160    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.260 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.135     7.395    design_1_i/HCI_6/inst/mux_out[16]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     7.495 f  design_1_i/HCI_6/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.637     8.132    design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.232 r  design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.538    design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.638 f  design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.772    design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.872 r  design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     9.366    design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.466 f  design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.840    design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.940 r  design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.717    design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X84Y143        LUT5 (Prop_lut5_I0_O)        0.122    10.839 r  design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.804    13.643    design_1_i/HCI_6/inst/frequency_counter_instance/out[16]
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/C
                         clock pessimism              0.000    13.643    
                         clock uncertainty           -0.247    13.395    
    SLICE_X105Y27        FDRE (Setup_fdre_C_R)       -0.261    13.134    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[542]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 0.456ns (3.678%)  route 11.943ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.143ns = ( 13.643 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.943    15.484    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[542]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.478     7.160    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.260 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.135     7.395    design_1_i/HCI_6/inst/mux_out[16]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     7.495 f  design_1_i/HCI_6/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.637     8.132    design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.232 r  design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.538    design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.638 f  design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.772    design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.872 r  design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     9.366    design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.466 f  design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.840    design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.940 r  design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.717    design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X84Y143        LUT5 (Prop_lut5_I0_O)        0.122    10.839 r  design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.804    13.643    design_1_i/HCI_6/inst/frequency_counter_instance/out[16]
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[542]/C
                         clock pessimism              0.000    13.643    
                         clock uncertainty           -0.247    13.395    
    SLICE_X105Y27        FDRE (Setup_fdre_C_R)       -0.261    13.134    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[542]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 0.456ns (3.678%)  route 11.943ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.143ns = ( 13.643 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.943    15.484    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.478     7.160    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y144        LUT6 (Prop_lut6_I0_O)        0.100     7.260 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.135     7.395    design_1_i/HCI_6/inst/mux_out[16]
    SLICE_X94Y144        LUT1 (Prop_lut1_I0_O)        0.100     7.495 f  design_1_i/HCI_6/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.637     8.132    design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.232 r  design_1_i/HCI_6/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.538    design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.638 f  design_1_i/HCI_6/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.772    design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.872 r  design_1_i/HCI_6/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     9.366    design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X84Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.466 f  design_1_i/HCI_6/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.840    design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.940 r  design_1_i/HCI_6/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.717    design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X84Y143        LUT5 (Prop_lut5_I0_O)        0.122    10.839 r  design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.804    13.643    design_1_i/HCI_6/inst/frequency_counter_instance/out[16]
    SLICE_X105Y27        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543]/C
                         clock pessimism              0.000    13.643    
                         clock uncertainty           -0.247    13.395    
    SLICE_X105Y27        FDRE (Setup_fdre_C_R)       -0.261    13.134    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[543]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        6.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 13.440 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.716    15.257    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.060    13.440    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
                         clock pessimism              0.000    13.440    
                         clock uncertainty           -0.247    13.193    
    SLICE_X97Y17         FDRE (Setup_fdre_C_R)       -0.261    12.932    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.172ns  (logic 0.456ns (3.746%)  route 11.716ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        6.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 13.440 - 3.500 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.791     3.085    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.456     3.541 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.716    15.257    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.250     6.932    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.032 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     7.462    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.100     7.562 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.271     7.834    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.934 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.232    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.332 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.457    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.557 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     8.971    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.100     9.071 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     9.499    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.100     9.599 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.258    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.122    10.380 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.060    13.440    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y17         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
                         clock pessimism              0.000    13.440    
                         clock uncertainty           -0.247    13.193    
    SLICE_X97Y17         FDRE (Setup_fdre_C_R)       -0.261    12.932    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.707ns  (logic 0.367ns (4.215%)  route 8.340ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        9.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 20.551 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.340    21.501    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.574    12.371    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.495 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    13.184    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.124    13.308 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320    13.628    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.752 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.116    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.240 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.389    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.513 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.006    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.130 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.649    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.580    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.152    16.732 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.818    20.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    20.551    
                         clock uncertainty            0.247    20.798    
    SLICE_X97Y16         FDRE (Hold_fdre_C_R)         0.188    20.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                        -20.986    
                         arrival time                          21.501    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.707ns  (logic 0.367ns (4.215%)  route 8.340ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        9.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 20.551 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.340    21.501    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.574    12.371    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.495 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    13.184    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.124    13.308 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320    13.628    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.752 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.116    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.240 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.389    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.513 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.006    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.130 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.649    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.580    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.152    16.732 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.818    20.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    20.551    
                         clock uncertainty            0.247    20.798    
    SLICE_X97Y16         FDRE (Hold_fdre_C_R)         0.188    20.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                        -20.986    
                         arrival time                          21.501    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.707ns  (logic 0.367ns (4.215%)  route 8.340ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        9.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 20.551 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.340    21.501    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.574    12.371    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.495 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    13.184    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.124    13.308 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320    13.628    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.752 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.116    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.240 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.389    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.513 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.006    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.130 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.649    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.580    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.152    16.732 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.818    20.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
                         clock pessimism              0.000    20.551    
                         clock uncertainty            0.247    20.798    
    SLICE_X97Y16         FDRE (Hold_fdre_C_R)         0.188    20.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]
  -------------------------------------------------------------------
                         required time                        -20.986    
                         arrival time                          21.501    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.707ns  (logic 0.367ns (4.215%)  route 8.340ns (95.785%))
  Logic Levels:           0  
  Clock Path Skew:        9.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 20.551 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.340    21.501    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.574    12.371    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.495 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    13.184    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X86Y142        LUT1 (Prop_lut1_I0_O)        0.124    13.308 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320    13.628    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.752 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.116    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.240 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.389    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.513 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.006    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.130 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.649    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.773 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.580    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.152    16.732 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.818    20.551    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X97Y16         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
                         clock pessimism              0.000    20.551    
                         clock uncertainty            0.247    20.798    
    SLICE_X97Y16         FDRE (Hold_fdre_C_R)         0.188    20.986    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]
  -------------------------------------------------------------------
                         required time                        -20.986    
                         arrival time                          21.501    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        10.615ns  (logic 0.367ns (3.457%)  route 10.248ns (96.543%))
  Logic Levels:           0  
  Clock Path Skew:        11.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.883ns = ( 22.383 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.248    23.410    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085    13.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.383    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/C
                         clock pessimism              0.000    22.383    
                         clock uncertainty            0.247    22.631    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.875    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]
  -------------------------------------------------------------------
                         required time                        -22.875    
                         arrival time                          23.410    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        10.615ns  (logic 0.367ns (3.457%)  route 10.248ns (96.543%))
  Logic Levels:           0  
  Clock Path Skew:        11.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.883ns = ( 22.383 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.248    23.410    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085    13.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.383    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/C
                         clock pessimism              0.000    22.383    
                         clock uncertainty            0.247    22.631    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.875    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]
  -------------------------------------------------------------------
                         required time                        -22.875    
                         arrival time                          23.410    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        10.615ns  (logic 0.367ns (3.457%)  route 10.248ns (96.543%))
  Logic Levels:           0  
  Clock Path Skew:        11.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.883ns = ( 22.383 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.248    23.410    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085    13.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.383    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/C
                         clock pessimism              0.000    22.383    
                         clock uncertainty            0.247    22.631    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.875    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]
  -------------------------------------------------------------------
                         required time                        -22.875    
                         arrival time                          23.410    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        10.615ns  (logic 0.367ns (3.457%)  route 10.248ns (96.543%))
  Logic Levels:           0  
  Clock Path Skew:        11.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.883ns = ( 22.383 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.248    23.410    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.658    12.455    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.579 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.085    13.664    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.152    13.816 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.743    14.559    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.326    14.885 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.378    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    15.502 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    16.148    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.643    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.767 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.925    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    17.049 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.928    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    18.077 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          4.306    22.383    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X108Y25        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/C
                         clock pessimism              0.000    22.383    
                         clock uncertainty            0.247    22.631    
    SLICE_X108Y25        FDRE (Hold_fdre_C_R)         0.244    22.875    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]
  -------------------------------------------------------------------
                         required time                        -22.875    
                         arrival time                          23.410    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.499ns  (logic 0.367ns (3.864%)  route 9.132ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        10.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.815ns = ( 21.315 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    22.293    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X103Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.668    12.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.812    13.401    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.124    13.525 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.733    14.258    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.382 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.976    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.100 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.545    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.669 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.040    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.164 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.322    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.446 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.325    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    17.474 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.841    21.315    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X103Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                         clock pessimism              0.000    21.315    
                         clock uncertainty            0.247    21.563    
    SLICE_X103Y20        FDRE (Hold_fdre_C_R)         0.188    21.751    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
  -------------------------------------------------------------------
                         required time                        -21.751    
                         arrival time                          22.293    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.499ns  (logic 0.367ns (3.864%)  route 9.132ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        10.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.815ns = ( 21.315 - 8.500 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 12.794 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.615    12.795    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X99Y31         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.367    13.161 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    22.293    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X103Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.668    12.465    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.589 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.812    13.401    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X94Y143        LUT1 (Prop_lut1_I0_O)        0.124    13.525 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.733    14.258    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    14.382 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    14.976    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.100 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.545    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.669 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    16.040    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.164 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.322    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    16.446 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.325    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    17.474 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.841    21.315    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X103Y20        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]/C
                         clock pessimism              0.000    21.315    
                         clock uncertainty            0.247    21.563    
    SLICE_X103Y20        FDRE (Hold_fdre_C_R)         0.188    21.751    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[545]
  -------------------------------------------------------------------
                         required time                        -21.751    
                         arrival time                          22.293    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.204ns (12.842%)  route 1.385ns (87.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.642 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.385     2.814    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.905     1.905    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.950 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.052     2.002    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.047 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.258     2.305    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.523    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.568 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.755    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.800 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.924    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.969 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.018    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     3.063 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.358    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.044     3.402 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.240     4.642    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]/C
                         clock pessimism              0.000     4.642    
                         clock uncertainty           -0.266     4.376    
    SLICE_X71Y43         FDRE (Setup_fdre_C_R)       -0.050     4.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.204ns (12.842%)  route 1.385ns (87.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.642 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.385     2.814    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.905     1.905    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.950 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.052     2.002    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.047 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.258     2.305    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.523    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.568 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.755    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.800 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.924    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.969 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.018    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     3.063 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.358    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.044     3.402 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.240     4.642    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/C
                         clock pessimism              0.000     4.642    
                         clock uncertainty           -0.266     4.376    
    SLICE_X71Y43         FDRE (Setup_fdre_C_R)       -0.050     4.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.204ns (12.842%)  route 1.385ns (87.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.642 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.385     2.814    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.905     1.905    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.950 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.052     2.002    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.047 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.258     2.305    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.523    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.568 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.755    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.800 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.924    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.969 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.018    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     3.063 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.358    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.044     3.402 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.240     4.642    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]/C
                         clock pessimism              0.000     4.642    
                         clock uncertainty           -0.266     4.376    
    SLICE_X71Y43         FDRE (Setup_fdre_C_R)       -0.050     4.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.204ns (12.842%)  route 1.385ns (87.158%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.642 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.385     2.814    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.905     1.905    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.950 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.052     2.002    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.045     2.047 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.258     2.305    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.523    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.568 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.755    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.800 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.924    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     2.969 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.018    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.045     3.063 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.358    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.044     3.402 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.240     4.642    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X71Y43         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]/C
                         clock pessimism              0.000     4.642    
                         clock uncertainty           -0.266     4.376    
    SLICE_X71Y43         FDRE (Setup_fdre_C_R)       -0.050     4.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.204ns (16.003%)  route 1.071ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 4.473 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071     2.500    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty           -0.266     4.207    
    SLICE_X74Y36         FDRE (Setup_fdre_C_R)       -0.050     4.157    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.204ns (16.003%)  route 1.071ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 4.473 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071     2.500    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69]/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty           -0.266     4.207    
    SLICE_X74Y36         FDRE (Setup_fdre_C_R)       -0.050     4.157    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69]
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.204ns (16.003%)  route 1.071ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 4.473 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071     2.500    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty           -0.266     4.207    
    SLICE_X74Y36         FDRE (Setup_fdre_C_R)       -0.050     4.157    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70]
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.204ns (16.003%)  route 1.071ns (83.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 4.473 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071     2.500    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.926     1.926    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.971 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.225     2.196    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.241 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.105     2.346    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.391 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.515    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.560 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.609    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.654 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.824    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.869 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.056    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.101 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.374    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.419 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.054     4.473    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X74Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty           -0.266     4.207    
    SLICE_X74Y36         FDRE (Setup_fdre_C_R)       -0.050     4.157    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.204ns (16.058%)  route 1.066ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 4.505 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.066     2.495    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.198     4.505    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]/C
                         clock pessimism              0.000     4.505    
                         clock uncertainty           -0.266     4.239    
    SLICE_X75Y36         FDRE (Setup_fdre_C_R)       -0.050     4.189    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.204ns (16.058%)  route 1.066ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 4.505 - 1.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859     1.225    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.204     1.429 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.066     2.495    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X75Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.172     2.234    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.279 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.404    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.449 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.498    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.543 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.712    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.757 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.944    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.989 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.262    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.307 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.198     4.505    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X75Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[5]/C
                         clock pessimism              0.000     4.505    
                         clock uncertainty           -0.266     4.239    
    SLICE_X75Y36         FDRE (Setup_fdre_C_R)       -0.050     4.189    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.489ns  (logic 0.418ns (28.075%)  route 1.071ns (71.925%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071    14.232    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.232    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.489ns  (logic 0.418ns (28.075%)  route 1.071ns (71.925%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071    14.232    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.232    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.489ns  (logic 0.418ns (28.075%)  route 1.071ns (71.925%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071    14.232    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.232    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.489ns  (logic 0.418ns (28.075%)  route 1.071ns (71.925%))
  Logic Levels:           0  
  Clock Path Skew:        8.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.755ns = ( 11.755 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.071    14.232    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.629     3.629    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.753 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.665     4.418    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X95Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.542 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.777     5.319    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.936    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.060 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.579    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.066    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.190 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.339    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.342    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.491 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.264    11.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X80Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]/C
                         clock pessimism              0.000    11.755    
                         clock uncertainty            0.266    12.021    
    SLICE_X80Y36         FDRE (Hold_fdre_C_R)         0.188    12.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231]
  -------------------------------------------------------------------
                         required time                        -12.209    
                         arrival time                          14.232    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.591ns  (logic 0.418ns (26.275%)  route 1.173ns (73.725%))
  Logic Levels:           0  
  Clock Path Skew:        7.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.623ns = ( 11.623 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.173    14.334    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.971    11.623    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
                         clock pessimism              0.000    11.623    
                         clock uncertainty            0.266    11.889    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.077    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]
  -------------------------------------------------------------------
                         required time                        -12.077    
                         arrival time                          14.334    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.591ns  (logic 0.418ns (26.275%)  route 1.173ns (73.725%))
  Logic Levels:           0  
  Clock Path Skew:        7.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.623ns = ( 11.623 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.173    14.334    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.971    11.623    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
                         clock pessimism              0.000    11.623    
                         clock uncertainty            0.266    11.889    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.077    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]
  -------------------------------------------------------------------
                         required time                        -12.077    
                         arrival time                          14.334    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.591ns  (logic 0.418ns (26.275%)  route 1.173ns (73.725%))
  Logic Levels:           0  
  Clock Path Skew:        7.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.623ns = ( 11.623 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.173    14.334    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.971    11.623    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C
                         clock pessimism              0.000    11.623    
                         clock uncertainty            0.266    11.889    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.077    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]
  -------------------------------------------------------------------
                         required time                        -12.077    
                         arrival time                          14.334    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.591ns  (logic 0.418ns (26.275%)  route 1.173ns (73.725%))
  Logic Levels:           0  
  Clock Path Skew:        7.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.623ns = ( 11.623 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.173    14.334    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.971    11.623    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y41         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/C
                         clock pessimism              0.000    11.623    
                         clock uncertainty            0.266    11.889    
    SLICE_X72Y41         FDRE (Hold_fdre_C_R)         0.188    12.077    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]
  -------------------------------------------------------------------
                         required time                        -12.077    
                         arrival time                          14.334    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.798ns  (logic 0.418ns (23.250%)  route 1.380ns (76.750%))
  Logic Levels:           0  
  Clock Path Skew:        8.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.802ns = ( 11.802 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.380    14.541    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.150    11.802    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                         clock pessimism              0.000    11.802    
                         clock uncertainty            0.266    12.069    
    SLICE_X72Y35         FDRE (Hold_fdre_C_R)         0.188    12.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
  -------------------------------------------------------------------
                         required time                        -12.257    
                         arrival time                          14.541    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.798ns  (logic 0.418ns (23.250%)  route 1.380ns (76.750%))
  Logic Levels:           0  
  Clock Path Skew:        8.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.802ns = ( 11.802 - 1.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.380    14.541    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X72Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.829     3.829    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X95Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.953 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.665     4.618    design_1_i/HCI_4/inst/mux_out[8]
    SLICE_X95Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.742 f  design_1_i/HCI_4/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.700     5.442    design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.566 r  design_1_i/HCI_4/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.929    design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.053 f  design_1_i/HCI_4/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.202    design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.326 r  design_1_i/HCI_4/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.820    design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.944 f  design_1_i/HCI_4/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.625     7.569    design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  design_1_i/HCI_4/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.500    design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.152     8.652 r  design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.150    11.802    design_1_i/HCI_4/inst/frequency_counter_instance/out[8]
    SLICE_X72Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/C
                         clock pessimism              0.000    11.802    
                         clock uncertainty            0.266    12.069    
    SLICE_X72Y35         FDRE (Hold_fdre_C_R)         0.188    12.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]
  -------------------------------------------------------------------
                         required time                        -12.257    
                         arrival time                          14.541    
  -------------------------------------------------------------------
                         slack                                  2.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.378ns = ( 11.378 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396    11.378    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
                         clock pessimism              0.000    11.378    
                         clock uncertainty           -0.266    11.112    
    SLICE_X100Y54        FDRE (Setup_fdre_C_R)       -0.356    10.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.378ns = ( 11.378 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396    11.378    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
                         clock pessimism              0.000    11.378    
                         clock uncertainty           -0.266    11.112    
    SLICE_X100Y54        FDRE (Setup_fdre_C_R)       -0.356    10.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.378ns = ( 11.378 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396    11.378    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C
                         clock pessimism              0.000    11.378    
                         clock uncertainty           -0.266    11.112    
    SLICE_X100Y54        FDRE (Setup_fdre_C_R)       -0.356    10.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.378ns = ( 11.378 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.396    11.378    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/C
                         clock pessimism              0.000    11.378    
                         clock uncertainty           -0.266    11.112    
    SLICE_X100Y54        FDRE (Setup_fdre_C_R)       -0.356    10.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 11.341 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313     5.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373     5.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446     6.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120     8.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    11.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.266    11.075    
    SLICE_X101Y54        FDRE (Setup_fdre_C_R)       -0.261    10.814    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 11.341 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313     5.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373     5.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446     6.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120     8.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    11.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.266    11.075    
    SLICE_X101Y54        FDRE (Setup_fdre_C_R)       -0.261    10.814    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 11.341 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313     5.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373     5.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446     6.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120     8.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    11.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/C
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.266    11.075    
    SLICE_X101Y54        FDRE (Setup_fdre_C_R)       -0.261    10.814    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.456ns (7.901%)  route 5.315ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 11.341 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.315     8.845    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.313     5.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100     5.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.373     5.785    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100     5.885 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.446     6.331    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.431 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.845    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     6.945 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.373    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.473 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.772    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.872 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.997    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100     8.097 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.812    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120     8.932 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.409    11.341    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/C
                         clock pessimism              0.000    11.341    
                         clock uncertainty           -0.266    11.075    
    SLICE_X101Y54        FDRE (Setup_fdre_C_R)       -0.261    10.814    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.456ns (8.106%)  route 5.170ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.496ns = ( 11.496 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.170     8.700    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y53        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.514    11.496    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y53        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.266    11.230    
    SLICE_X100Y53        FDRE (Setup_fdre_C_R)       -0.356    10.874    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.456ns (8.106%)  route 5.170ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.496ns = ( 11.496 - 3.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.170     8.700    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y53        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.334     5.334    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.434 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430     5.864    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.100     5.964 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.471     6.435    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.535 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.833    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     6.933 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.058    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.158 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.572    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.100     7.672 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.100    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.100     8.200 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.860    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.122     8.982 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.514    11.496    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y53        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.266    11.230    
    SLICE_X100Y53        FDRE (Setup_fdre_C_R)       -0.356    10.874    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  2.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 13.392 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.392    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]/C
                         clock pessimism              0.000    13.392    
                         clock uncertainty            0.266    13.658    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.902    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]
  -------------------------------------------------------------------
                         required time                        -13.902    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 13.392 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.392    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]/C
                         clock pessimism              0.000    13.392    
                         clock uncertainty            0.266    13.658    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.902    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269]
  -------------------------------------------------------------------
                         required time                        -13.902    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 13.392 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.392    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]/C
                         clock pessimism              0.000    13.392    
                         clock uncertainty            0.266    13.658    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.902    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[270]
  -------------------------------------------------------------------
                         required time                        -13.902    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 13.392 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.146    13.392    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]/C
                         clock pessimism              0.000    13.392    
                         clock uncertainty            0.266    13.658    
    SLICE_X100Y51        FDRE (Hold_fdre_C_R)         0.244    13.902    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[271]
  -------------------------------------------------------------------
                         required time                        -13.902    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.373ns = ( 13.373 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.303    13.373    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty            0.266    13.639    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.827    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]
  -------------------------------------------------------------------
                         required time                        -13.827    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.373ns = ( 13.373 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.303    13.373    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty            0.266    13.639    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.827    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233]
  -------------------------------------------------------------------
                         required time                        -13.827    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.373ns = ( 13.373 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.303    13.373    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty            0.266    13.639    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.827    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234]
  -------------------------------------------------------------------
                         required time                        -13.827    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.367ns (30.388%)  route 0.841ns (69.612%))
  Logic Levels:           0  
  Clock Path Skew:        7.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.373ns = ( 13.373 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.841    13.991    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.636     5.636    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.760 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.503     6.262    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.386 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.512     6.898    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.516    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.158    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.282 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.646    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.918    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.042 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.922    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.071 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.303    13.373    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X101Y51        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty            0.266    13.639    
    SLICE_X101Y51        FDRE (Hold_fdre_C_R)         0.188    13.827    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235]
  -------------------------------------------------------------------
                         required time                        -13.827    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 13.395 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.395    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]/C
                         clock pessimism              0.000    13.395    
                         clock uncertainty            0.266    13.661    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.905    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]
  -------------------------------------------------------------------
                         required time                        -13.905    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.418%)  route 0.972ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        7.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.395ns = ( 13.395 - 3.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.972    14.121    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.662     5.662    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124     5.786 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689     6.475    design_1_i/HCI_5/inst/mux_out[8]
    SLICE_X90Y142        LUT1 (Prop_lut1_I0_O)        0.124     6.599 f  design_1_i/HCI_5/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.544     7.143    design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  design_1_i/HCI_5/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.630    design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.754 f  design_1_i/HCI_5/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.903    design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.027 r  design_1_i/HCI_5/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.521    design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 f  design_1_i/HCI_5/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.163    design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.124     9.287 r  design_1_i/HCI_5/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.095    design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.152    10.247 r  design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.149    13.395    design_1_i/HCI_5/inst/frequency_counter_instance/out[8]
    SLICE_X100Y50        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]/C
                         clock pessimism              0.000    13.395    
                         clock uncertainty            0.266    13.661    
    SLICE_X100Y50        FDRE (Hold_fdre_C_R)         0.244    13.905    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265]
  -------------------------------------------------------------------
                         required time                        -13.905    
                         arrival time                          14.121    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.456ns (4.696%)  route 9.255ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 15.205 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.255    12.785    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.612    15.205    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]/C
                         clock pessimism              0.000    15.205    
                         clock uncertainty           -0.266    14.939    
    SLICE_X96Y49         FDRE (Setup_fdre_C_R)       -0.356    14.583    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.456ns (4.696%)  route 9.255ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 15.205 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.255    12.785    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.612    15.205    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449]/C
                         clock pessimism              0.000    15.205    
                         clock uncertainty           -0.266    14.939    
    SLICE_X96Y49         FDRE (Setup_fdre_C_R)       -0.356    14.583    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.456ns (4.696%)  route 9.255ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 15.205 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.255    12.785    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.612    15.205    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450]/C
                         clock pessimism              0.000    15.205    
                         clock uncertainty           -0.266    14.939    
    SLICE_X96Y49         FDRE (Setup_fdre_C_R)       -0.356    14.583    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.456ns (4.696%)  route 9.255ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        5.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 15.205 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.255    12.785    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.268     9.268    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.368 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.132     9.500    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.100     9.600 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.248     9.848    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100     9.948 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    10.254    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.354 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    10.488    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    10.588 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    11.082    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.182 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    11.594    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.100    11.694 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    12.471    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.122    12.593 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.612    15.205    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y49         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]/C
                         clock pessimism              0.000    15.205    
                         clock uncertainty           -0.266    14.939    
    SLICE_X96Y49         FDRE (Setup_fdre_C_R)       -0.356    14.583    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 0.456ns (4.520%)  route 9.632ns (95.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 15.888 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.632    13.162    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.329    15.888    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/C
                         clock pessimism              0.000    15.888    
                         clock uncertainty           -0.266    15.622    
    SLICE_X98Y56         FDRE (Setup_fdre_C_R)       -0.356    15.266    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 0.456ns (4.520%)  route 9.632ns (95.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 15.888 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.632    13.162    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.329    15.888    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
                         clock pessimism              0.000    15.888    
                         clock uncertainty           -0.266    15.622    
    SLICE_X98Y56         FDRE (Setup_fdre_C_R)       -0.356    15.266    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 0.456ns (4.520%)  route 9.632ns (95.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 15.888 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.632    13.162    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.329    15.888    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/C
                         clock pessimism              0.000    15.888    
                         clock uncertainty           -0.266    15.622    
    SLICE_X98Y56         FDRE (Setup_fdre_C_R)       -0.356    15.266    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 0.456ns (4.520%)  route 9.632ns (95.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 15.888 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.632    13.162    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.313     9.313    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X94Y137        LUT6 (Prop_lut6_I0_O)        0.100     9.413 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.534     9.947    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X95Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.047 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.616    10.663    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.763 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.061    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.161 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.286    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.386 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.800    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.900 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    12.561    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    12.661 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.437    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    13.559 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.329    15.888    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X98Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/C
                         clock pessimism              0.000    15.888    
                         clock uncertainty           -0.266    15.622    
    SLICE_X98Y56         FDRE (Setup_fdre_C_R)       -0.356    15.266    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.456ns (5.150%)  route 8.399ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        5.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 15.590 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.399    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.319     9.319    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     9.419 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     9.849    design_1_i/HCI_5/inst/mux_out[10]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     9.949 f  design_1_i/HCI_5/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.460    10.410    design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.510 r  design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    10.808    design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.908 f  design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.033    design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.133 r  design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.547    design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.647 f  design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.555    12.202    design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.302 r  design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    12.961    design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y138        LUT5 (Prop_lut5_I0_O)        0.122    13.083 r  design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.507    15.590    design_1_i/HCI_5/inst/frequency_counter_instance/out[10]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    15.590    
                         clock uncertainty           -0.266    15.324    
    SLICE_X95Y48         FDRE (Setup_fdre_C_R)       -0.261    15.063    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.456ns (5.150%)  route 8.399ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        5.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 15.590 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.780     3.074    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.399    11.929    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.319     9.319    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     9.419 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.430     9.849    design_1_i/HCI_5/inst/mux_out[10]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     9.949 f  design_1_i/HCI_5/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.460    10.410    design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.510 r  design_1_i/HCI_5/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    10.808    design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.908 f  design_1_i/HCI_5/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.033    design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.133 r  design_1_i/HCI_5/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.547    design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y139        LUT6 (Prop_lut6_I0_O)        0.100    11.647 f  design_1_i/HCI_5/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.555    12.202    design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.302 r  design_1_i/HCI_5/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    12.961    design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y138        LUT5 (Prop_lut5_I0_O)        0.122    13.083 r  design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.507    15.590    design_1_i/HCI_5/inst/frequency_counter_instance/out[10]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    15.590    
                         clock uncertainty           -0.266    15.324    
    SLICE_X95Y48         FDRE (Setup_fdre_C_R)       -0.261    15.063    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  3.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.674ns  (logic 0.367ns (7.851%)  route 4.307ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        6.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.503ns = ( 16.503 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.307    17.457    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.870    16.503    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty            0.266    16.769    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.013    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464]
  -------------------------------------------------------------------
                         required time                        -17.013    
                         arrival time                          17.457    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.674ns  (logic 0.367ns (7.851%)  route 4.307ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        6.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.503ns = ( 16.503 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.307    17.457    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.870    16.503    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty            0.266    16.769    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.013    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[465]
  -------------------------------------------------------------------
                         required time                        -17.013    
                         arrival time                          17.457    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.674ns  (logic 0.367ns (7.851%)  route 4.307ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        6.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.503ns = ( 16.503 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.307    17.457    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.870    16.503    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty            0.266    16.769    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.013    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[466]
  -------------------------------------------------------------------
                         required time                        -17.013    
                         arrival time                          17.457    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.674ns  (logic 0.367ns (7.851%)  route 4.307ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        6.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.503ns = ( 16.503 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.307    17.457    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.870    16.503    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y53         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty            0.266    16.769    
    SLICE_X96Y53         FDRE (Hold_fdre_C_R)         0.244    17.013    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[467]
  -------------------------------------------------------------------
                         required time                        -17.013    
                         arrival time                          17.457    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.974ns  (logic 0.367ns (7.378%)  route 4.607ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.607    17.757    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.757    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.974ns  (logic 0.367ns (7.378%)  route 4.607ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.607    17.757    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.757    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.974ns  (logic 0.367ns (7.378%)  route 4.607ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.607    17.757    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.757    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.974ns  (logic 0.367ns (7.378%)  route 4.607ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        6.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.435ns = ( 16.435 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.607    17.757    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    16.435    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y56         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              0.000    16.435    
                         clock uncertainty            0.266    16.701    
    SLICE_X96Y56         FDRE (Hold_fdre_C_R)         0.244    16.945    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        -16.945    
                         arrival time                          17.757    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.519ns  (logic 0.367ns (6.650%)  route 5.152ns (93.350%))
  Logic Levels:           0  
  Clock Path Skew:        6.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.611ns = ( 16.611 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.152    18.302    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.978    16.611    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/C
                         clock pessimism              0.000    16.611    
                         clock uncertainty            0.266    16.877    
    SLICE_X96Y55         FDRE (Hold_fdre_C_R)         0.244    17.121    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]
  -------------------------------------------------------------------
                         required time                        -17.121    
                         arrival time                          18.302    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.519ns  (logic 0.367ns (6.650%)  route 5.152ns (93.350%))
  Logic Levels:           0  
  Clock Path Skew:        6.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.611ns = ( 16.611 - 7.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 12.783 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.604    12.783    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X103Y63        FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDRE (Prop_fdre_C_Q)         0.367    13.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.152    18.302    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.594     9.594    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.718 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.171     9.889    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X86Y144        LUT1 (Prop_lut1_I0_O)        0.124    10.013 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.294    10.307    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.431 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.802    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.926 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.084    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    11.795    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.919 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    12.410    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.534 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    13.481    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.152    13.633 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.978    16.611    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X96Y55         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/C
                         clock pessimism              0.000    16.611    
                         clock uncertainty            0.266    16.877    
    SLICE_X96Y55         FDRE (Hold_fdre_C_R)         0.244    17.121    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]
  -------------------------------------------------------------------
                         required time                        -17.121    
                         arrival time                          18.302    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 0.518ns (4.688%)  route 10.531ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 17.028 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.531    14.083    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.270    17.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
                         clock pessimism              0.000    17.028    
                         clock uncertainty           -0.266    16.762    
    SLICE_X84Y34         FDRE (Setup_fdre_C_R)       -0.261    16.501    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 0.518ns (4.688%)  route 10.531ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 17.028 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.531    14.083    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.270    17.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
                         clock pessimism              0.000    17.028    
                         clock uncertainty           -0.266    16.762    
    SLICE_X84Y34         FDRE (Setup_fdre_C_R)       -0.261    16.501    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 0.518ns (4.688%)  route 10.531ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 17.028 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.531    14.083    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.270    17.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
                         clock pessimism              0.000    17.028    
                         clock uncertainty           -0.266    16.762    
    SLICE_X84Y34         FDRE (Setup_fdre_C_R)       -0.261    16.501    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 0.518ns (4.688%)  route 10.531ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 17.028 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.531    14.083    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.270    17.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y34         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
                         clock pessimism              0.000    17.028    
                         clock uncertainty           -0.266    16.762    
    SLICE_X84Y34         FDRE (Setup_fdre_C_R)       -0.261    16.501    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.518ns (4.710%)  route 10.480ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.121ns = ( 17.121 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.480    14.032    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.364    17.121    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.266    16.855    
    SLICE_X84Y35         FDRE (Setup_fdre_C_R)       -0.261    16.594    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.518ns (4.710%)  route 10.480ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.121ns = ( 17.121 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.480    14.032    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.364    17.121    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.266    16.855    
    SLICE_X84Y35         FDRE (Setup_fdre_C_R)       -0.261    16.594    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.518ns (4.710%)  route 10.480ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.121ns = ( 17.121 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.480    14.032    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.364    17.121    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.266    16.855    
    SLICE_X84Y35         FDRE (Setup_fdre_C_R)       -0.261    16.594    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.518ns (4.710%)  route 10.480ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.121ns = ( 17.121 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.480    14.032    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.364    17.121    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y35         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.266    16.855    
    SLICE_X84Y35         FDRE (Setup_fdre_C_R)       -0.261    16.594    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 0.518ns (4.777%)  route 10.326ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.326    13.878    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X84Y33         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 0.518ns (4.777%)  route 10.326ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 17.125 - 9.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.740     3.034    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.326    13.878    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.245    11.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X84Y126        LUT6 (Prop_lut6_I0_O)        0.100    11.345 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.232    11.577    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X84Y126        LUT1 (Prop_lut1_I0_O)        0.100    11.677 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.534    12.211    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.311 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.609    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.709 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.834    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    12.934 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.348    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.448 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.876    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    13.976 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    14.636    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    14.758 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    17.125    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X84Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
                         clock pessimism              0.000    17.125    
                         clock uncertainty           -0.266    16.859    
    SLICE_X84Y33         FDRE (Setup_fdre_C_R)       -0.261    16.598    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]
  -------------------------------------------------------------------
                         required time                         16.598    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  2.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.126ns  (logic 0.418ns (5.866%)  route 6.708ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        7.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.078ns = ( 19.078 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.708    19.870    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.561    11.561    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.685 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.151    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.149    12.300 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.438    12.738    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.093 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    13.587    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.711 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.229    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.353 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.717    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.841 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.990    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.114 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.993    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.142 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.936    19.078    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                         clock pessimism              0.000    19.078    
                         clock uncertainty            0.266    19.344    
    SLICE_X88Y33         FDRE (Hold_fdre_C_R)         0.188    19.532    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.870    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.126ns  (logic 0.418ns (5.866%)  route 6.708ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        7.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.078ns = ( 19.078 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.708    19.870    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.561    11.561    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.685 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.151    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.149    12.300 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.438    12.738    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.093 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    13.587    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.711 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.229    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.353 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.717    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.841 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.990    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.114 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.993    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.142 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.936    19.078    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                         clock pessimism              0.000    19.078    
                         clock uncertainty            0.266    19.344    
    SLICE_X88Y33         FDRE (Hold_fdre_C_R)         0.188    19.532    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.870    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.126ns  (logic 0.418ns (5.866%)  route 6.708ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        7.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.078ns = ( 19.078 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.708    19.870    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.561    11.561    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.685 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.151    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.149    12.300 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.438    12.738    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.093 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    13.587    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.711 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.229    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.353 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.717    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.841 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.990    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.114 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.993    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.142 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.936    19.078    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]/C
                         clock pessimism              0.000    19.078    
                         clock uncertainty            0.266    19.344    
    SLICE_X88Y33         FDRE (Hold_fdre_C_R)         0.188    19.532    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.870    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.126ns  (logic 0.418ns (5.866%)  route 6.708ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        7.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.078ns = ( 19.078 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.708    19.870    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.561    11.561    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.685 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.151    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X86Y127        LUT1 (Prop_lut1_I0_O)        0.149    12.300 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.438    12.738    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.093 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    13.587    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.711 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.229    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.353 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.717    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.841 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.990    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.114 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.993    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.142 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.936    19.078    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X88Y33         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]/C
                         clock pessimism              0.000    19.078    
                         clock uncertainty            0.266    19.344    
    SLICE_X88Y33         FDRE (Hold_fdre_C_R)         0.188    19.532    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.870    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.747ns  (logic 0.418ns (5.396%)  route 7.329ns (94.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.528ns = ( 19.528 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.329    20.490    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                         clock pessimism              0.000    19.528    
                         clock uncertainty            0.266    19.794    
    SLICE_X94Y36         FDRE (Hold_fdre_C_R)         0.244    20.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
  -------------------------------------------------------------------
                         required time                        -20.038    
                         arrival time                          20.490    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.747ns  (logic 0.418ns (5.396%)  route 7.329ns (94.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.528ns = ( 19.528 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.329    20.490    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609]/C
                         clock pessimism              0.000    19.528    
                         clock uncertainty            0.266    19.794    
    SLICE_X94Y36         FDRE (Hold_fdre_C_R)         0.244    20.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609]
  -------------------------------------------------------------------
                         required time                        -20.038    
                         arrival time                          20.490    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.747ns  (logic 0.418ns (5.396%)  route 7.329ns (94.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.528ns = ( 19.528 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.329    20.490    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610]/C
                         clock pessimism              0.000    19.528    
                         clock uncertainty            0.266    19.794    
    SLICE_X94Y36         FDRE (Hold_fdre_C_R)         0.244    20.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610]
  -------------------------------------------------------------------
                         required time                        -20.038    
                         arrival time                          20.490    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.747ns  (logic 0.418ns (5.396%)  route 7.329ns (94.604%))
  Logic Levels:           0  
  Clock Path Skew:        7.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.528ns = ( 19.528 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.329    20.490    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.562    11.562    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.686 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    12.356    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.480 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.472    12.952    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    13.851    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.975 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.466    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.961    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.085 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.243    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.367 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.246    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.395 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.132    19.528    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X94Y36         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]/C
                         clock pessimism              0.000    19.528    
                         clock uncertainty            0.266    19.794    
    SLICE_X94Y36         FDRE (Hold_fdre_C_R)         0.244    20.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611]
  -------------------------------------------------------------------
                         required time                        -20.038    
                         arrival time                          20.490    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.643ns  (logic 0.418ns (5.469%)  route 7.225ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        7.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.464ns = ( 19.464 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.225    20.387    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X91Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.560    11.560    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.684 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.474    12.157    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.117    12.274 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.665    12.939    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.332    13.271 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.642    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.766 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.924    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    14.823    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.947 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.438    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    16.559    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.711 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.753    19.464    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]/C
                         clock pessimism              0.000    19.464    
                         clock uncertainty            0.266    19.730    
    SLICE_X91Y37         FDRE (Hold_fdre_C_R)         0.188    19.918    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600]
  -------------------------------------------------------------------
                         required time                        -19.918    
                         arrival time                          20.387    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.643ns  (logic 0.418ns (5.469%)  route 7.225ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        7.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.464ns = ( 19.464 - 9.000 ) 
    Source Clock Delay      (SCD):    2.743ns = ( 12.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.564    12.743    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X86Y47         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_fdre_C_Q)         0.418    13.161 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.225    20.387    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X91Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.560    11.560    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.684 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.474    12.157    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X89Y123        LUT1 (Prop_lut1_I0_O)        0.117    12.274 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.665    12.939    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.332    13.271 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.642    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.766 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.924    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    14.823    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.947 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.438    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.997    16.559    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.711 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.753    19.464    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X91Y37         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]/C
                         clock pessimism              0.000    19.464    
                         clock uncertainty            0.266    19.730    
    SLICE_X91Y37         FDRE (Hold_fdre_C_R)         0.188    19.918    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601]
  -------------------------------------------------------------------
                         required time                        -19.918    
                         arrival time                          20.387    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.911ns = ( 17.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.871    15.274    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166    12.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.365    12.631    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X48Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.731 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.567    13.298    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.398 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.811    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.911 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.738    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.838 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.963    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.063 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.013    17.911    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.317    17.594    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.356    17.238    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.911ns = ( 17.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.871    15.274    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166    12.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.365    12.631    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X48Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.731 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.567    13.298    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.398 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.811    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.911 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.738    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.838 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.963    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.063 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.013    17.911    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.317    17.594    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.356    17.238    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.911ns = ( 17.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.871    15.274    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166    12.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.365    12.631    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X48Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.731 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.567    13.298    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.398 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.811    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.911 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.738    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.838 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.963    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.063 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.013    17.911    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.317    17.594    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.356    17.238    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.911ns = ( 17.911 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.871    15.274    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.166    12.166    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.266 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.365    12.631    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X48Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.731 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.567    13.298    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.398 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.811    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.911 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.738    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    14.838 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.963    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.100    15.063 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.013    17.911    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X38Y57         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.317    17.594    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.356    17.238    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 0.456ns (3.747%)  route 11.715ns (96.253%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.715    15.118    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -15.118    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 0.456ns (3.747%)  route 11.715ns (96.253%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.715    15.118    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -15.118    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 0.456ns (3.747%)  route 11.715ns (96.253%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.715    15.118    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -15.118    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 0.456ns (3.747%)  route 11.715ns (96.253%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns = ( 17.776 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.715    15.118    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.176    12.176    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.100    12.276 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.232    12.508    design_1_i/HCI_2/inst/mux_out[0]
    SLICE_X48Y123        LUT1 (Prop_lut1_I0_O)        0.100    12.608 f  design_1_i/HCI_2/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.691    13.299    design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.399 r  design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    13.697    design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.797 f  design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.922    design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.022 r  design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.436    design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.536 f  design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.965    design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.065 r  design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    15.724    design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y131        LUT5 (Prop_lut5_I0_O)        0.122    15.846 r  design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    17.776    design_1_i/HCI_2/inst/frequency_counter_instance/out[0]
    SLICE_X36Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/C
                         clock pessimism              0.000    17.776    
                         clock uncertainty           -0.317    17.458    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.356    17.102    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -15.118    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 0.456ns (3.706%)  route 11.848ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.848    15.251    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 0.456ns (3.706%)  route 11.848ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 17.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653     2.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.848    15.251    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.159    12.159    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.259 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.354    12.613    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y124        LUT1 (Prop_lut1_I0_O)        0.120    12.733 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.397    13.130    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.268    13.398 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.812    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.912 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.340    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.440 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.739    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.839 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    14.964    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.064 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.779    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    15.899 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.090    17.988    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X37Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/C
                         clock pessimism              0.000    17.988    
                         clock uncertainty           -0.317    17.671    
    SLICE_X37Y55         FDRE (Setup_fdre_C_R)       -0.261    17.410    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  2.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.182ns  (logic 0.141ns (3.371%)  route 4.041ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.041    15.075    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.182ns  (logic 0.141ns (3.371%)  route 4.041ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.041    15.075    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.182ns  (logic 0.141ns (3.371%)  route 4.041ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.041    15.075    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[262]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.182ns  (logic 0.141ns (3.371%)  route 4.041ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.041    15.075    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.050    14.260    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]/C
                         clock pessimism              0.000    14.260    
                         clock uncertainty            0.317    14.577    
    SLICE_X48Y63         FDRE (Hold_fdre_C_R)         0.066    14.643    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[263]
  -------------------------------------------------------------------
                         required time                        -14.643    
                         arrival time                          15.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.192ns  (logic 0.141ns (3.363%)  route 4.051ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.051    15.085    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.192ns  (logic 0.141ns (3.363%)  route 4.051ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.051    15.085    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.192ns  (logic 0.141ns (3.363%)  route 4.051ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.051    15.085    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.192ns  (logic 0.141ns (3.363%)  route 4.051ns (96.637%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.051    15.085    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.252    11.252    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.308 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.232    11.540    design_1_i/HCI_2/inst/mux_out[8]
    SLICE_X43Y124        LUT1 (Prop_lut1_I0_O)        0.056    11.596 f  design_1_i/HCI_2/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.313    11.909    design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    11.965 r  design_1_i/HCI_2/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.115    design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.171 f  design_1_i/HCI_2/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.229    design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.285 r  design_1_i/HCI_2/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.484    design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.540 f  design_1_i/HCI_2/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.764    design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.820 r  design_1_i/HCI_2/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.154    design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y129        LUT5 (Prop_lut5_I0_O)        0.056    13.210 r  design_1_i/HCI_2/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.056    14.266    design_1_i/HCI_2/inst/frequency_counter_instance/out[8]
    SLICE_X48Y62         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]/C
                         clock pessimism              0.000    14.266    
                         clock uncertainty            0.317    14.584    
    SLICE_X48Y62         FDRE (Hold_fdre_C_R)         0.066    14.650    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259]
  -------------------------------------------------------------------
                         required time                        -14.650    
                         arrival time                          15.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.224ns  (logic 0.141ns (3.338%)  route 4.083ns (96.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.083    15.116    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X45Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.172    11.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.228 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.284    11.512    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.568 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.305    11.873    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.929 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.128    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.184 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.408    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.464 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.614    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.670 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.728    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.784 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.147    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.055    13.202 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.069    14.271    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty            0.317    14.588    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)         0.066    14.654    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]
  -------------------------------------------------------------------
                         required time                        -14.654    
                         arrival time                          15.116    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.224ns  (logic 0.141ns (3.338%)  route 4.083ns (96.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    10.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    11.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.083    15.116    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X45Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.172    11.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.228 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.284    11.512    design_1_i/HCI_2/inst/mux_out[9]
    SLICE_X46Y123        LUT1 (Prop_lut1_I0_O)        0.056    11.568 f  design_1_i/HCI_2/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.305    11.873    design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    11.929 r  design_1_i/HCI_2/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.128    design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.056    12.184 f  design_1_i/HCI_2/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.408    design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.464 r  design_1_i/HCI_2/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.614    design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.670 f  design_1_i/HCI_2/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.728    design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.056    12.784 r  design_1_i/HCI_2/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.147    design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.055    13.202 r  design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.069    14.271    design_1_i/HCI_2/inst/frequency_counter_instance/out[9]
    SLICE_X45Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty            0.317    14.588    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)         0.066    14.654    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
  -------------------------------------------------------------------
                         required time                        -14.654    
                         arrival time                          15.116    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.259ns  (logic 0.456ns (3.720%)  route 11.803ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 38.418 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.803    35.335    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.488    38.418    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]/C
                         clock pessimism              0.000    38.418    
                         clock uncertainty           -0.317    38.101    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.261    37.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -35.335    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.259ns  (logic 0.456ns (3.720%)  route 11.803ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 38.418 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.803    35.335    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.488    38.418    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297]/C
                         clock pessimism              0.000    38.418    
                         clock uncertainty           -0.317    38.101    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.261    37.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -35.335    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.259ns  (logic 0.456ns (3.720%)  route 11.803ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 38.418 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.803    35.335    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.488    38.418    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298]/C
                         clock pessimism              0.000    38.418    
                         clock uncertainty           -0.317    38.101    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.261    37.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -35.335    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.259ns  (logic 0.456ns (3.720%)  route 11.803ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 38.418 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.803    35.335    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.488    38.418    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299]/C
                         clock pessimism              0.000    38.418    
                         clock uncertainty           -0.317    38.101    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.261    37.840    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[299]
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -35.335    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.121ns  (logic 0.456ns (3.762%)  route 11.665ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 38.431 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.665    35.197    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.501    38.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/C
                         clock pessimism              0.000    38.431    
                         clock uncertainty           -0.317    38.114    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.261    37.853    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]
  -------------------------------------------------------------------
                         required time                         37.853    
                         arrival time                         -35.197    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.121ns  (logic 0.456ns (3.762%)  route 11.665ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 38.431 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.665    35.197    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.501    38.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                         clock pessimism              0.000    38.431    
                         clock uncertainty           -0.317    38.114    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.261    37.853    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
  -------------------------------------------------------------------
                         required time                         37.853    
                         arrival time                         -35.197    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.121ns  (logic 0.456ns (3.762%)  route 11.665ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 38.431 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.665    35.197    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.501    38.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/C
                         clock pessimism              0.000    38.431    
                         clock uncertainty           -0.317    38.114    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.261    37.853    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]
  -------------------------------------------------------------------
                         required time                         37.853    
                         arrival time                         -35.197    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.121ns  (logic 0.456ns (3.762%)  route 11.665ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 38.431 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.665    35.197    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.187    32.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100    32.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.545    32.833    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X47Y141        LUT1 (Prop_lut1_I0_O)        0.100    32.933 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.396    33.329    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.429 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    33.843    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    33.943 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.371    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.471 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.770    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.870 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    34.995    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.095 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.810    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    35.930 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.501    38.431    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X49Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/C
                         clock pessimism              0.000    38.431    
                         clock uncertainty           -0.317    38.114    
    SLICE_X49Y39         FDRE (Setup_fdre_C_R)       -0.261    37.853    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]
  -------------------------------------------------------------------
                         required time                         37.853    
                         arrival time                         -35.197    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.095ns  (logic 0.456ns (3.770%)  route 11.639ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        5.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 38.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.639    35.171    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.204    32.204    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100    32.304 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    32.849    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.100    32.949 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.428    33.377    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100    33.477 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    33.893    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100    33.993 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.421    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.521 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.820    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.920 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.045    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    35.145 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.860    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.120    35.980 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.594    38.574    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
                         clock pessimism              0.000    38.574    
                         clock uncertainty           -0.317    38.257    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.356    37.901    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]
  -------------------------------------------------------------------
                         required time                         37.901    
                         arrival time                         -35.171    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.095ns  (logic 0.456ns (3.770%)  route 11.639ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        5.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 38.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 23.076 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    23.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    23.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.639    35.171    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X42Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.204    32.204    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100    32.304 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    32.849    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y145        LUT1 (Prop_lut1_I0_O)        0.100    32.949 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.428    33.377    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100    33.477 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416    33.893    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.100    33.993 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.421    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.521 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.820    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    34.920 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.045    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.100    35.145 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    35.860    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.120    35.980 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.594    38.574    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X42Y38         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
                         clock pessimism              0.000    38.574    
                         clock uncertainty           -0.317    38.257    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.356    37.901    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]
  -------------------------------------------------------------------
                         required time                         37.901    
                         arrival time                         -35.171    
  -------------------------------------------------------------------
                         slack                                  2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.084ns  (logic 0.367ns (4.540%)  route 7.717ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        7.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 40.002 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.717    40.869    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.253    40.002    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
                         clock pessimism              0.000    40.002    
                         clock uncertainty            0.317    40.319    
    SLICE_X39Y40         FDRE (Hold_fdre_C_R)         0.188    40.507    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.507    
                         arrival time                          40.869    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.084ns  (logic 0.367ns (4.540%)  route 7.717ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        7.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 40.002 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.717    40.869    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.253    40.002    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
                         clock pessimism              0.000    40.002    
                         clock uncertainty            0.317    40.319    
    SLICE_X39Y40         FDRE (Hold_fdre_C_R)         0.188    40.507    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                        -40.507    
                         arrival time                          40.869    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.084ns  (logic 0.367ns (4.540%)  route 7.717ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        7.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 40.002 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.717    40.869    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.253    40.002    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]/C
                         clock pessimism              0.000    40.002    
                         clock uncertainty            0.317    40.319    
    SLICE_X39Y40         FDRE (Hold_fdre_C_R)         0.188    40.507    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.507    
                         arrival time                          40.869    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.084ns  (logic 0.367ns (4.540%)  route 7.717ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        7.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.002ns = ( 40.002 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.717    40.869    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.519    32.519    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.124    32.643 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.416    33.058    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.124    33.182 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.460    33.642    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    33.766 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.129    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.253 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.402    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    34.526 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    35.023    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.124    35.147 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.666    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.124    35.790 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.597    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.152    36.749 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.253    40.002    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X39Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]/C
                         clock pessimism              0.000    40.002    
                         clock uncertainty            0.317    40.319    
    SLICE_X39Y40         FDRE (Hold_fdre_C_R)         0.188    40.507    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[3]
  -------------------------------------------------------------------
                         required time                        -40.507    
                         arrival time                          40.869    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.240ns  (logic 0.367ns (4.454%)  route 7.873ns (95.546%))
  Logic Levels:           0  
  Clock Path Skew:        7.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.135ns = ( 40.135 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.873    41.025    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.527    32.527    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.124    32.651 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.667    33.318    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.150    33.468 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.347    33.815    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.355    34.170 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.533    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.657 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.806    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.930 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.424    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.548 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.158    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.282 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.090    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.242 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    40.135    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
                         clock pessimism              0.000    40.135    
                         clock uncertainty            0.317    40.453    
    SLICE_X45Y46         FDRE (Hold_fdre_C_R)         0.188    40.641    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]
  -------------------------------------------------------------------
                         required time                        -40.641    
                         arrival time                          41.025    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.240ns  (logic 0.367ns (4.454%)  route 7.873ns (95.546%))
  Logic Levels:           0  
  Clock Path Skew:        7.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.135ns = ( 40.135 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.873    41.025    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.527    32.527    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.124    32.651 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.667    33.318    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.150    33.468 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.347    33.815    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.355    34.170 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.533    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.657 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.806    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.930 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.424    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.548 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.158    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.282 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.090    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.242 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    40.135    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
                         clock pessimism              0.000    40.135    
                         clock uncertainty            0.317    40.453    
    SLICE_X45Y46         FDRE (Hold_fdre_C_R)         0.188    40.641    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]
  -------------------------------------------------------------------
                         required time                        -40.641    
                         arrival time                          41.025    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.240ns  (logic 0.367ns (4.454%)  route 7.873ns (95.546%))
  Logic Levels:           0  
  Clock Path Skew:        7.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.135ns = ( 40.135 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.873    41.025    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.527    32.527    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.124    32.651 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.667    33.318    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.150    33.468 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.347    33.815    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.355    34.170 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.533    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.657 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.806    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.930 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.424    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.548 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.158    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.282 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.090    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.242 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    40.135    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                         clock pessimism              0.000    40.135    
                         clock uncertainty            0.317    40.453    
    SLICE_X45Y46         FDRE (Hold_fdre_C_R)         0.188    40.641    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
  -------------------------------------------------------------------
                         required time                        -40.641    
                         arrival time                          41.025    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.240ns  (logic 0.367ns (4.454%)  route 7.873ns (95.546%))
  Logic Levels:           0  
  Clock Path Skew:        7.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.135ns = ( 40.135 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.873    41.025    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.527    32.527    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y139        LUT6 (Prop_lut6_I0_O)        0.124    32.651 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.667    33.318    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X46Y140        LUT1 (Prop_lut1_I0_O)        0.150    33.468 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.347    33.815    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.355    34.170 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.533    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.657 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.806    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.930 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.424    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.548 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.158    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.282 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.090    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.242 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    40.135    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X45Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
                         clock pessimism              0.000    40.135    
                         clock uncertainty            0.317    40.453    
    SLICE_X45Y46         FDRE (Hold_fdre_C_R)         0.188    40.641    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]
  -------------------------------------------------------------------
                         required time                        -40.641    
                         arrival time                          41.025    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.187ns  (logic 0.367ns (4.483%)  route 7.820ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 40.023 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.820    40.972    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X38Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.506    32.506    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.630 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.416    33.046    design_1_i/HCI_3/inst/mux_out[2]
    SLICE_X48Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.170 f  design_1_i/HCI_3/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.446    33.615    design_1_i/HCI_3/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.739 r  design_1_i/HCI_3/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.103    design_1_i/HCI_3/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.227 f  design_1_i/HCI_3/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.376    design_1_i/HCI_3/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.500 r  design_1_i/HCI_3/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    35.032    design_1_i/HCI_3/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    35.156 f  design_1_i/HCI_3/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.675    design_1_i/HCI_3/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.799 r  design_1_i/HCI_3/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.606    design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y143        LUT5 (Prop_lut5_I0_O)        0.152    36.758 r  design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.265    40.023    design_1_i/HCI_3/inst/frequency_counter_instance/out[2]
    SLICE_X38Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                         clock pessimism              0.000    40.023    
                         clock uncertainty            0.317    40.340    
    SLICE_X38Y41         FDRE (Hold_fdre_C_R)         0.244    40.584    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
  -------------------------------------------------------------------
                         required time                        -40.584    
                         arrival time                          40.972    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.187ns  (logic 0.367ns (4.483%)  route 7.820ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 40.023 - 30.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 32.785 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    31.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    32.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    33.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.820    40.972    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X38Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.506    32.506    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y143        LUT6 (Prop_lut6_I0_O)        0.124    32.630 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.416    33.046    design_1_i/HCI_3/inst/mux_out[2]
    SLICE_X48Y144        LUT1 (Prop_lut1_I0_O)        0.124    33.170 f  design_1_i/HCI_3/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.446    33.615    design_1_i/HCI_3/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    33.739 r  design_1_i/HCI_3/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.103    design_1_i/HCI_3/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.227 f  design_1_i/HCI_3/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.376    design_1_i/HCI_3/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    34.500 r  design_1_i/HCI_3/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    35.032    design_1_i/HCI_3/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X47Y144        LUT6 (Prop_lut6_I0_O)        0.124    35.156 f  design_1_i/HCI_3/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.675    design_1_i/HCI_3/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.124    35.799 r  design_1_i/HCI_3/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.606    design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X47Y143        LUT5 (Prop_lut5_I0_O)        0.152    36.758 r  design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.265    40.023    design_1_i/HCI_3/inst/frequency_counter_instance/out[2]
    SLICE_X38Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/C
                         clock pessimism              0.000    40.023    
                         clock uncertainty            0.317    40.340    
    SLICE_X38Y41         FDRE (Hold_fdre_C_R)         0.244    40.584    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]
  -------------------------------------------------------------------
                         required time                        -40.584    
                         arrival time                          40.972    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.804ns  (logic 0.456ns (3.863%)  route 11.348ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.465ns = ( 78.465 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.348    74.880    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195    72.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100    72.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    72.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100    72.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365    72.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424    73.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    73.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120    75.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.896    78.465    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                         clock pessimism              0.000    78.465    
                         clock uncertainty           -0.317    78.148    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.261    77.887    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
  -------------------------------------------------------------------
                         required time                         77.887    
                         arrival time                         -74.880    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.804ns  (logic 0.456ns (3.863%)  route 11.348ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.465ns = ( 78.465 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.348    74.880    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195    72.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100    72.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    72.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100    72.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365    72.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424    73.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    73.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120    75.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.896    78.465    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
                         clock pessimism              0.000    78.465    
                         clock uncertainty           -0.317    78.148    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.261    77.887    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]
  -------------------------------------------------------------------
                         required time                         77.887    
                         arrival time                         -74.880    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.804ns  (logic 0.456ns (3.863%)  route 11.348ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.465ns = ( 78.465 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.348    74.880    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195    72.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100    72.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    72.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100    72.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365    72.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424    73.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    73.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120    75.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.896    78.465    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
                         clock pessimism              0.000    78.465    
                         clock uncertainty           -0.317    78.148    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.261    77.887    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]
  -------------------------------------------------------------------
                         required time                         77.887    
                         arrival time                         -74.880    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.804ns  (logic 0.456ns (3.863%)  route 11.348ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.465ns = ( 78.465 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.348    74.880    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.195    72.195    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.100    72.295 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.236    72.531    design_1_i/HCI_3/inst/mux_out[13]
    SLICE_X46Y145        LUT1 (Prop_lut1_I0_O)        0.100    72.631 f  design_1_i/HCI_3/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.365    72.996    design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.096 r  design_1_i/HCI_3/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.424    73.520    design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100    73.620 f  design_1_i/HCI_3/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    73.994    design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.094 r  design_1_i/HCI_3/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.400    design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.500 f  design_1_i/HCI_3/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.634    design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.100    74.734 r  design_1_i/HCI_3/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.449    design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X44Y145        LUT5 (Prop_lut5_I0_O)        0.120    75.569 r  design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.896    78.465    design_1_i/HCI_3/inst/frequency_counter_instance/out[13]
    SLICE_X44Y39         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
                         clock pessimism              0.000    78.465    
                         clock uncertainty           -0.317    78.148    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.261    77.887    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]
  -------------------------------------------------------------------
                         required time                         77.887    
                         arrival time                         -74.880    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.212ns  (logic 0.456ns (4.067%)  route 10.756ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.237ns = ( 78.237 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.756    74.288    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.181    72.181    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.100    72.281 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.217    72.498    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X47Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.598 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.365    72.963    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.063 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    73.563    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.663 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    74.037    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.137 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.443    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.543 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.677    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.777 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.492    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.120    75.612 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.625    78.237    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/C
                         clock pessimism              0.000    78.237    
                         clock uncertainty           -0.317    77.920    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.356    77.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]
  -------------------------------------------------------------------
                         required time                         77.564    
                         arrival time                         -74.288    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.212ns  (logic 0.456ns (4.067%)  route 10.756ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.237ns = ( 78.237 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.756    74.288    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.181    72.181    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.100    72.281 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.217    72.498    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X47Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.598 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.365    72.963    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.063 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    73.563    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.663 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    74.037    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.137 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.443    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.543 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.677    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.777 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.492    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.120    75.612 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.625    78.237    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
                         clock pessimism              0.000    78.237    
                         clock uncertainty           -0.317    77.920    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.356    77.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]
  -------------------------------------------------------------------
                         required time                         77.564    
                         arrival time                         -74.288    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.212ns  (logic 0.456ns (4.067%)  route 10.756ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.237ns = ( 78.237 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.756    74.288    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.181    72.181    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.100    72.281 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.217    72.498    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X47Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.598 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.365    72.963    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.063 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    73.563    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.663 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    74.037    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.137 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.443    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.543 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.677    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.777 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.492    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.120    75.612 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.625    78.237    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/C
                         clock pessimism              0.000    78.237    
                         clock uncertainty           -0.317    77.920    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.356    77.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]
  -------------------------------------------------------------------
                         required time                         77.564    
                         arrival time                         -74.288    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.212ns  (logic 0.456ns (4.067%)  route 10.756ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.237ns = ( 78.237 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.756    74.288    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.181    72.181    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.100    72.281 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.217    72.498    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X47Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.598 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.365    72.963    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.063 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    73.563    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.100    73.663 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    74.037    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.137 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    74.443    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.543 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    74.677    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.777 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.492    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.120    75.612 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.625    78.237    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X62Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/C
                         clock pessimism              0.000    78.237    
                         clock uncertainty           -0.317    77.920    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.356    77.564    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]
  -------------------------------------------------------------------
                         required time                         77.564    
                         arrival time                         -74.288    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.172ns  (logic 0.456ns (4.082%)  route 10.716ns (95.918%))
  Logic Levels:           0  
  Clock Path Skew:        5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 78.194 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.716    74.248    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X40Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.196    72.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100    72.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.301    72.597    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.120    72.717 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.252    72.969    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286    73.255 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    73.668    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    73.768 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.197    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.297 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    74.595    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.695 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    74.820    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.920 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.635    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120    75.755 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.439    78.194    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/C
                         clock pessimism              0.000    78.194    
                         clock uncertainty           -0.317    77.877    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.261    77.616    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]
  -------------------------------------------------------------------
                         required time                         77.616    
                         arrival time                         -74.248    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        11.172ns  (logic 0.456ns (4.082%)  route 10.716ns (95.918%))
  Logic Levels:           0  
  Clock Path Skew:        5.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.194ns = ( 78.194 - 70.000 ) 
    Source Clock Delay      (SCD):    3.076ns = ( 63.076 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782    63.076    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.456    63.532 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.716    74.248    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X40Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.196    72.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y137        LUT6 (Prop_lut6_I0_O)        0.100    72.296 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.301    72.597    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.120    72.717 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.252    72.969    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286    73.255 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    73.668    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    73.768 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.197    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.297 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    74.595    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.695 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    74.820    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100    74.920 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    75.635    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120    75.755 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.439    78.194    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X40Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/C
                         clock pessimism              0.000    78.194    
                         clock uncertainty           -0.317    77.877    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.261    77.616    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]
  -------------------------------------------------------------------
                         required time                         77.616    
                         arrival time                         -74.248    
  -------------------------------------------------------------------
                         slack                                  3.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.235ns  (logic 0.367ns (4.457%)  route 7.868ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        7.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.203ns = ( 80.203 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.868    81.020    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.730    80.203    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]/C
                         clock pessimism              0.000    80.203    
                         clock uncertainty            0.317    80.521    
    SLICE_X51Y46         FDRE (Hold_fdre_C_R)         0.188    80.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[476]
  -------------------------------------------------------------------
                         required time                        -80.709    
                         arrival time                          81.020    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.235ns  (logic 0.367ns (4.457%)  route 7.868ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        7.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.203ns = ( 80.203 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.868    81.020    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.730    80.203    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]/C
                         clock pessimism              0.000    80.203    
                         clock uncertainty            0.317    80.521    
    SLICE_X51Y46         FDRE (Hold_fdre_C_R)         0.188    80.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[477]
  -------------------------------------------------------------------
                         required time                        -80.709    
                         arrival time                          81.020    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.235ns  (logic 0.367ns (4.457%)  route 7.868ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        7.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.203ns = ( 80.203 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.868    81.020    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.730    80.203    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]/C
                         clock pessimism              0.000    80.203    
                         clock uncertainty            0.317    80.521    
    SLICE_X51Y46         FDRE (Hold_fdre_C_R)         0.188    80.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478]
  -------------------------------------------------------------------
                         required time                        -80.709    
                         arrival time                          81.020    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.235ns  (logic 0.367ns (4.457%)  route 7.868ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        7.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.203ns = ( 80.203 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.868    81.020    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.730    80.203    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]/C
                         clock pessimism              0.000    80.203    
                         clock uncertainty            0.317    80.521    
    SLICE_X51Y46         FDRE (Hold_fdre_C_R)         0.188    80.709    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[479]
  -------------------------------------------------------------------
                         required time                        -80.709    
                         arrival time                          81.020    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.630ns  (logic 0.367ns (4.253%)  route 8.263ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        7.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.419ns = ( 80.419 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.263    81.414    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.946    80.419    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]/C
                         clock pessimism              0.000    80.419    
                         clock uncertainty            0.317    80.737    
    SLICE_X51Y40         FDRE (Hold_fdre_C_R)         0.188    80.925    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452]
  -------------------------------------------------------------------
                         required time                        -80.925    
                         arrival time                          81.414    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.630ns  (logic 0.367ns (4.253%)  route 8.263ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        7.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.419ns = ( 80.419 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.263    81.414    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.946    80.419    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]/C
                         clock pessimism              0.000    80.419    
                         clock uncertainty            0.317    80.737    
    SLICE_X51Y40         FDRE (Hold_fdre_C_R)         0.188    80.925    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453]
  -------------------------------------------------------------------
                         required time                        -80.925    
                         arrival time                          81.414    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.630ns  (logic 0.367ns (4.253%)  route 8.263ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        7.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.419ns = ( 80.419 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.263    81.414    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.946    80.419    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454]/C
                         clock pessimism              0.000    80.419    
                         clock uncertainty            0.317    80.737    
    SLICE_X51Y40         FDRE (Hold_fdre_C_R)         0.188    80.925    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454]
  -------------------------------------------------------------------
                         required time                        -80.925    
                         arrival time                          81.414    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        8.630ns  (logic 0.367ns (4.253%)  route 8.263ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        7.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.419ns = ( 80.419 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.263    81.414    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.523    72.523    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y143        LUT6 (Prop_lut6_I0_O)        0.124    72.647 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.855    73.502    design_1_i/HCI_3/inst/mux_out[14]
    SLICE_X46Y144        LUT1 (Prop_lut1_I0_O)        0.124    73.626 f  design_1_i/HCI_3/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.512    74.138    design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.262 r  design_1_i/HCI_3/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    74.633    design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    74.757 f  design_1_i/HCI_3/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    74.915    design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.039 r  design_1_i/HCI_3/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    75.654    design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X44Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.778 f  design_1_i/HCI_3/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    76.223    design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X44Y143        LUT6 (Prop_lut6_I0_O)        0.124    76.347 r  design_1_i/HCI_3/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.321    design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.152    77.473 r  design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.946    80.419    design_1_i/HCI_3/inst/frequency_counter_instance/out[14]
    SLICE_X51Y40         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]/C
                         clock pessimism              0.000    80.419    
                         clock uncertainty            0.317    80.737    
    SLICE_X51Y40         FDRE (Hold_fdre_C_R)         0.188    80.925    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455]
  -------------------------------------------------------------------
                         required time                        -80.925    
                         arrival time                          81.414    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.944ns  (logic 0.367ns (4.620%)  route 7.577ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        6.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.728ns = ( 79.728 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.577    80.728    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    75.137    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.261 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.673    75.934    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    76.058 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.865    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    77.017 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.711    79.728    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
                         clock pessimism              0.000    79.728    
                         clock uncertainty            0.317    80.045    
    SLICE_X41Y41         FDRE (Hold_fdre_C_R)         0.188    80.233    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]
  -------------------------------------------------------------------
                         required time                        -80.233    
                         arrival time                          80.728    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        7.944ns  (logic 0.367ns (4.620%)  route 7.577ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        6.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.728ns = ( 79.728 - 70.000 ) 
    Source Clock Delay      (SCD):    2.785ns = ( 72.785 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    71.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    71.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.606    72.785    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X95Y60         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y60         FDRE (Prop_fdre_C_Q)         0.367    73.152 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.577    80.728    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.517    72.517    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.641 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.689    73.330    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.454 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.304    73.758    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    73.882 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    74.246    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.370 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    74.519    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    74.643 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    75.137    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.124    75.261 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.673    75.934    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    76.058 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    76.865    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.152    77.017 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.711    79.728    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X41Y41         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
                         clock pessimism              0.000    79.728    
                         clock uncertainty            0.317    80.045    
    SLICE_X41Y41         FDRE (Hold_fdre_C_R)         0.188    80.233    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]
  -------------------------------------------------------------------
                         required time                        -80.233    
                         arrival time                          80.728    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.656ns  (logic 0.456ns (3.603%)  route 12.200ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 97.671 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.200    95.603    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.803    97.671    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]/C
                         clock pessimism              0.000    97.671    
                         clock uncertainty           -0.317    97.354    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.261    97.093    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -95.603    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.656ns  (logic 0.456ns (3.603%)  route 12.200ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 97.671 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.200    95.603    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.803    97.671    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]/C
                         clock pessimism              0.000    97.671    
                         clock uncertainty           -0.317    97.354    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.261    97.093    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -95.603    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.656ns  (logic 0.456ns (3.603%)  route 12.200ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 97.671 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.200    95.603    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.803    97.671    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]/C
                         clock pessimism              0.000    97.671    
                         clock uncertainty           -0.317    97.354    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.261    97.093    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -95.603    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.656ns  (logic 0.456ns (3.603%)  route 12.200ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 97.671 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.200    95.603    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.803    97.671    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y63         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]/C
                         clock pessimism              0.000    97.671    
                         clock uncertainty           -0.317    97.354    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.261    97.093    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -95.603    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 97.496 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.918    95.321    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.627    97.496    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/C
                         clock pessimism              0.000    97.496    
                         clock uncertainty           -0.317    97.178    
    SLICE_X52Y69         FDRE (Setup_fdre_C_R)       -0.261    96.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -95.321    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 97.496 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.918    95.321    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.627    97.496    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              0.000    97.496    
                         clock uncertainty           -0.317    97.178    
    SLICE_X52Y69         FDRE (Setup_fdre_C_R)       -0.261    96.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -95.321    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 97.496 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.918    95.321    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.627    97.496    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/C
                         clock pessimism              0.000    97.496    
                         clock uncertainty           -0.317    97.178    
    SLICE_X52Y69         FDRE (Setup_fdre_C_R)       -0.261    96.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -95.321    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.374ns  (logic 0.456ns (3.685%)  route 11.918ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 97.496 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.918    95.321    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.627    97.496    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y69         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism              0.000    97.496    
                         clock uncertainty           -0.317    97.178    
    SLICE_X52Y69         FDRE (Setup_fdre_C_R)       -0.261    96.917    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -95.321    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.369ns  (logic 0.456ns (3.687%)  route 11.913ns (96.313%))
  Logic Levels:           0  
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.665ns = ( 97.665 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.913    95.316    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.797    97.665    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
                         clock pessimism              0.000    97.665    
                         clock uncertainty           -0.317    97.348    
    SLICE_X52Y64         FDRE (Setup_fdre_C_R)       -0.261    97.087    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                         -95.316    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.369ns  (logic 0.456ns (3.687%)  route 11.913ns (96.313%))
  Logic Levels:           0  
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.665ns = ( 97.665 - 90.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 82.947 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.653    82.947    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    83.403 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.913    95.316    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X52Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.185    92.185    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.100    92.285 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.125    92.410    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y121        LUT1 (Prop_lut1_I0_O)        0.100    92.510 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.618    93.128    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.228 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    93.534    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.634 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    93.768    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    93.868 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.368    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.100    94.468 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.842    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.100    94.942 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804    95.746    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.122    95.868 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.797    97.665    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X52Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                         clock pessimism              0.000    97.665    
                         clock uncertainty           -0.317    97.348    
    SLICE_X52Y64         FDRE (Setup_fdre_C_R)       -0.261    97.087    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                         -95.316    
  -------------------------------------------------------------------
                         slack                                  1.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.946ns  (logic 0.141ns (3.574%)  route 3.805ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.805    94.838    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.661    
    SLICE_X47Y68         FDRE (Hold_fdre_C_R)         0.066    94.727    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]
  -------------------------------------------------------------------
                         required time                        -94.727    
                         arrival time                          94.838    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.946ns  (logic 0.141ns (3.574%)  route 3.805ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.805    94.838    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.661    
    SLICE_X47Y68         FDRE (Hold_fdre_C_R)         0.066    94.727    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]
  -------------------------------------------------------------------
                         required time                        -94.727    
                         arrival time                          94.838    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.946ns  (logic 0.141ns (3.574%)  route 3.805ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.805    94.838    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.661    
    SLICE_X47Y68         FDRE (Hold_fdre_C_R)         0.066    94.727    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]
  -------------------------------------------------------------------
                         required time                        -94.727    
                         arrival time                          94.838    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.946ns  (logic 0.141ns (3.574%)  route 3.805ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 94.344 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.805    94.838    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.057    94.344    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y68         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]/C
                         clock pessimism              0.000    94.344    
                         clock uncertainty            0.317    94.661    
    SLICE_X47Y68         FDRE (Hold_fdre_C_R)         0.066    94.727    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[571]
  -------------------------------------------------------------------
                         required time                        -94.727    
                         arrival time                          94.838    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.984ns  (logic 0.141ns (3.540%)  route 3.843ns (96.460%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 94.289 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.843    94.876    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.002    94.289    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]/C
                         clock pessimism              0.000    94.289    
                         clock uncertainty            0.317    94.606    
    SLICE_X47Y65         FDRE (Hold_fdre_C_R)         0.066    94.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]
  -------------------------------------------------------------------
                         required time                        -94.672    
                         arrival time                          94.876    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.984ns  (logic 0.141ns (3.540%)  route 3.843ns (96.460%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 94.289 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.843    94.876    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.002    94.289    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557]/C
                         clock pessimism              0.000    94.289    
                         clock uncertainty            0.317    94.606    
    SLICE_X47Y65         FDRE (Hold_fdre_C_R)         0.066    94.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[557]
  -------------------------------------------------------------------
                         required time                        -94.672    
                         arrival time                          94.876    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.984ns  (logic 0.141ns (3.540%)  route 3.843ns (96.460%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 94.289 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.843    94.876    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.002    94.289    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]/C
                         clock pessimism              0.000    94.289    
                         clock uncertainty            0.317    94.606    
    SLICE_X47Y65         FDRE (Hold_fdre_C_R)         0.066    94.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[558]
  -------------------------------------------------------------------
                         required time                        -94.672    
                         arrival time                          94.876    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[559]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.984ns  (logic 0.141ns (3.540%)  route 3.843ns (96.460%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 94.289 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.843    94.876    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[559]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.002    94.289    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y65         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[559]/C
                         clock pessimism              0.000    94.289    
                         clock uncertainty            0.317    94.606    
    SLICE_X47Y65         FDRE (Hold_fdre_C_R)         0.066    94.672    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[559]
  -------------------------------------------------------------------
                         required time                        -94.672    
                         arrival time                          94.876    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.045ns  (logic 0.141ns (3.485%)  route 3.904ns (96.515%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.904    94.938    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.064    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X47Y64         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          94.938    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.045ns  (logic 0.141ns (3.485%)  route 3.904ns (96.515%))
  Logic Levels:           0  
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 94.350 - 90.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 90.893 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557    90.893    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    91.034 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        3.904    94.938    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X47Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.540    91.540    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.056    91.596 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.058    91.654    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    91.710 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.191    91.901    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    91.957 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.218    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.274 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.475    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.531 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.689    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.745 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.812    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.868 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.232    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.287 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.064    94.350    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X47Y64         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/C
                         clock pessimism              0.000    94.350    
                         clock uncertainty            0.317    94.668    
    SLICE_X47Y64         FDRE (Hold_fdre_C_R)         0.066    94.734    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]
  -------------------------------------------------------------------
                         required time                        -94.734    
                         arrival time                          94.938    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.448ns  (logic 0.518ns (15.022%)  route 2.930ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.930    16.646    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y126        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.448ns  (logic 0.518ns (15.022%)  route 2.930ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.930    16.646    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y126        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.448ns  (logic 0.518ns (15.022%)  route 2.930ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.930    16.646    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y126        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.448ns  (logic 0.518ns (15.022%)  route 2.930ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.930    16.646    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.639    22.818    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                         clock pessimism              0.000    22.818    
                         clock uncertainty           -0.337    22.481    
    SLICE_X34Y126        FDCE (Recov_fdce_C_CLR)     -0.319    22.162    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.298ns  (logic 0.518ns (15.709%)  route 2.780ns (84.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.780    16.496    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X38Y129        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X38Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism              0.000    22.821    
                         clock uncertainty           -0.337    22.484    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.319    22.165    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                         -16.496    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.518ns (15.712%)  route 2.779ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.779    16.495    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y129        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/C
                         clock pessimism              0.000    22.821    
                         clock uncertainty           -0.337    22.484    
    SLICE_X36Y129        FDCE (Recov_fdce_C_CLR)     -0.319    22.165    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.297ns  (logic 0.518ns (15.712%)  route 2.779ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.779    16.495    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y129        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.642    22.821    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y129        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                         clock pessimism              0.000    22.821    
                         clock uncertainty           -0.337    22.484    
    SLICE_X36Y129        FDCE (Recov_fdce_C_CLR)     -0.319    22.165    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.518ns (16.401%)  route 2.640ns (83.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.640    16.356    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y128        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.337    22.483    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.319    22.164    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.518ns (16.401%)  route 2.640ns (83.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.640    16.356    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y128        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.337    22.483    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.319    22.164    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.518ns (16.401%)  route 2.640ns (83.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 13.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.904    13.198    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518    13.716 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.640    16.356    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y128        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.641    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y128        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                         clock pessimism              0.000    22.820    
                         clock uncertainty           -0.337    22.483    
    SLICE_X36Y128        FDCE (Recov_fdce_C_CLR)     -0.319    22.164    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
  -------------------------------------------------------------------
                         required time                         22.164    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                  5.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.336%)  route 0.684ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.684     1.843    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X42Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X42Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.164ns (15.081%)  route 0.923ns (84.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.923     2.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
                         clock pessimism              0.000     1.262    
                         clock uncertainty            0.337     1.599    
    SLICE_X34Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.532    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.164ns (15.081%)  route 0.923ns (84.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.923     2.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                         clock pessimism              0.000     1.262    
                         clock uncertainty            0.337     1.599    
    SLICE_X34Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.532    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.164ns (15.081%)  route 0.923ns (84.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.923     2.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/C
                         clock pessimism              0.000     1.262    
                         clock uncertainty            0.337     1.599    
    SLICE_X34Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.532    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.164ns (15.081%)  route 0.923ns (84.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.923     2.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.896     1.262    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism              0.000     1.262    
                         clock uncertainty            0.337     1.599    
    SLICE_X34Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.532    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.753%)  route 0.948ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.948     2.107    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.753%)  route 0.948ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.948     2.107    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.753%)  route 0.948ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.948     2.107    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.753%)  route 0.948ns (85.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.948     2.107    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X36Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X36Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X36Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.530    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.164ns (14.251%)  route 0.987ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.659     0.995    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y103        FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.159 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.987     2.146    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X34Y124        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X34Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X34Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.531    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.615    





