
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	11fb8 <ftello64@plt+0xd58>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	sp, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #118784	; 0x1d000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #118784	; 0x1d000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #118784	; 0x1d000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #118784	; 0x1d000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #118784	; 0x1d000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #118784	; 0x1d000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #118784	; 0x1d000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #118784	; 0x1d000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #118784	; 0x1d000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #118784	; 0x1d000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #118784	; 0x1d000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #118784	; 0x1d000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #118784	; 0x1d000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #118784	; 0x1d000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #118784	; 0x1d000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #118784	; 0x1d000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #118784	; 0x1d000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #118784	; 0x1d000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #118784	; 0x1d000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #118784	; 0x1d000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #118784	; 0x1d000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #118784	; 0x1d000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #118784	; 0x1d000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #28, 20	; 0x1c000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #28, 20	; 0x1c000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #28, 20	; 0x1c000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #28, 20	; 0x1c000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #28, 20	; 0x1c000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #28, 20	; 0x1c000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #28, 20	; 0x1c000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #28, 20	; 0x1c000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #28, 20	; 0x1c000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #28, 20	; 0x1c000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #28, 20	; 0x1c000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #28, 20	; 0x1c000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #28, 20	; 0x1c000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #28, 20	; 0x1c000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #28, 20	; 0x1c000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #28, 20	; 0x1c000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #28, 20	; 0x1c000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #28, 20	; 0x1c000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #28, 20	; 0x1c000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #28, 20	; 0x1c000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #28, 20	; 0x1c000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #28, 20	; 0x1c000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #28, 20	; 0x1c000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #28, 20	; 0x1c000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #28, 20	; 0x1c000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #28, 20	; 0x1c000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #28, 20	; 0x1c000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #28, 20	; 0x1c000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #28, 20	; 0x1c000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #28, 20	; 0x1c000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #28, 20	; 0x1c000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #28, 20	; 0x1c000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #28, 20	; 0x1c000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #28, 20	; 0x1c000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #28, 20	; 0x1c000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #28, 20	; 0x1c000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #28, 20	; 0x1c000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #28, 20	; 0x1c000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #28, 20	; 0x1c000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #28, 20	; 0x1c000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #28, 20	; 0x1c000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #28, 20	; 0x1c000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #28, 20	; 0x1c000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11274:	mov	r7, r0
   11278:	sub	sp, sp, #188	; 0xbc
   1127c:	ldr	r0, [r1]
   11280:	mov	r6, r1
   11284:	bl	12b1c <ftello64@plt+0x18bc>
   11288:	ldr	r1, [pc, #3180]	; 11efc <ftello64@plt+0xc9c>
   1128c:	mov	r0, #6
   11290:	bl	111d0 <setlocale@plt>
   11294:	ldr	r1, [pc, #3172]	; 11f00 <ftello64@plt+0xca0>
   11298:	ldr	r0, [pc, #3172]	; 11f04 <ftello64@plt+0xca4>
   1129c:	bl	1120c <bindtextdomain@plt>
   112a0:	ldr	r9, [pc, #3168]	; 11f08 <ftello64@plt+0xca8>
   112a4:	ldr	r0, [pc, #3160]	; 11f04 <ftello64@plt+0xca4>
   112a8:	ldr	r8, [pc, #3164]	; 11f0c <ftello64@plt+0xcac>
   112ac:	ldr	sl, [pc, #3164]	; 11f10 <ftello64@plt+0xcb0>
   112b0:	bl	11044 <textdomain@plt>
   112b4:	mvn	fp, #0
   112b8:	ldr	r0, [pc, #3156]	; 11f14 <ftello64@plt+0xcb4>
   112bc:	mov	r5, #0
   112c0:	str	fp, [sp, #44]	; 0x2c
   112c4:	bl	1c450 <ftello64@plt+0xb1f0>
   112c8:	mov	r3, #10
   112cc:	str	r5, [sp, #32]
   112d0:	str	r5, [sp, #40]	; 0x28
   112d4:	str	r5, [sp, #56]	; 0x38
   112d8:	str	r5, [sp, #28]
   112dc:	str	r5, [sp, #48]	; 0x30
   112e0:	str	r3, [sp, #52]	; 0x34
   112e4:	mov	r4, #0
   112e8:	str	r4, [sp]
   112ec:	mov	r3, r9
   112f0:	mov	r2, r8
   112f4:	mov	r1, r6
   112f8:	mov	r0, r7
   112fc:	bl	11110 <getopt_long@plt>
   11300:	cmn	r0, #1
   11304:	beq	114f0 <ftello64@plt+0x290>
   11308:	cmp	r0, #110	; 0x6e
   1130c:	beq	1153c <ftello64@plt+0x2dc>
   11310:	bgt	11430 <ftello64@plt+0x1d0>
   11314:	cmn	r0, #2
   11318:	beq	1152c <ftello64@plt+0x2cc>
   1131c:	ble	114b8 <ftello64@plt+0x258>
   11320:	cmp	r0, #101	; 0x65
   11324:	beq	11474 <ftello64@plt+0x214>
   11328:	cmp	r0, #105	; 0x69
   1132c:	bne	11524 <ftello64@plt+0x2c4>
   11330:	ldr	fp, [sl]
   11334:	mov	r1, #45	; 0x2d
   11338:	mov	r0, fp
   1133c:	bl	11140 <strchr@plt>
   11340:	ldr	r2, [sp, #28]
   11344:	cmp	r2, #0
   11348:	mov	r3, r0
   1134c:	bne	11a7c <ftello64@plt+0x81c>
   11350:	cmp	r0, #0
   11354:	beq	115b8 <ftello64@plt+0x358>
   11358:	ldr	r0, [sp, #28]
   1135c:	mov	r2, #5
   11360:	strb	r0, [r3]
   11364:	ldr	r1, [pc, #2988]	; 11f18 <ftello64@plt+0xcb8>
   11368:	ldr	fp, [sl]
   1136c:	str	r3, [sp, #56]	; 0x38
   11370:	bl	11020 <dcgettext@plt>
   11374:	ldr	r3, [sp, #56]	; 0x38
   11378:	ldr	r2, [pc, #2940]	; 11efc <ftello64@plt+0xc9c>
   1137c:	mov	r4, r3
   11380:	ldr	r3, [sp, #28]
   11384:	str	r2, [sp, #8]
   11388:	str	r3, [sp, #16]
   1138c:	mvn	r2, #0
   11390:	mov	r3, #0
   11394:	strd	r2, [sp]
   11398:	mov	r2, #0
   1139c:	mov	r3, #0
   113a0:	str	r0, [sp, #12]
   113a4:	mov	r0, fp
   113a8:	bl	190b0 <ftello64@plt+0x7e50>
   113ac:	mov	r3, #45	; 0x2d
   113b0:	strb	r3, [r4], #1
   113b4:	mov	r2, #5
   113b8:	ldr	r1, [pc, #2904]	; 11f18 <ftello64@plt+0xcb8>
   113bc:	mov	fp, r0
   113c0:	ldr	r0, [sp, #28]
   113c4:	bl	11020 <dcgettext@plt>
   113c8:	ldr	r3, [sp, #28]
   113cc:	mvn	r2, #0
   113d0:	str	r3, [sp, #16]
   113d4:	ldr	r3, [pc, #2848]	; 11efc <ftello64@plt+0xc9c>
   113d8:	str	r3, [sp, #8]
   113dc:	mov	r3, #0
   113e0:	strd	r2, [sp]
   113e4:	mov	r2, #0
   113e8:	mov	r3, #0
   113ec:	str	r0, [sp, #12]
   113f0:	mov	r0, r4
   113f4:	bl	190b0 <ftello64@plt+0x7e50>
   113f8:	sub	r3, r0, fp
   113fc:	cmn	r3, #1
   11400:	movne	r3, #0
   11404:	moveq	r3, #1
   11408:	cmp	fp, r0
   1140c:	mov	r2, r0
   11410:	movls	r2, #0
   11414:	movhi	r2, #1
   11418:	cmp	r2, r3
   1141c:	str	r0, [sp, #56]	; 0x38
   11420:	bne	115f4 <ftello64@plt+0x394>
   11424:	mov	r3, #1
   11428:	str	r3, [sp, #28]
   1142c:	b	112e4 <ftello64@plt+0x84>
   11430:	cmp	r0, #114	; 0x72
   11434:	beq	11534 <ftello64@plt+0x2d4>
   11438:	ble	11488 <ftello64@plt+0x228>
   1143c:	cmp	r0, #122	; 0x7a
   11440:	beq	11480 <ftello64@plt+0x220>
   11444:	cmp	r0, #256	; 0x100
   11448:	bne	11524 <ftello64@plt+0x2c4>
   1144c:	ldr	r0, [sp, #32]
   11450:	cmp	r0, #0
   11454:	beq	11468 <ftello64@plt+0x208>
   11458:	ldr	r1, [sl]
   1145c:	bl	10f84 <strcmp@plt>
   11460:	cmp	r0, #0
   11464:	bne	11a9c <ftello64@plt+0x83c>
   11468:	ldr	r3, [sl]
   1146c:	str	r3, [sp, #32]
   11470:	b	112e4 <ftello64@plt+0x84>
   11474:	mov	r3, #1
   11478:	str	r3, [sp, #48]	; 0x30
   1147c:	b	112e4 <ftello64@plt+0x84>
   11480:	str	r4, [sp, #52]	; 0x34
   11484:	b	112e4 <ftello64@plt+0x84>
   11488:	cmp	r0, #111	; 0x6f
   1148c:	bne	11524 <ftello64@plt+0x2c4>
   11490:	ldr	r0, [sp, #40]	; 0x28
   11494:	cmp	r0, #0
   11498:	beq	114ac <ftello64@plt+0x24c>
   1149c:	ldr	r1, [sl]
   114a0:	bl	10f84 <strcmp@plt>
   114a4:	cmp	r0, #0
   114a8:	bne	11aa8 <ftello64@plt+0x848>
   114ac:	ldr	r3, [sl]
   114b0:	str	r3, [sp, #40]	; 0x28
   114b4:	b	112e4 <ftello64@plt+0x84>
   114b8:	cmn	r0, #3
   114bc:	bne	11524 <ftello64@plt+0x2c4>
   114c0:	ldr	r1, [pc, #2644]	; 11f1c <ftello64@plt+0xcbc>
   114c4:	ldr	r3, [pc, #2644]	; 11f20 <ftello64@plt+0xcc0>
   114c8:	ldr	r2, [pc, #2644]	; 11f24 <ftello64@plt+0xcc4>
   114cc:	str	r4, [sp, #4]
   114d0:	ldr	r0, [r1]
   114d4:	ldr	r3, [r3]
   114d8:	ldr	r1, [pc, #2632]	; 11f28 <ftello64@plt+0xcc8>
   114dc:	str	r2, [sp]
   114e0:	ldr	r2, [pc, #2628]	; 11f2c <ftello64@plt+0xccc>
   114e4:	bl	18704 <ftello64@plt+0x74a4>
   114e8:	mov	r0, r4
   114ec:	bl	11128 <exit@plt>
   114f0:	ldr	r3, [sp, #48]	; 0x30
   114f4:	ldr	r2, [sp, #28]
   114f8:	ands	r3, r3, r2
   114fc:	str	r3, [sp, #60]	; 0x3c
   11500:	beq	11630 <ftello64@plt+0x3d0>
   11504:	mov	r2, #5
   11508:	ldr	r1, [pc, #2592]	; 11f30 <ftello64@plt+0xcd0>
   1150c:	mov	r0, r4
   11510:	bl	11020 <dcgettext@plt>
   11514:	mov	r1, r4
   11518:	mov	r2, r0
   1151c:	mov	r0, r4
   11520:	bl	110bc <error@plt>
   11524:	mov	r0, #1
   11528:	bl	120a4 <ftello64@plt+0xe44>
   1152c:	mov	r0, r4
   11530:	bl	120a4 <ftello64@plt+0xe44>
   11534:	mov	r5, #1
   11538:	b	112e4 <ftello64@plt+0x84>
   1153c:	ldr	r3, [pc, #2488]	; 11efc <ftello64@plt+0xc9c>
   11540:	mov	r2, #10
   11544:	str	r3, [sp]
   11548:	mov	r1, r4
   1154c:	add	r3, sp, #80	; 0x50
   11550:	ldr	r0, [sl]
   11554:	bl	191f0 <ftello64@plt+0x7f90>
   11558:	cmp	r0, #0
   1155c:	bne	11580 <ftello64@plt+0x320>
   11560:	ldrd	r2, [sp, #80]	; 0x50
   11564:	ldr	r0, [sp, #44]	; 0x2c
   11568:	mov	r1, #0
   1156c:	cmp	r3, r1
   11570:	cmpeq	r2, r0
   11574:	movhi	r2, r0
   11578:	str	r2, [sp, #44]	; 0x2c
   1157c:	b	112e4 <ftello64@plt+0x84>
   11580:	cmp	r0, #1
   11584:	beq	112e4 <ftello64@plt+0x84>
   11588:	mov	r2, #5
   1158c:	ldr	r1, [pc, #2464]	; 11f34 <ftello64@plt+0xcd4>
   11590:	mov	r0, r4
   11594:	bl	11020 <dcgettext@plt>
   11598:	mov	r5, r0
   1159c:	ldr	r0, [sl]
   115a0:	bl	169e8 <ftello64@plt+0x5788>
   115a4:	mov	r2, r5
   115a8:	mov	r1, r4
   115ac:	mov	r3, r0
   115b0:	mov	r0, #1
   115b4:	bl	110bc <error@plt>
   115b8:	mov	r2, #5
   115bc:	ldr	r1, [pc, #2388]	; 11f18 <ftello64@plt+0xcb8>
   115c0:	bl	11020 <dcgettext@plt>
   115c4:	mvn	r2, #0
   115c8:	mov	r3, #0
   115cc:	ldr	r1, [pc, #2344]	; 11efc <ftello64@plt+0xc9c>
   115d0:	ldr	ip, [sp, #28]
   115d4:	strd	r2, [sp]
   115d8:	str	ip, [sp, #16]
   115dc:	str	r1, [sp, #8]
   115e0:	mov	r2, #0
   115e4:	mov	r3, #0
   115e8:	str	r0, [sp, #12]
   115ec:	mov	r0, fp
   115f0:	bl	190b0 <ftello64@plt+0x7e50>
   115f4:	bl	1114c <__errno_location@plt>
   115f8:	mov	r2, #5
   115fc:	ldr	r1, [pc, #2324]	; 11f18 <ftello64@plt+0xcb8>
   11600:	ldr	r5, [r0]
   11604:	mov	r0, #0
   11608:	bl	11020 <dcgettext@plt>
   1160c:	mov	r4, r0
   11610:	ldr	r0, [sl]
   11614:	bl	169e8 <ftello64@plt+0x5788>
   11618:	mov	r1, r5
   1161c:	mov	r3, r4
   11620:	ldr	r2, [pc, #2320]	; 11f38 <ftello64@plt+0xcd8>
   11624:	str	r0, [sp]
   11628:	mov	r0, #1
   1162c:	bl	110bc <error@plt>
   11630:	ldr	r3, [pc, #2308]	; 11f3c <ftello64@plt+0xcdc>
   11634:	ldr	r2, [sp, #28]
   11638:	ldr	r4, [r3]
   1163c:	cmp	r2, #0
   11640:	sub	sl, r7, r4
   11644:	add	r7, r6, r4, lsl #2
   11648:	beq	117b4 <ftello64@plt+0x554>
   1164c:	cmp	sl, #0
   11650:	bgt	11a5c <ftello64@plt+0x7fc>
   11654:	ldr	r3, [sp, #44]	; 0x2c
   11658:	cmp	r3, #0
   1165c:	bne	11a88 <ftello64@plt+0x828>
   11660:	ldr	r7, [sp, #44]	; 0x2c
   11664:	mov	r6, r7
   11668:	ldr	r3, [sp, #44]	; 0x2c
   1166c:	cmp	r3, r6
   11670:	movcs	r3, r5
   11674:	orrcc	r3, r5, #1
   11678:	cmp	r3, #0
   1167c:	beq	11930 <ftello64@plt+0x6d0>
   11680:	cmp	r5, #0
   11684:	ldr	r4, [sp, #44]	; 0x2c
   11688:	mvnne	r1, #0
   1168c:	beq	11934 <ftello64@plt+0x6d4>
   11690:	ldr	r0, [sp, #32]
   11694:	bl	16b90 <ftello64@plt+0x5930>
   11698:	subs	r3, r0, #0
   1169c:	str	r3, [sp, #64]	; 0x40
   116a0:	beq	11ab4 <ftello64@plt+0x854>
   116a4:	ldr	r3, [sp, #48]	; 0x30
   116a8:	mov	r8, #0
   116ac:	eor	r3, r3, #1
   116b0:	str	r3, [sp, #68]	; 0x44
   116b4:	ldr	r2, [sp, #44]	; 0x2c
   116b8:	ldr	r3, [sp, #68]	; 0x44
   116bc:	cmp	r2, #0
   116c0:	moveq	r3, #0
   116c4:	andne	r3, r3, #1
   116c8:	ldr	r2, [sp, #28]
   116cc:	eor	r3, r3, #1
   116d0:	orrs	r9, r2, r3
   116d4:	beq	11dac <ftello64@plt+0xb4c>
   116d8:	cmp	r5, #0
   116dc:	beq	11998 <ftello64@plt+0x738>
   116e0:	ldr	r3, [sp, #40]	; 0x28
   116e4:	cmp	r3, #0
   116e8:	beq	11708 <ftello64@plt+0x4a8>
   116ec:	ldr	r3, [pc, #2088]	; 11f1c <ftello64@plt+0xcbc>
   116f0:	ldr	r1, [pc, #2120]	; 11f40 <ftello64@plt+0xce0>
   116f4:	ldr	r0, [sp, #40]	; 0x28
   116f8:	ldr	r2, [r3]
   116fc:	bl	12628 <ftello64@plt+0x13c8>
   11700:	cmp	r0, #0
   11704:	beq	11e8c <ftello64@plt+0xc2c>
   11708:	ldr	r3, [sp, #44]	; 0x2c
   1170c:	cmp	r3, #0
   11710:	beq	11990 <ftello64@plt+0x730>
   11714:	cmp	r6, #0
   11718:	beq	11e50 <ftello64@plt+0xbf0>
   1171c:	ldr	r3, [sp, #28]
   11720:	cmp	r3, #0
   11724:	bne	11de8 <ftello64@plt+0xb88>
   11728:	subs	r8, r6, #1
   1172c:	mov	r9, #0
   11730:	mov	fp, r3
   11734:	sbc	r9, r9, #0
   11738:	ldr	r6, [pc, #2012]	; 11f1c <ftello64@plt+0xcbc>
   1173c:	ldr	sl, [sp, #64]	; 0x40
   11740:	b	11748 <ftello64@plt+0x4e8>
   11744:	add	fp, fp, #1
   11748:	cmp	r4, fp
   1174c:	beq	11990 <ftello64@plt+0x730>
   11750:	mov	r2, r8
   11754:	mov	r3, r9
   11758:	mov	r0, sl
   1175c:	bl	16bd0 <ftello64@plt+0x5970>
   11760:	ldr	r3, [r6]
   11764:	add	r1, r7, r0, lsl #2
   11768:	ldr	r2, [r7, r0, lsl #2]
   1176c:	ldr	r5, [r1, #4]
   11770:	mov	r0, r2
   11774:	sub	r5, r5, r2
   11778:	mov	r2, r5
   1177c:	mov	r1, #1
   11780:	bl	10ff0 <fwrite_unlocked@plt>
   11784:	cmp	r5, r0
   11788:	beq	11744 <ftello64@plt+0x4e4>
   1178c:	bl	1114c <__errno_location@plt>
   11790:	ldr	r1, [pc, #1964]	; 11f44 <ftello64@plt+0xce4>
   11794:	mov	r2, #5
   11798:	ldr	r4, [r0]
   1179c:	mov	r0, #0
   117a0:	bl	11020 <dcgettext@plt>
   117a4:	mov	r1, r4
   117a8:	mov	r2, r0
   117ac:	mov	r0, #1
   117b0:	bl	110bc <error@plt>
   117b4:	ldr	r3, [sp, #48]	; 0x30
   117b8:	eor	r3, r3, #1
   117bc:	str	r3, [sp, #68]	; 0x44
   117c0:	cmp	sl, #1
   117c4:	movle	r3, #0
   117c8:	andgt	r3, r3, #1
   117cc:	cmp	r3, #0
   117d0:	bne	11a20 <ftello64@plt+0x7c0>
   117d4:	ldr	r3, [sp, #44]	; 0x2c
   117d8:	cmp	r3, #0
   117dc:	beq	11660 <ftello64@plt+0x400>
   117e0:	ldr	r3, [sp, #48]	; 0x30
   117e4:	cmp	r3, #0
   117e8:	bne	11af0 <ftello64@plt+0x890>
   117ec:	cmp	sl, #1
   117f0:	ldrne	r8, [pc, #1872]	; 11f48 <ftello64@plt+0xce8>
   117f4:	bne	11814 <ftello64@plt+0x5b4>
   117f8:	ldr	r7, [r6, r4, lsl #2]
   117fc:	ldr	r1, [pc, #1864]	; 11f4c <ftello64@plt+0xcec>
   11800:	mov	r0, r7
   11804:	bl	10f84 <strcmp@plt>
   11808:	ldr	r8, [pc, #1848]	; 11f48 <ftello64@plt+0xce8>
   1180c:	cmp	r0, #0
   11810:	bne	11e9c <ftello64@plt+0xc3c>
   11814:	mov	r1, #2
   11818:	ldr	r0, [r8]
   1181c:	bl	124f4 <ftello64@plt+0x1294>
   11820:	ldr	r3, [sp, #44]	; 0x2c
   11824:	cmn	r3, #1
   11828:	movne	r3, #0
   1182c:	moveq	r3, #1
   11830:	orrs	r1, r5, r3
   11834:	add	r3, sp, #80	; 0x50
   11838:	str	r3, [sp, #72]	; 0x48
   1183c:	bne	11c10 <ftello64@plt+0x9b0>
   11840:	mov	r2, r3
   11844:	mov	r0, #3
   11848:	bl	11068 <__fxstat64@plt>
   1184c:	cmp	r0, #0
   11850:	beq	11bc0 <ftello64@plt+0x960>
   11854:	mvn	r1, #0
   11858:	ldr	r0, [sp, #32]
   1185c:	bl	16b90 <ftello64@plt+0x5930>
   11860:	subs	r3, r0, #0
   11864:	str	r3, [sp, #64]	; 0x40
   11868:	beq	11ab4 <ftello64@plt+0x854>
   1186c:	ldr	r3, [sp, #44]	; 0x2c
   11870:	mov	r1, #12
   11874:	cmp	r3, #1024	; 0x400
   11878:	movcc	sl, r3
   1187c:	movcs	sl, #1024	; 0x400
   11880:	mov	r0, sl
   11884:	ldr	r9, [r8]
   11888:	mov	r4, r1
   1188c:	bl	18e30 <ftello64@plt+0x7bd0>
   11890:	ldr	r2, [sp, #44]	; 0x2c
   11894:	mov	r3, #0
   11898:	str	fp, [sp, #48]	; 0x30
   1189c:	str	r5, [sp, #60]	; 0x3c
   118a0:	mov	r6, #0
   118a4:	mov	r7, #0
   118a8:	strd	r2, [sp, #32]
   118ac:	ldr	r5, [sp, #52]	; 0x34
   118b0:	mov	fp, #0
   118b4:	mov	r8, r0
   118b8:	b	118c0 <ftello64@plt+0x660>
   118bc:	add	r4, r4, #12
   118c0:	ldrd	r2, [sp, #32]
   118c4:	cmp	r7, r3
   118c8:	cmpeq	r6, r2
   118cc:	bcs	11cc4 <ftello64@plt+0xa64>
   118d0:	sub	r0, r4, #12
   118d4:	add	r0, r8, r0
   118d8:	mov	r2, r5
   118dc:	mov	r1, r9
   118e0:	bl	12a08 <ftello64@plt+0x17a8>
   118e4:	subs	fp, r0, #0
   118e8:	beq	11da0 <ftello64@plt+0xb40>
   118ec:	adds	r6, r6, #1
   118f0:	adc	r7, r7, #0
   118f4:	mov	r1, #0
   118f8:	cmp	r7, r1
   118fc:	cmpeq	r6, sl
   11900:	bcc	118bc <ftello64@plt+0x65c>
   11904:	add	sl, sl, #1024	; 0x400
   11908:	mov	r1, sl
   1190c:	mov	r0, r8
   11910:	mov	r2, #12
   11914:	bl	18978 <ftello64@plt+0x7718>
   11918:	mov	r2, #12288	; 0x3000
   1191c:	mov	r1, #0
   11920:	mov	r8, r0
   11924:	add	r0, r0, r4
   11928:	bl	11170 <memset@plt>
   1192c:	b	118bc <ftello64@plt+0x65c>
   11930:	mov	r4, r6
   11934:	mov	r1, r6
   11938:	mov	r0, r4
   1193c:	bl	170b0 <ftello64@plt+0x5e50>
   11940:	mov	r1, r0
   11944:	b	11690 <ftello64@plt+0x430>
   11948:	mov	r7, #0
   1194c:	mov	fp, #12
   11950:	ldr	sl, [pc, #1476]	; 11f1c <ftello64@plt+0xcbc>
   11954:	mov	r9, #1
   11958:	b	11988 <ftello64@plt+0x728>
   1195c:	ldr	r4, [r5, r7, lsl #2]
   11960:	ldr	r3, [sl]
   11964:	mov	r1, r9
   11968:	mla	r4, fp, r4, r8
   1196c:	ldr	r2, [r4, #4]
   11970:	ldr	r0, [r4, #8]
   11974:	bl	10ff0 <fwrite_unlocked@plt>
   11978:	ldr	r3, [r4, #4]
   1197c:	cmp	r0, r3
   11980:	bne	1178c <ftello64@plt+0x52c>
   11984:	add	r7, r7, #1
   11988:	cmp	r6, r7
   1198c:	bne	1195c <ftello64@plt+0x6fc>
   11990:	mov	r0, #0
   11994:	bl	11128 <exit@plt>
   11998:	ldr	r0, [sp, #64]	; 0x40
   1199c:	mov	r2, r6
   119a0:	mov	r1, r4
   119a4:	bl	170f0 <ftello64@plt+0x5e90>
   119a8:	ldr	r3, [sp, #40]	; 0x28
   119ac:	cmp	r3, #0
   119b0:	mov	r5, r0
   119b4:	bne	11e70 <ftello64@plt+0xc10>
   119b8:	ldr	r3, [sp, #60]	; 0x3c
   119bc:	cmp	r3, #0
   119c0:	bne	11948 <ftello64@plt+0x6e8>
   119c4:	ldr	r3, [sp, #28]
   119c8:	cmp	r3, #0
   119cc:	bne	11b7c <ftello64@plt+0x91c>
   119d0:	mov	r8, r3
   119d4:	ldr	sl, [pc, #1344]	; 11f1c <ftello64@plt+0xcbc>
   119d8:	mov	r9, #1
   119dc:	b	119e4 <ftello64@plt+0x784>
   119e0:	add	r8, r8, #1
   119e4:	cmp	r4, r8
   119e8:	beq	11990 <ftello64@plt+0x730>
   119ec:	ldr	r2, [r5, r8, lsl #2]
   119f0:	ldr	r3, [sl]
   119f4:	mov	r1, r9
   119f8:	add	r0, r7, r2, lsl #2
   119fc:	ldr	r2, [r7, r2, lsl #2]
   11a00:	ldr	r6, [r0, #4]
   11a04:	mov	r0, r2
   11a08:	sub	r6, r6, r2
   11a0c:	mov	r2, r6
   11a10:	bl	10ff0 <fwrite_unlocked@plt>
   11a14:	cmp	r6, r0
   11a18:	beq	119e0 <ftello64@plt+0x780>
   11a1c:	b	1178c <ftello64@plt+0x52c>
   11a20:	ldr	r0, [sp, #28]
   11a24:	mov	r2, #5
   11a28:	ldr	r1, [pc, #1312]	; 11f50 <ftello64@plt+0xcf0>
   11a2c:	bl	11020 <dcgettext@plt>
   11a30:	mov	r3, #4
   11a34:	mov	r4, r0
   11a38:	ldr	r0, [r7, r3]
   11a3c:	bl	169e8 <ftello64@plt+0x5788>
   11a40:	mov	r1, #0
   11a44:	mov	r2, r4
   11a48:	mov	r3, r0
   11a4c:	mov	r0, r1
   11a50:	bl	110bc <error@plt>
   11a54:	mov	r0, #1
   11a58:	bl	120a4 <ftello64@plt+0xe44>
   11a5c:	ldr	r5, [sp, #60]	; 0x3c
   11a60:	mov	r2, #5
   11a64:	ldr	r1, [pc, #1252]	; 11f50 <ftello64@plt+0xcf0>
   11a68:	mov	r0, r5
   11a6c:	bl	11020 <dcgettext@plt>
   11a70:	mov	r3, r5
   11a74:	mov	r4, r0
   11a78:	b	11a38 <ftello64@plt+0x7d8>
   11a7c:	mov	r2, #5
   11a80:	ldr	r1, [pc, #1228]	; 11f54 <ftello64@plt+0xcf4>
   11a84:	b	1179c <ftello64@plt+0x53c>
   11a88:	ldr	r3, [sp, #56]	; 0x38
   11a8c:	ldr	r7, [sp, #60]	; 0x3c
   11a90:	add	r6, r3, #1
   11a94:	sub	r6, r6, fp
   11a98:	b	11668 <ftello64@plt+0x408>
   11a9c:	mov	r2, #5
   11aa0:	ldr	r1, [pc, #1200]	; 11f58 <ftello64@plt+0xcf8>
   11aa4:	b	1179c <ftello64@plt+0x53c>
   11aa8:	mov	r2, #5
   11aac:	ldr	r1, [pc, #1192]	; 11f5c <ftello64@plt+0xcfc>
   11ab0:	b	1179c <ftello64@plt+0x53c>
   11ab4:	bl	1114c <__errno_location@plt>
   11ab8:	ldr	r3, [sp, #32]
   11abc:	ldr	r2, [pc, #1180]	; 11f60 <ftello64@plt+0xd00>
   11ac0:	cmp	r3, #0
   11ac4:	moveq	r3, r2
   11ac8:	mov	r1, #3
   11acc:	mov	r2, r3
   11ad0:	ldr	r4, [r0]
   11ad4:	mov	r0, #0
   11ad8:	bl	15af4 <ftello64@plt+0x4894>
   11adc:	mov	r1, r4
   11ae0:	ldr	r2, [pc, #1148]	; 11f64 <ftello64@plt+0xd04>
   11ae4:	mov	r3, r0
   11ae8:	mov	r0, #1
   11aec:	bl	110bc <error@plt>
   11af0:	mov	r6, sl
   11af4:	mov	r8, sl
   11af8:	ldr	r4, [sp, #28]
   11afc:	b	11b10 <ftello64@plt+0x8b0>
   11b00:	ldr	r0, [r7, r4, lsl #2]
   11b04:	bl	11134 <strlen@plt>
   11b08:	add	r4, r4, #1
   11b0c:	add	r8, r8, r0
   11b10:	cmp	sl, r4
   11b14:	bgt	11b00 <ftello64@plt+0x8a0>
   11b18:	mov	r0, r8
   11b1c:	bl	188ec <ftello64@plt+0x768c>
   11b20:	sub	r9, r7, #4
   11b24:	str	r5, [sp, #64]	; 0x40
   11b28:	mov	r8, r7
   11b2c:	mov	r4, #0
   11b30:	mov	r7, r6
   11b34:	ldr	r5, [sp, #52]	; 0x34
   11b38:	mov	r6, r0
   11b3c:	b	11b5c <ftello64@plt+0x8fc>
   11b40:	ldr	r1, [r9, #4]
   11b44:	mov	r0, r6
   11b48:	bl	11008 <stpcpy@plt>
   11b4c:	add	r4, r4, #1
   11b50:	str	r6, [r9, #4]!
   11b54:	add	r6, r0, #1
   11b58:	strb	r5, [r0]
   11b5c:	cmp	sl, r4
   11b60:	bgt	11b40 <ftello64@plt+0x8e0>
   11b64:	mov	r3, r6
   11b68:	mov	r6, r7
   11b6c:	mov	r7, r8
   11b70:	ldr	r5, [sp, #64]	; 0x40
   11b74:	str	r3, [r7, sl, lsl #2]
   11b78:	b	11668 <ftello64@plt+0x408>
   11b7c:	ldr	r6, [sp, #60]	; 0x3c
   11b80:	ldr	r8, [pc, #992]	; 11f68 <ftello64@plt+0xd08>
   11b84:	mov	r7, #1
   11b88:	ldr	r9, [sp, #52]	; 0x34
   11b8c:	b	11bb4 <ftello64@plt+0x954>
   11b90:	ldr	r2, [r5, r6, lsl #2]
   11b94:	mov	r3, r9
   11b98:	add	r2, fp, r2
   11b9c:	mov	r1, r8
   11ba0:	mov	r0, r7
   11ba4:	bl	1117c <__printf_chk@plt>
   11ba8:	cmp	r0, #0
   11bac:	blt	1178c <ftello64@plt+0x52c>
   11bb0:	add	r6, r6, #1
   11bb4:	cmp	r4, r6
   11bb8:	bne	11b90 <ftello64@plt+0x930>
   11bbc:	b	11990 <ftello64@plt+0x730>
   11bc0:	ldr	r3, [sp, #96]	; 0x60
   11bc4:	and	r3, r3, #53248	; 0xd000
   11bc8:	cmp	r3, #32768	; 0x8000
   11bcc:	bne	11854 <ftello64@plt+0x5f4>
   11bd0:	mov	r3, #1
   11bd4:	str	r3, [sp]
   11bd8:	mov	r2, #0
   11bdc:	mov	r3, #0
   11be0:	ldrd	r6, [sp, #128]	; 0x80
   11be4:	bl	11080 <lseek64@plt>
   11be8:	cmp	r0, #0
   11bec:	sbcs	r3, r1, #0
   11bf0:	blt	11854 <ftello64@plt+0x5f4>
   11bf4:	subs	r6, r6, r0
   11bf8:	mov	r2, #8388608	; 0x800000
   11bfc:	sbc	r7, r7, r1
   11c00:	mov	r3, #0
   11c04:	cmp	r2, r6
   11c08:	sbcs	r3, r3, r7
   11c0c:	blt	11854 <ftello64@plt+0x5f4>
   11c10:	ldr	r0, [r8]
   11c14:	ldr	r2, [sp, #72]	; 0x48
   11c18:	mov	r1, #0
   11c1c:	bl	17b00 <ftello64@plt+0x68a0>
   11c20:	subs	r8, r0, #0
   11c24:	beq	11dc0 <ftello64@plt+0xb60>
   11c28:	ldr	r4, [sp, #80]	; 0x50
   11c2c:	cmp	r4, #0
   11c30:	beq	11c54 <ftello64@plt+0x9f4>
   11c34:	add	r3, r8, r4
   11c38:	ldr	r2, [sp, #52]	; 0x34
   11c3c:	ldrb	r3, [r3, #-1]
   11c40:	cmp	r3, r2
   11c44:	addne	r3, r4, #1
   11c48:	strbne	r2, [r8, r4]
   11c4c:	movne	r4, r3
   11c50:	strne	r3, [sp, #80]	; 0x50
   11c54:	add	r4, r8, r4
   11c58:	mov	r0, r8
   11c5c:	mov	r6, #0
   11c60:	ldr	r7, [sp, #52]	; 0x34
   11c64:	b	11c78 <ftello64@plt+0xa18>
   11c68:	mov	r1, r7
   11c6c:	bl	11050 <rawmemchr@plt>
   11c70:	add	r6, r6, #1
   11c74:	add	r0, r0, #1
   11c78:	cmp	r4, r0
   11c7c:	bhi	11c68 <ftello64@plt+0xa08>
   11c80:	mov	r1, #4
   11c84:	add	r0, r6, #1
   11c88:	bl	189d0 <ftello64@plt+0x7770>
   11c8c:	mov	r4, #1
   11c90:	str	r8, [r0]
   11c94:	mov	r7, r0
   11c98:	mov	r0, r8
   11c9c:	ldr	r8, [sp, #52]	; 0x34
   11ca0:	b	11cb8 <ftello64@plt+0xa58>
   11ca4:	mov	r1, r8
   11ca8:	bl	11050 <rawmemchr@plt>
   11cac:	add	r0, r0, #1
   11cb0:	str	r0, [r7, r4, lsl #2]
   11cb4:	add	r4, r4, #1
   11cb8:	cmp	r6, r4
   11cbc:	bcs	11ca4 <ftello64@plt+0xa44>
   11cc0:	b	11668 <ftello64@plt+0x408>
   11cc4:	mov	r3, fp
   11cc8:	cmp	r3, #0
   11ccc:	ldr	r5, [sp, #60]	; 0x3c
   11cd0:	ldr	fp, [sp, #48]	; 0x30
   11cd4:	beq	11d6c <ftello64@plt+0xb0c>
   11cd8:	ldr	r0, [sp, #72]	; 0x48
   11cdc:	bl	128dc <ftello64@plt+0x167c>
   11ce0:	mov	r4, #12
   11ce4:	str	r5, [sp, #76]	; 0x4c
   11ce8:	str	r8, [sp, #48]	; 0x30
   11cec:	str	fp, [sp, #60]	; 0x3c
   11cf0:	ldr	r5, [sp, #52]	; 0x34
   11cf4:	ldr	r8, [sp, #64]	; 0x40
   11cf8:	b	11d0c <ftello64@plt+0xaac>
   11cfc:	orrs	r3, r6, r7
   11d00:	beq	11dd0 <ftello64@plt+0xb70>
   11d04:	mov	r6, sl
   11d08:	mov	r7, fp
   11d0c:	mov	r2, r6
   11d10:	mov	r3, r7
   11d14:	mov	r0, r8
   11d18:	bl	16bd0 <ftello64@plt+0x5970>
   11d1c:	ldrd	r2, [sp, #32]
   11d20:	adds	sl, r6, #1
   11d24:	adc	fp, r7, #0
   11d28:	cmp	r3, r1
   11d2c:	cmpeq	r2, r0
   11d30:	mov	r1, r9
   11d34:	ldrhi	r3, [sp, #48]	; 0x30
   11d38:	ldrls	r0, [sp, #72]	; 0x48
   11d3c:	mlahi	r0, r4, r0, r3
   11d40:	mov	r2, r5
   11d44:	bl	12a08 <ftello64@plt+0x17a8>
   11d48:	cmp	r0, #0
   11d4c:	bne	11cfc <ftello64@plt+0xa9c>
   11d50:	orrs	r3, r6, r7
   11d54:	ldr	fp, [sp, #60]	; 0x3c
   11d58:	ldr	r5, [sp, #76]	; 0x4c
   11d5c:	ldr	r8, [sp, #48]	; 0x30
   11d60:	beq	11ee0 <ftello64@plt+0xc80>
   11d64:	ldr	r0, [sp, #72]	; 0x48
   11d68:	bl	12b14 <ftello64@plt+0x18b4>
   11d6c:	ldr	r3, [r9]
   11d70:	tst	r3, #32
   11d74:	bne	11dc0 <ftello64@plt+0xb60>
   11d78:	ldrd	r2, [sp, #32]
   11d7c:	cmp	r3, r7
   11d80:	cmpeq	r2, r6
   11d84:	movhi	r2, r6
   11d88:	mov	r3, #1
   11d8c:	mov	r6, r2
   11d90:	mov	r4, r2
   11d94:	mov	r7, #0
   11d98:	str	r3, [sp, #60]	; 0x3c
   11d9c:	b	116b4 <ftello64@plt+0x454>
   11da0:	ldr	fp, [sp, #48]	; 0x30
   11da4:	ldr	r5, [sp, #60]	; 0x3c
   11da8:	b	11d6c <ftello64@plt+0xb0c>
   11dac:	ldr	r3, [pc, #404]	; 11f48 <ftello64@plt+0xce8>
   11db0:	ldr	r0, [r3]
   11db4:	bl	12528 <ftello64@plt+0x12c8>
   11db8:	cmp	r0, #0
   11dbc:	beq	116d8 <ftello64@plt+0x478>
   11dc0:	bl	1114c <__errno_location@plt>
   11dc4:	mov	r2, #5
   11dc8:	ldr	r1, [pc, #412]	; 11f6c <ftello64@plt+0xd0c>
   11dcc:	b	11798 <ftello64@plt+0x538>
   11dd0:	ldr	fp, [sp, #60]	; 0x3c
   11dd4:	ldr	r5, [sp, #76]	; 0x4c
   11dd8:	ldr	r8, [sp, #48]	; 0x30
   11ddc:	mov	r6, #1
   11de0:	mov	r7, #0
   11de4:	b	11d64 <ftello64@plt+0xb04>
   11de8:	ldr	r3, [sp, #56]	; 0x38
   11dec:	mov	r7, #0
   11df0:	add	r6, r3, #1
   11df4:	sub	r6, r6, fp
   11df8:	subs	r6, r6, #1
   11dfc:	sbc	r7, r7, #0
   11e00:	mov	r5, #0
   11e04:	ldr	r9, [pc, #348]	; 11f68 <ftello64@plt+0xd08>
   11e08:	mov	r8, #1
   11e0c:	ldr	sl, [sp, #52]	; 0x34
   11e10:	b	11e44 <ftello64@plt+0xbe4>
   11e14:	mov	r2, r6
   11e18:	mov	r3, r7
   11e1c:	ldr	r0, [sp, #64]	; 0x40
   11e20:	bl	16bd0 <ftello64@plt+0x5970>
   11e24:	mov	r3, sl
   11e28:	mov	r1, r9
   11e2c:	add	r2, fp, r0
   11e30:	mov	r0, r8
   11e34:	bl	1117c <__printf_chk@plt>
   11e38:	cmp	r0, #0
   11e3c:	blt	1178c <ftello64@plt+0x52c>
   11e40:	add	r5, r5, #1
   11e44:	cmp	r4, r5
   11e48:	bne	11e14 <ftello64@plt+0xbb4>
   11e4c:	b	11990 <ftello64@plt+0x730>
   11e50:	mov	r2, #5
   11e54:	ldr	r1, [pc, #276]	; 11f70 <ftello64@plt+0xd10>
   11e58:	mov	r0, r6
   11e5c:	bl	11020 <dcgettext@plt>
   11e60:	mov	r1, r6
   11e64:	mov	r2, r0
   11e68:	mov	r0, #1
   11e6c:	bl	110bc <error@plt>
   11e70:	ldr	r3, [pc, #164]	; 11f1c <ftello64@plt+0xcbc>
   11e74:	ldr	r1, [pc, #196]	; 11f40 <ftello64@plt+0xce0>
   11e78:	ldr	r0, [sp, #40]	; 0x28
   11e7c:	ldr	r2, [r3]
   11e80:	bl	12628 <ftello64@plt+0x13c8>
   11e84:	cmp	r0, #0
   11e88:	bne	119b8 <ftello64@plt+0x758>
   11e8c:	bl	1114c <__errno_location@plt>
   11e90:	ldr	r2, [sp, #40]	; 0x28
   11e94:	mov	r1, #3
   11e98:	b	11ad0 <ftello64@plt+0x870>
   11e9c:	mov	r0, r7
   11ea0:	ldr	r1, [pc, #204]	; 11f74 <ftello64@plt+0xd14>
   11ea4:	ldr	r2, [r8]
   11ea8:	bl	12628 <ftello64@plt+0x13c8>
   11eac:	cmp	r0, #0
   11eb0:	bne	11814 <ftello64@plt+0x5b4>
   11eb4:	bl	1114c <__errno_location@plt>
   11eb8:	ldr	r2, [r6, r4, lsl #2]
   11ebc:	mov	r1, #3
   11ec0:	ldr	r4, [r0]
   11ec4:	ldr	r0, [sp, #48]	; 0x30
   11ec8:	bl	15af4 <ftello64@plt+0x4894>
   11ecc:	mov	r1, r4
   11ed0:	ldr	r2, [pc, #140]	; 11f64 <ftello64@plt+0xd04>
   11ed4:	mov	r3, r0
   11ed8:	mov	r0, sl
   11edc:	bl	110bc <error@plt>
   11ee0:	mov	r2, #5
   11ee4:	ldr	r1, [pc, #140]	; 11f78 <ftello64@plt+0xd18>
   11ee8:	bl	11020 <dcgettext@plt>
   11eec:	mov	r1, #75	; 0x4b
   11ef0:	mov	r2, r0
   11ef4:	mov	r0, #1
   11ef8:	bl	110bc <error@plt>
   11efc:	andeq	sp, r1, ip, lsl #2
   11f00:	andeq	ip, r1, r4, asr #19
   11f04:	andeq	ip, r1, r0, lsl r9
   11f08:	andeq	ip, r1, ip, lsr #9
   11f0c:	andeq	ip, r1, r0, lsl #21
   11f10:	andeq	lr, r2, r8, lsl #3
   11f14:	andeq	r2, r1, r4, lsl #8
   11f18:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11f1c:	andeq	lr, r2, r4, lsl #3
   11f20:	andeq	lr, r2, r0, lsr #2
   11f24:	andeq	ip, r1, r4, ror sl
   11f28:	andeq	ip, r1, ip, asr #10
   11f2c:	andeq	ip, r1, ip, lsl #18
   11f30:	andeq	ip, r1, ip, lsl #21
   11f34:	andeq	ip, r1, r8, lsl sl
   11f38:	andeq	ip, r1, r0, lsl sl
   11f3c:	andeq	lr, r2, r0, ror r1
   11f40:	andeq	ip, r1, ip, lsl #22
   11f44:	andeq	ip, r1, ip, ror #21
   11f48:	andeq	lr, r2, r0, lsl #3
   11f4c:			; <UNDEFINED> instruction: 0x0001cab0
   11f50:	strdeq	ip, [r1], -r8
   11f54:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11f58:	andeq	ip, r1, r0, asr sl
   11f5c:	andeq	ip, r1, r0, lsr sl
   11f60:			; <UNDEFINED> instruction: 0x0001c9b8
   11f64:	andeq	ip, r1, r4, lsl sl
   11f68:	andeq	ip, r1, r4, ror #21
   11f6c:	andeq	ip, r1, ip, lsl sp
   11f70:	ldrdeq	ip, [r1], -r0
   11f74:			; <UNDEFINED> instruction: 0x0001cab4
   11f78:			; <UNDEFINED> instruction: 0x0001cab8
   11f7c:	mov	fp, #0
   11f80:	mov	lr, #0
   11f84:	pop	{r1}		; (ldr r1, [sp], #4)
   11f88:	mov	r2, sp
   11f8c:	push	{r2}		; (str r2, [sp, #-4]!)
   11f90:	push	{r0}		; (str r0, [sp, #-4]!)
   11f94:	ldr	ip, [pc, #16]	; 11fac <ftello64@plt+0xd4c>
   11f98:	push	{ip}		; (str ip, [sp, #-4]!)
   11f9c:	ldr	r0, [pc, #12]	; 11fb0 <ftello64@plt+0xd50>
   11fa0:	ldr	r3, [pc, #12]	; 11fb4 <ftello64@plt+0xd54>
   11fa4:	bl	110e0 <__libc_start_main@plt>
   11fa8:	bl	1123c <abort@plt>
   11fac:	andeq	ip, r1, ip, asr #8
   11fb0:	andeq	r1, r1, r0, ror r2
   11fb4:	andeq	ip, r1, ip, ror #7
   11fb8:	ldr	r3, [pc, #20]	; 11fd4 <ftello64@plt+0xd74>
   11fbc:	ldr	r2, [pc, #20]	; 11fd8 <ftello64@plt+0xd78>
   11fc0:	add	r3, pc, r3
   11fc4:	ldr	r2, [r3, r2]
   11fc8:	cmp	r2, #0
   11fcc:	bxeq	lr
   11fd0:	b	110f8 <__gmon_start__@plt>
   11fd4:	andeq	ip, r1, r8, lsr r0
   11fd8:	andeq	r0, r0, r4, lsl r1
   11fdc:	ldr	r3, [pc, #28]	; 12000 <ftello64@plt+0xda0>
   11fe0:	ldr	r0, [pc, #28]	; 12004 <ftello64@plt+0xda4>
   11fe4:	sub	r3, r3, r0
   11fe8:	cmp	r3, #6
   11fec:	bxls	lr
   11ff0:	ldr	r3, [pc, #16]	; 12008 <ftello64@plt+0xda8>
   11ff4:	cmp	r3, #0
   11ff8:	bxeq	lr
   11ffc:	bx	r3
   12000:	andeq	lr, r2, fp, ror #2
   12004:	andeq	lr, r2, r8, ror #2
   12008:	andeq	r0, r0, r0
   1200c:	ldr	r1, [pc, #36]	; 12038 <ftello64@plt+0xdd8>
   12010:	ldr	r0, [pc, #36]	; 1203c <ftello64@plt+0xddc>
   12014:	sub	r1, r1, r0
   12018:	asr	r1, r1, #2
   1201c:	add	r1, r1, r1, lsr #31
   12020:	asrs	r1, r1, #1
   12024:	bxeq	lr
   12028:	ldr	r3, [pc, #16]	; 12040 <ftello64@plt+0xde0>
   1202c:	cmp	r3, #0
   12030:	bxeq	lr
   12034:	bx	r3
   12038:	andeq	lr, r2, r8, ror #2
   1203c:	andeq	lr, r2, r8, ror #2
   12040:	andeq	r0, r0, r0
   12044:	push	{r4, lr}
   12048:	ldr	r4, [pc, #24]	; 12068 <ftello64@plt+0xe08>
   1204c:	ldrb	r3, [r4]
   12050:	cmp	r3, #0
   12054:	popne	{r4, pc}
   12058:	bl	11fdc <ftello64@plt+0xd7c>
   1205c:	mov	r3, #1
   12060:	strb	r3, [r4]
   12064:	pop	{r4, pc}
   12068:	andeq	lr, r2, ip, lsl #3
   1206c:	ldr	r0, [pc, #40]	; 1209c <ftello64@plt+0xe3c>
   12070:	ldr	r3, [r0]
   12074:	cmp	r3, #0
   12078:	bne	12080 <ftello64@plt+0xe20>
   1207c:	b	1200c <ftello64@plt+0xdac>
   12080:	ldr	r3, [pc, #24]	; 120a0 <ftello64@plt+0xe40>
   12084:	cmp	r3, #0
   12088:	beq	1207c <ftello64@plt+0xe1c>
   1208c:	push	{r4, lr}
   12090:	blx	r3
   12094:	pop	{r4, lr}
   12098:	b	1200c <ftello64@plt+0xdac>
   1209c:	andeq	sp, r2, r4, lsl pc
   120a0:	andeq	r0, r0, r0
   120a4:	subs	r6, r0, #0
   120a8:	push	{r7, lr}
   120ac:	sub	sp, sp, #64	; 0x40
   120b0:	beq	120ec <ftello64@plt+0xe8c>
   120b4:	ldr	r3, [pc, #716]	; 12388 <ftello64@plt+0x1128>
   120b8:	mov	r2, #5
   120bc:	ldr	r1, [pc, #712]	; 1238c <ftello64@plt+0x112c>
   120c0:	mov	r0, #0
   120c4:	ldr	r4, [r3]
   120c8:	bl	11020 <dcgettext@plt>
   120cc:	ldr	r3, [pc, #700]	; 12390 <ftello64@plt+0x1130>
   120d0:	mov	r1, #1
   120d4:	ldr	r3, [r3]
   120d8:	mov	r2, r0
   120dc:	mov	r0, r4
   120e0:	bl	11194 <__fprintf_chk@plt>
   120e4:	mov	r0, r6
   120e8:	bl	11128 <exit@plt>
   120ec:	mov	r2, #5
   120f0:	ldr	r1, [pc, #668]	; 12394 <ftello64@plt+0x1134>
   120f4:	bl	11020 <dcgettext@plt>
   120f8:	ldr	r3, [pc, #656]	; 12390 <ftello64@plt+0x1130>
   120fc:	ldr	r7, [pc, #660]	; 12398 <ftello64@plt+0x1138>
   12100:	ldr	r4, [pc, #660]	; 1239c <ftello64@plt+0x113c>
   12104:	ldr	r3, [r3]
   12108:	mov	r2, r3
   1210c:	str	r3, [sp]
   12110:	mov	r1, r0
   12114:	mov	r0, #1
   12118:	bl	1117c <__printf_chk@plt>
   1211c:	mov	r2, #5
   12120:	ldr	r1, [pc, #632]	; 123a0 <ftello64@plt+0x1140>
   12124:	mov	r0, r6
   12128:	bl	11020 <dcgettext@plt>
   1212c:	ldr	r1, [r7]
   12130:	bl	10f6c <fputs_unlocked@plt>
   12134:	mov	r2, #5
   12138:	ldr	r1, [pc, #612]	; 123a4 <ftello64@plt+0x1144>
   1213c:	mov	r0, r6
   12140:	bl	11020 <dcgettext@plt>
   12144:	ldr	r1, [r7]
   12148:	bl	10f6c <fputs_unlocked@plt>
   1214c:	mov	r2, #5
   12150:	ldr	r1, [pc, #592]	; 123a8 <ftello64@plt+0x1148>
   12154:	mov	r0, r6
   12158:	bl	11020 <dcgettext@plt>
   1215c:	ldr	r1, [r7]
   12160:	bl	10f6c <fputs_unlocked@plt>
   12164:	mov	r2, #5
   12168:	ldr	r1, [pc, #572]	; 123ac <ftello64@plt+0x114c>
   1216c:	mov	r0, r6
   12170:	bl	11020 <dcgettext@plt>
   12174:	ldr	r1, [r7]
   12178:	bl	10f6c <fputs_unlocked@plt>
   1217c:	mov	r2, #5
   12180:	ldr	r1, [pc, #552]	; 123b0 <ftello64@plt+0x1150>
   12184:	mov	r0, r6
   12188:	bl	11020 <dcgettext@plt>
   1218c:	ldr	r1, [r7]
   12190:	bl	10f6c <fputs_unlocked@plt>
   12194:	mov	r2, #5
   12198:	ldr	r1, [pc, #532]	; 123b4 <ftello64@plt+0x1154>
   1219c:	mov	r0, r6
   121a0:	bl	11020 <dcgettext@plt>
   121a4:	ldr	r1, [r7]
   121a8:	bl	10f6c <fputs_unlocked@plt>
   121ac:	mov	r2, #5
   121b0:	ldr	r1, [pc, #512]	; 123b8 <ftello64@plt+0x1158>
   121b4:	mov	r0, r6
   121b8:	bl	11020 <dcgettext@plt>
   121bc:	ldr	r1, [r7]
   121c0:	bl	10f6c <fputs_unlocked@plt>
   121c4:	ldm	r4!, {r0, r1, r2, r3}
   121c8:	add	lr, sp, #8
   121cc:	stmia	lr!, {r0, r1, r2, r3}
   121d0:	ldm	r4!, {r0, r1, r2, r3}
   121d4:	ldr	ip, [sp, #8]
   121d8:	stmia	lr!, {r0, r1, r2, r3}
   121dc:	cmp	ip, #0
   121e0:	ldm	r4!, {r0, r1, r2, r3}
   121e4:	stmia	lr!, {r0, r1, r2, r3}
   121e8:	ldm	r4, {r0, r1}
   121ec:	addeq	r4, sp, #8
   121f0:	stm	lr, {r0, r1}
   121f4:	beq	12224 <ftello64@plt+0xfc4>
   121f8:	ldr	r5, [pc, #444]	; 123bc <ftello64@plt+0x115c>
   121fc:	add	r4, sp, #8
   12200:	b	12210 <ftello64@plt+0xfb0>
   12204:	ldr	ip, [r4, #8]!
   12208:	cmp	ip, #0
   1220c:	beq	12224 <ftello64@plt+0xfc4>
   12210:	mov	r1, ip
   12214:	mov	r0, r5
   12218:	bl	10f84 <strcmp@plt>
   1221c:	cmp	r0, #0
   12220:	bne	12204 <ftello64@plt+0xfa4>
   12224:	ldr	r4, [r4, #4]
   12228:	mov	r2, #5
   1222c:	cmp	r4, #0
   12230:	ldr	r1, [pc, #392]	; 123c0 <ftello64@plt+0x1160>
   12234:	beq	122dc <ftello64@plt+0x107c>
   12238:	mov	r0, #0
   1223c:	bl	11020 <dcgettext@plt>
   12240:	ldr	r3, [pc, #380]	; 123c4 <ftello64@plt+0x1164>
   12244:	ldr	r2, [pc, #380]	; 123c8 <ftello64@plt+0x1168>
   12248:	mov	r1, r0
   1224c:	mov	r0, #1
   12250:	bl	1117c <__printf_chk@plt>
   12254:	mov	r1, #0
   12258:	mov	r0, #5
   1225c:	bl	111d0 <setlocale@plt>
   12260:	cmp	r0, #0
   12264:	ldreq	r5, [pc, #336]	; 123bc <ftello64@plt+0x115c>
   12268:	beq	12284 <ftello64@plt+0x1024>
   1226c:	mov	r2, #3
   12270:	ldr	r1, [pc, #340]	; 123cc <ftello64@plt+0x116c>
   12274:	bl	11230 <strncmp@plt>
   12278:	ldr	r5, [pc, #316]	; 123bc <ftello64@plt+0x115c>
   1227c:	cmp	r0, #0
   12280:	bne	1236c <ftello64@plt+0x110c>
   12284:	mov	r2, #5
   12288:	ldr	r1, [pc, #320]	; 123d0 <ftello64@plt+0x1170>
   1228c:	mov	r0, #0
   12290:	bl	11020 <dcgettext@plt>
   12294:	ldr	r3, [pc, #288]	; 123bc <ftello64@plt+0x115c>
   12298:	ldr	r2, [pc, #292]	; 123c4 <ftello64@plt+0x1164>
   1229c:	mov	r1, r0
   122a0:	mov	r0, #1
   122a4:	bl	1117c <__printf_chk@plt>
   122a8:	mov	r2, #5
   122ac:	ldr	r1, [pc, #288]	; 123d4 <ftello64@plt+0x1174>
   122b0:	mov	r0, #0
   122b4:	bl	11020 <dcgettext@plt>
   122b8:	ldr	r2, [pc, #280]	; 123d8 <ftello64@plt+0x1178>
   122bc:	cmp	r4, r5
   122c0:	ldr	r3, [pc, #276]	; 123dc <ftello64@plt+0x117c>
   122c4:	movne	r3, r2
   122c8:	mov	r1, r0
   122cc:	mov	r2, r4
   122d0:	mov	r0, #1
   122d4:	bl	1117c <__printf_chk@plt>
   122d8:	b	120e4 <ftello64@plt+0xe84>
   122dc:	mov	r0, r4
   122e0:	bl	11020 <dcgettext@plt>
   122e4:	ldr	r3, [pc, #216]	; 123c4 <ftello64@plt+0x1164>
   122e8:	ldr	r2, [pc, #216]	; 123c8 <ftello64@plt+0x1168>
   122ec:	mov	r1, r0
   122f0:	mov	r0, #1
   122f4:	bl	1117c <__printf_chk@plt>
   122f8:	mov	r1, r4
   122fc:	mov	r0, #5
   12300:	bl	111d0 <setlocale@plt>
   12304:	cmp	r0, #0
   12308:	beq	12320 <ftello64@plt+0x10c0>
   1230c:	mov	r2, #3
   12310:	ldr	r1, [pc, #180]	; 123cc <ftello64@plt+0x116c>
   12314:	bl	11230 <strncmp@plt>
   12318:	cmp	r0, #0
   1231c:	bne	12364 <ftello64@plt+0x1104>
   12320:	mov	r2, #5
   12324:	ldr	r1, [pc, #164]	; 123d0 <ftello64@plt+0x1170>
   12328:	mov	r0, #0
   1232c:	bl	11020 <dcgettext@plt>
   12330:	ldr	r3, [pc, #132]	; 123bc <ftello64@plt+0x115c>
   12334:	ldr	r2, [pc, #136]	; 123c4 <ftello64@plt+0x1164>
   12338:	mov	r4, r3
   1233c:	mov	r1, r0
   12340:	mov	r0, #1
   12344:	bl	1117c <__printf_chk@plt>
   12348:	ldr	r1, [pc, #132]	; 123d4 <ftello64@plt+0x1174>
   1234c:	mov	r2, #5
   12350:	mov	r0, #0
   12354:	bl	11020 <dcgettext@plt>
   12358:	ldr	r3, [pc, #124]	; 123dc <ftello64@plt+0x117c>
   1235c:	mov	r1, r0
   12360:	b	122cc <ftello64@plt+0x106c>
   12364:	ldr	r5, [pc, #80]	; 123bc <ftello64@plt+0x115c>
   12368:	mov	r4, r5
   1236c:	mov	r2, #5
   12370:	ldr	r1, [pc, #104]	; 123e0 <ftello64@plt+0x1180>
   12374:	mov	r0, #0
   12378:	bl	11020 <dcgettext@plt>
   1237c:	ldr	r1, [r7]
   12380:	bl	10f6c <fputs_unlocked@plt>
   12384:	b	12284 <ftello64@plt+0x1024>
   12388:	andeq	lr, r2, r8, ror r1
   1238c:	andeq	ip, r1, r4, asr r5
   12390:	muleq	r2, r8, r1
   12394:	andeq	ip, r1, ip, ror r5
   12398:	andeq	lr, r2, r4, lsl #3
   1239c:	andeq	ip, r1, r4, ror r4
   123a0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   123a4:	andeq	ip, r1, r0, lsr #12
   123a8:	andeq	ip, r1, r8, asr r6
   123ac:	andeq	ip, r1, r4, lsr #13
   123b0:	andeq	ip, r1, r4, lsr #16
   123b4:	andeq	ip, r1, r4, ror #16
   123b8:	muleq	r1, r4, r8
   123bc:	andeq	ip, r1, ip, asr #10
   123c0:	andeq	ip, r1, ip, asr #17
   123c4:	andeq	ip, r1, r4, ror #17
   123c8:	andeq	ip, r1, ip, lsl #18
   123cc:	andeq	ip, r1, ip, lsl r9
   123d0:	andeq	ip, r1, r8, ror #18
   123d4:	andeq	ip, r1, r4, lsl #19
   123d8:	andeq	sp, r1, ip, lsl #2
   123dc:	andeq	ip, r1, r8, lsl fp
   123e0:	andeq	ip, r1, r0, lsr #18
   123e4:	ldr	r3, [pc, #4]	; 123f0 <ftello64@plt+0x1190>
   123e8:	str	r0, [r3]
   123ec:	bx	lr
   123f0:	muleq	r2, r0, r1
   123f4:	ldr	r3, [pc, #4]	; 12400 <ftello64@plt+0x11a0>
   123f8:	strb	r0, [r3, #4]
   123fc:	bx	lr
   12400:	muleq	r2, r0, r1
   12404:	ldr	r3, [pc, #192]	; 124cc <ftello64@plt+0x126c>
   12408:	push	{r4, r5, r6, lr}
   1240c:	sub	sp, sp, #8
   12410:	ldr	r0, [r3]
   12414:	bl	1a08c <ftello64@plt+0x8e2c>
   12418:	cmp	r0, #0
   1241c:	beq	12440 <ftello64@plt+0x11e0>
   12420:	ldr	r4, [pc, #168]	; 124d0 <ftello64@plt+0x1270>
   12424:	ldrb	r3, [r4, #4]
   12428:	cmp	r3, #0
   1242c:	beq	1245c <ftello64@plt+0x11fc>
   12430:	bl	1114c <__errno_location@plt>
   12434:	ldr	r3, [r0]
   12438:	cmp	r3, #32
   1243c:	bne	1245c <ftello64@plt+0x11fc>
   12440:	ldr	r3, [pc, #140]	; 124d4 <ftello64@plt+0x1274>
   12444:	ldr	r0, [r3]
   12448:	bl	1a08c <ftello64@plt+0x8e2c>
   1244c:	cmp	r0, #0
   12450:	bne	124a4 <ftello64@plt+0x1244>
   12454:	add	sp, sp, #8
   12458:	pop	{r4, r5, r6, pc}
   1245c:	mov	r2, #5
   12460:	ldr	r1, [pc, #112]	; 124d8 <ftello64@plt+0x1278>
   12464:	mov	r0, #0
   12468:	bl	11020 <dcgettext@plt>
   1246c:	ldr	r4, [r4]
   12470:	cmp	r4, #0
   12474:	mov	r5, r0
   12478:	beq	124b0 <ftello64@plt+0x1250>
   1247c:	bl	1114c <__errno_location@plt>
   12480:	ldr	r6, [r0]
   12484:	mov	r0, r4
   12488:	bl	15788 <ftello64@plt+0x4528>
   1248c:	mov	r1, r6
   12490:	str	r5, [sp]
   12494:	ldr	r2, [pc, #64]	; 124dc <ftello64@plt+0x127c>
   12498:	mov	r3, r0
   1249c:	mov	r0, #0
   124a0:	bl	110bc <error@plt>
   124a4:	ldr	r3, [pc, #52]	; 124e0 <ftello64@plt+0x1280>
   124a8:	ldr	r0, [r3]
   124ac:	bl	10fc0 <_exit@plt>
   124b0:	bl	1114c <__errno_location@plt>
   124b4:	mov	r3, r5
   124b8:	ldr	r2, [pc, #36]	; 124e4 <ftello64@plt+0x1284>
   124bc:	ldr	r1, [r0]
   124c0:	mov	r0, r4
   124c4:	bl	110bc <error@plt>
   124c8:	b	124a4 <ftello64@plt+0x1244>
   124cc:	andeq	lr, r2, r4, lsl #3
   124d0:	muleq	r2, r0, r1
   124d4:	andeq	lr, r2, r8, ror r1
   124d8:	andeq	ip, r1, ip, ror #21
   124dc:	andeq	ip, r1, r0, lsl sl
   124e0:	andeq	lr, r2, r4, lsr #2
   124e4:	andeq	ip, r1, r4, lsl sl
   124e8:	push	{r4, r5}
   124ec:	pop	{r4, r5}
   124f0:	b	10f90 <posix_fadvise64@plt>
   124f4:	cmp	r0, #0
   124f8:	bxeq	lr
   124fc:	push	{r4, lr}
   12500:	sub	sp, sp, #16
   12504:	mov	r4, r1
   12508:	bl	11188 <fileno@plt>
   1250c:	mov	r2, #0
   12510:	mov	r3, #0
   12514:	str	r4, [sp, #8]
   12518:	strd	r2, [sp]
   1251c:	bl	10f90 <posix_fadvise64@plt>
   12520:	add	sp, sp, #16
   12524:	pop	{r4, pc}
   12528:	push	{r4, r5, lr}
   1252c:	sub	sp, sp, #12
   12530:	mov	r4, r0
   12534:	bl	11188 <fileno@plt>
   12538:	cmp	r0, #0
   1253c:	mov	r0, r4
   12540:	blt	125bc <ftello64@plt+0x135c>
   12544:	bl	110ec <__freading@plt>
   12548:	cmp	r0, #0
   1254c:	bne	12588 <ftello64@plt+0x1328>
   12550:	mov	r0, r4
   12554:	bl	125c8 <ftello64@plt+0x1368>
   12558:	cmp	r0, #0
   1255c:	beq	125b8 <ftello64@plt+0x1358>
   12560:	bl	1114c <__errno_location@plt>
   12564:	mov	r5, r0
   12568:	mov	r0, r4
   1256c:	ldr	r4, [r5]
   12570:	bl	111a0 <fclose@plt>
   12574:	cmp	r4, #0
   12578:	mvnne	r0, #0
   1257c:	strne	r4, [r5]
   12580:	add	sp, sp, #12
   12584:	pop	{r4, r5, pc}
   12588:	mov	r0, r4
   1258c:	bl	11188 <fileno@plt>
   12590:	mov	r3, #1
   12594:	str	r3, [sp]
   12598:	mov	r2, #0
   1259c:	mov	r3, #0
   125a0:	bl	11080 <lseek64@plt>
   125a4:	mvn	r3, #0
   125a8:	mvn	r2, #0
   125ac:	cmp	r1, r3
   125b0:	cmpeq	r0, r2
   125b4:	bne	12550 <ftello64@plt+0x12f0>
   125b8:	mov	r0, r4
   125bc:	add	sp, sp, #12
   125c0:	pop	{r4, r5, lr}
   125c4:	b	111a0 <fclose@plt>
   125c8:	push	{r4, lr}
   125cc:	subs	r4, r0, #0
   125d0:	sub	sp, sp, #8
   125d4:	beq	125f0 <ftello64@plt+0x1390>
   125d8:	bl	110ec <__freading@plt>
   125dc:	cmp	r0, #0
   125e0:	beq	125f0 <ftello64@plt+0x1390>
   125e4:	ldr	r3, [r4]
   125e8:	tst	r3, #256	; 0x100
   125ec:	bne	12600 <ftello64@plt+0x13a0>
   125f0:	mov	r0, r4
   125f4:	add	sp, sp, #8
   125f8:	pop	{r4, lr}
   125fc:	b	10f9c <fflush@plt>
   12600:	mov	r3, #1
   12604:	str	r3, [sp]
   12608:	mov	r2, #0
   1260c:	mov	r3, #0
   12610:	mov	r0, r4
   12614:	bl	1283c <ftello64@plt+0x15dc>
   12618:	mov	r0, r4
   1261c:	add	sp, sp, #8
   12620:	pop	{r4, lr}
   12624:	b	10f9c <fflush@plt>
   12628:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1262c:	mov	r6, r0
   12630:	mov	r0, r2
   12634:	mov	r5, r2
   12638:	mov	r7, r1
   1263c:	bl	11188 <fileno@plt>
   12640:	cmp	r0, #1
   12644:	beq	127d0 <ftello64@plt+0x1570>
   12648:	cmp	r0, #2
   1264c:	beq	127c8 <ftello64@plt+0x1568>
   12650:	cmp	r0, #0
   12654:	beq	126d0 <ftello64@plt+0x1470>
   12658:	mov	r1, #2
   1265c:	mov	r0, r1
   12660:	bl	1102c <dup2@plt>
   12664:	subs	r4, r0, #2
   12668:	movne	r4, #1
   1266c:	mov	r1, #1
   12670:	mov	r0, r1
   12674:	bl	1102c <dup2@plt>
   12678:	mov	r1, #0
   1267c:	subs	r9, r0, #1
   12680:	mov	r0, r1
   12684:	movne	r9, #1
   12688:	bl	1102c <dup2@plt>
   1268c:	subs	r8, r0, #0
   12690:	beq	12724 <ftello64@plt+0x14c4>
   12694:	mov	r1, #0
   12698:	ldr	r0, [pc, #408]	; 12838 <ftello64@plt+0x15d8>
   1269c:	bl	110c8 <open64@plt>
   126a0:	cmp	r0, #0
   126a4:	moveq	r8, #1
   126a8:	beq	12724 <ftello64@plt+0x14c4>
   126ac:	blt	127f8 <ftello64@plt+0x1598>
   126b0:	bl	11248 <close@plt>
   126b4:	bl	1114c <__errno_location@plt>
   126b8:	mov	r7, #9
   126bc:	mov	r8, #1
   126c0:	mov	r5, #0
   126c4:	mov	r6, r0
   126c8:	str	r7, [r0]
   126cc:	b	126fc <ftello64@plt+0x149c>
   126d0:	mov	r4, r0
   126d4:	mov	r9, r0
   126d8:	mov	r8, r0
   126dc:	mov	r2, r5
   126e0:	mov	r1, r7
   126e4:	mov	r0, r6
   126e8:	bl	11104 <freopen64@plt>
   126ec:	mov	r5, r0
   126f0:	bl	1114c <__errno_location@plt>
   126f4:	ldr	r7, [r0]
   126f8:	mov	r6, r0
   126fc:	cmp	r4, #0
   12700:	bne	12768 <ftello64@plt+0x1508>
   12704:	cmp	r9, #0
   12708:	bne	127bc <ftello64@plt+0x155c>
   1270c:	cmp	r8, #0
   12710:	bne	12774 <ftello64@plt+0x1514>
   12714:	cmp	r5, #0
   12718:	streq	r7, [r6]
   1271c:	mov	r0, r5
   12720:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12724:	cmp	r9, #0
   12728:	bne	12780 <ftello64@plt+0x1520>
   1272c:	cmp	r4, #0
   12730:	beq	126dc <ftello64@plt+0x147c>
   12734:	mov	r1, #0
   12738:	ldr	r0, [pc, #248]	; 12838 <ftello64@plt+0x15d8>
   1273c:	bl	110c8 <open64@plt>
   12740:	cmp	r0, #2
   12744:	beq	126dc <ftello64@plt+0x147c>
   12748:	cmp	r0, #0
   1274c:	blt	12820 <ftello64@plt+0x15c0>
   12750:	bl	11248 <close@plt>
   12754:	bl	1114c <__errno_location@plt>
   12758:	mov	r7, #9
   1275c:	mov	r6, r0
   12760:	str	r7, [r0]
   12764:	mov	r5, #0
   12768:	mov	r0, #2
   1276c:	bl	11248 <close@plt>
   12770:	b	12704 <ftello64@plt+0x14a4>
   12774:	mov	r0, #0
   12778:	bl	11248 <close@plt>
   1277c:	b	12714 <ftello64@plt+0x14b4>
   12780:	mov	r1, #0
   12784:	ldr	r0, [pc, #172]	; 12838 <ftello64@plt+0x15d8>
   12788:	bl	110c8 <open64@plt>
   1278c:	cmp	r0, #1
   12790:	beq	1272c <ftello64@plt+0x14cc>
   12794:	cmp	r0, #0
   12798:	blt	12810 <ftello64@plt+0x15b0>
   1279c:	bl	11248 <close@plt>
   127a0:	bl	1114c <__errno_location@plt>
   127a4:	mov	r7, #9
   127a8:	mov	r6, r0
   127ac:	str	r7, [r0]
   127b0:	cmp	r4, #0
   127b4:	bne	12830 <ftello64@plt+0x15d0>
   127b8:	mov	r5, r4
   127bc:	mov	r0, #1
   127c0:	bl	11248 <close@plt>
   127c4:	b	1270c <ftello64@plt+0x14ac>
   127c8:	mov	r4, #0
   127cc:	b	1266c <ftello64@plt+0x140c>
   127d0:	mov	r1, #0
   127d4:	mov	r0, r1
   127d8:	bl	1102c <dup2@plt>
   127dc:	subs	r4, r0, #0
   127e0:	moveq	r9, r4
   127e4:	moveq	r8, r4
   127e8:	beq	126dc <ftello64@plt+0x147c>
   127ec:	mov	r4, #0
   127f0:	mov	r9, r4
   127f4:	b	12694 <ftello64@plt+0x1434>
   127f8:	bl	1114c <__errno_location@plt>
   127fc:	mov	r8, #1
   12800:	mov	r5, #0
   12804:	mov	r6, r0
   12808:	ldr	r7, [r0]
   1280c:	b	126fc <ftello64@plt+0x149c>
   12810:	bl	1114c <__errno_location@plt>
   12814:	mov	r6, r0
   12818:	ldr	r7, [r0]
   1281c:	b	127b0 <ftello64@plt+0x1550>
   12820:	bl	1114c <__errno_location@plt>
   12824:	mov	r6, r0
   12828:	ldr	r7, [r0]
   1282c:	b	12764 <ftello64@plt+0x1504>
   12830:	mov	r9, r4
   12834:	b	12764 <ftello64@plt+0x1504>
   12838:	andeq	ip, r1, r4, ror #23
   1283c:	push	{r4, r5, r6, r7, r8, lr}
   12840:	sub	sp, sp, #8
   12844:	ldmib	r0, {ip, lr}
   12848:	mov	r4, r0
   1284c:	ldr	r5, [sp, #32]
   12850:	cmp	lr, ip
   12854:	beq	1286c <ftello64@plt+0x160c>
   12858:	str	r5, [sp, #32]
   1285c:	mov	r0, r4
   12860:	add	sp, sp, #8
   12864:	pop	{r4, r5, r6, r7, r8, lr}
   12868:	b	111ac <fseeko64@plt>
   1286c:	ldr	lr, [r0, #20]
   12870:	ldr	ip, [r0, #16]
   12874:	cmp	lr, ip
   12878:	bne	12858 <ftello64@plt+0x15f8>
   1287c:	ldr	r8, [r0, #36]	; 0x24
   12880:	cmp	r8, #0
   12884:	bne	12858 <ftello64@plt+0x15f8>
   12888:	mov	r6, r2
   1288c:	mov	r7, r3
   12890:	bl	11188 <fileno@plt>
   12894:	mov	r2, r6
   12898:	mov	r3, r7
   1289c:	str	r5, [sp]
   128a0:	bl	11080 <lseek64@plt>
   128a4:	mvn	r3, #0
   128a8:	mvn	r2, #0
   128ac:	cmp	r1, r3
   128b0:	cmpeq	r0, r2
   128b4:	beq	128d4 <ftello64@plt+0x1674>
   128b8:	ldr	r3, [r4]
   128bc:	strd	r0, [r4, #80]	; 0x50
   128c0:	mov	r0, r8
   128c4:	bic	r3, r3, #16
   128c8:	str	r3, [r4]
   128cc:	add	sp, sp, #8
   128d0:	pop	{r4, r5, r6, r7, r8, pc}
   128d4:	mvn	r0, #0
   128d8:	b	128cc <ftello64@plt+0x166c>
   128dc:	mov	r3, #0
   128e0:	str	r3, [r0]
   128e4:	str	r3, [r0, #4]
   128e8:	str	r3, [r0, #8]
   128ec:	bx	lr
   128f0:	ldr	r3, [r1]
   128f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128f8:	mov	r5, r1
   128fc:	ldr	sl, [r0, #8]
   12900:	ldr	r1, [r0]
   12904:	tst	r3, #16
   12908:	sub	sp, sp, #12
   1290c:	add	fp, sl, r1
   12910:	moveq	r8, r0
   12914:	moveq	r4, sl
   12918:	moveq	r9, #10
   1291c:	beq	1294c <ftello64@plt+0x16ec>
   12920:	b	129fc <ftello64@plt+0x179c>
   12924:	add	r0, r3, #1
   12928:	str	r0, [r5, #4]
   1292c:	ldrb	r6, [r3]
   12930:	mov	r7, r6
   12934:	cmp	r4, fp
   12938:	beq	129a4 <ftello64@plt+0x1744>
   1293c:	cmp	r6, #10
   12940:	strb	r7, [r4]
   12944:	add	r4, r4, #1
   12948:	beq	129e8 <ftello64@plt+0x1788>
   1294c:	ldr	r3, [r5, #4]
   12950:	ldr	r0, [r5, #8]
   12954:	cmp	r3, r0
   12958:	bcc	12924 <ftello64@plt+0x16c4>
   1295c:	mov	r0, r5
   12960:	bl	111c4 <__uflow@plt>
   12964:	cmn	r0, #1
   12968:	mov	r6, r0
   1296c:	uxtbne	r7, r0
   12970:	bne	12934 <ftello64@plt+0x16d4>
   12974:	cmp	sl, r4
   12978:	beq	129fc <ftello64@plt+0x179c>
   1297c:	ldr	r3, [r5]
   12980:	tst	r3, #32
   12984:	bne	129fc <ftello64@plt+0x179c>
   12988:	ldrb	r3, [r4, #-1]
   1298c:	cmp	r3, #10
   12990:	beq	129e8 <ftello64@plt+0x1788>
   12994:	cmp	r4, fp
   12998:	mov	r7, r9
   1299c:	mov	r6, #10
   129a0:	bne	1293c <ftello64@plt+0x16dc>
   129a4:	mov	r3, #1
   129a8:	str	r3, [sp]
   129ac:	mov	r0, sl
   129b0:	mov	r1, r8
   129b4:	mvn	r3, #0
   129b8:	mov	r2, #1
   129bc:	ldr	r4, [r8]
   129c0:	bl	18b30 <ftello64@plt+0x78d0>
   129c4:	ldr	r1, [r8]
   129c8:	cmp	r6, #10
   129cc:	add	r4, r0, r4
   129d0:	str	r0, [r8, #8]
   129d4:	mov	sl, r0
   129d8:	strb	r7, [r4]
   129dc:	add	fp, r0, r1
   129e0:	add	r4, r4, #1
   129e4:	bne	1294c <ftello64@plt+0x16ec>
   129e8:	sub	r4, r4, sl
   129ec:	mov	r0, r8
   129f0:	str	r4, [r8, #4]
   129f4:	add	sp, sp, #12
   129f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129fc:	mov	r0, #0
   12a00:	add	sp, sp, #12
   12a04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a08:	ldr	ip, [r1]
   12a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a10:	tst	ip, #16
   12a14:	ldr	fp, [r0, #8]
   12a18:	ldr	r3, [r0]
   12a1c:	sub	sp, sp, #12
   12a20:	add	r8, fp, r3
   12a24:	bne	12b08 <ftello64@plt+0x18a8>
   12a28:	mov	r6, r2
   12a2c:	mov	r7, r0
   12a30:	mov	r5, r1
   12a34:	mov	r4, fp
   12a38:	mov	r9, #1
   12a3c:	b	12a64 <ftello64@plt+0x1804>
   12a40:	add	r1, r3, #1
   12a44:	str	r1, [r5, #4]
   12a48:	ldrb	sl, [r3]
   12a4c:	cmp	r4, r8
   12a50:	beq	12ab4 <ftello64@plt+0x1854>
   12a54:	cmp	sl, r6
   12a58:	strb	sl, [r4]
   12a5c:	add	r4, r4, #1
   12a60:	beq	12af4 <ftello64@plt+0x1894>
   12a64:	ldr	r3, [r5, #4]
   12a68:	ldr	r1, [r5, #8]
   12a6c:	cmp	r3, r1
   12a70:	bcc	12a40 <ftello64@plt+0x17e0>
   12a74:	mov	r0, r5
   12a78:	bl	111c4 <__uflow@plt>
   12a7c:	cmn	r0, #1
   12a80:	mov	sl, r0
   12a84:	bne	12a4c <ftello64@plt+0x17ec>
   12a88:	cmp	fp, r4
   12a8c:	beq	12b08 <ftello64@plt+0x18a8>
   12a90:	ldr	r3, [r5]
   12a94:	tst	r3, #32
   12a98:	bne	12b08 <ftello64@plt+0x18a8>
   12a9c:	ldrb	r3, [r4, #-1]
   12aa0:	cmp	r3, r6
   12aa4:	beq	12af4 <ftello64@plt+0x1894>
   12aa8:	cmp	r4, r8
   12aac:	mov	sl, r6
   12ab0:	bne	12a54 <ftello64@plt+0x17f4>
   12ab4:	str	r9, [sp]
   12ab8:	mov	r0, fp
   12abc:	mov	r2, #1
   12ac0:	mvn	r3, #0
   12ac4:	mov	r1, r7
   12ac8:	ldr	r4, [r7]
   12acc:	bl	18b30 <ftello64@plt+0x78d0>
   12ad0:	ldr	r2, [r7]
   12ad4:	cmp	sl, r6
   12ad8:	add	r4, r0, r4
   12adc:	str	r0, [r7, #8]
   12ae0:	mov	fp, r0
   12ae4:	strb	sl, [r4]
   12ae8:	add	r8, r0, r2
   12aec:	add	r4, r4, #1
   12af0:	bne	12a64 <ftello64@plt+0x1804>
   12af4:	sub	r4, r4, fp
   12af8:	mov	r0, r7
   12afc:	str	r4, [r7, #4]
   12b00:	add	sp, sp, #12
   12b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b08:	mov	r0, #0
   12b0c:	add	sp, sp, #12
   12b10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b14:	ldr	r0, [r0, #8]
   12b18:	b	1a1a0 <ftello64@plt+0x8f40>
   12b1c:	push	{r4, r5, r6, lr}
   12b20:	subs	r4, r0, #0
   12b24:	beq	12b98 <ftello64@plt+0x1938>
   12b28:	mov	r1, #47	; 0x2f
   12b2c:	bl	111e8 <strrchr@plt>
   12b30:	subs	r5, r0, #0
   12b34:	beq	12b84 <ftello64@plt+0x1924>
   12b38:	add	r6, r5, #1
   12b3c:	sub	r3, r6, r4
   12b40:	cmp	r3, #6
   12b44:	ble	12b84 <ftello64@plt+0x1924>
   12b48:	mov	r2, #7
   12b4c:	ldr	r1, [pc, #96]	; 12bb4 <ftello64@plt+0x1954>
   12b50:	sub	r0, r5, #6
   12b54:	bl	11230 <strncmp@plt>
   12b58:	cmp	r0, #0
   12b5c:	bne	12b84 <ftello64@plt+0x1924>
   12b60:	mov	r2, #3
   12b64:	ldr	r1, [pc, #76]	; 12bb8 <ftello64@plt+0x1958>
   12b68:	mov	r0, r6
   12b6c:	bl	11230 <strncmp@plt>
   12b70:	cmp	r0, #0
   12b74:	movne	r4, r6
   12b78:	ldreq	r3, [pc, #60]	; 12bbc <ftello64@plt+0x195c>
   12b7c:	addeq	r4, r5, #4
   12b80:	streq	r4, [r3]
   12b84:	ldr	r2, [pc, #52]	; 12bc0 <ftello64@plt+0x1960>
   12b88:	ldr	r3, [pc, #52]	; 12bc4 <ftello64@plt+0x1964>
   12b8c:	str	r4, [r2]
   12b90:	str	r4, [r3]
   12b94:	pop	{r4, r5, r6, pc}
   12b98:	ldr	r3, [pc, #40]	; 12bc8 <ftello64@plt+0x1968>
   12b9c:	mov	r2, #55	; 0x37
   12ba0:	mov	r1, #1
   12ba4:	ldr	r3, [r3]
   12ba8:	ldr	r0, [pc, #28]	; 12bcc <ftello64@plt+0x196c>
   12bac:	bl	11074 <fwrite@plt>
   12bb0:	bl	1123c <abort@plt>
   12bb4:	andeq	ip, r1, r8, lsr #24
   12bb8:	andeq	ip, r1, r0, lsr ip
   12bbc:	andeq	lr, r2, r8, ror #2
   12bc0:	muleq	r2, r8, r1
   12bc4:	andeq	lr, r2, ip, ror #2
   12bc8:	andeq	lr, r2, r8, ror r1
   12bcc:	strdeq	ip, [r1], -r0
   12bd0:	push	{r4, r5, r6, lr}
   12bd4:	mov	r4, r0
   12bd8:	mov	r5, r1
   12bdc:	bl	1ba84 <ftello64@plt+0xa824>
   12be0:	ldrb	r3, [r0]
   12be4:	bic	r3, r3, #32
   12be8:	cmp	r3, #85	; 0x55
   12bec:	bne	12c4c <ftello64@plt+0x19ec>
   12bf0:	ldrb	r3, [r0, #1]
   12bf4:	bic	r3, r3, #32
   12bf8:	cmp	r3, #84	; 0x54
   12bfc:	bne	12c88 <ftello64@plt+0x1a28>
   12c00:	ldrb	r3, [r0, #2]
   12c04:	bic	r3, r3, #32
   12c08:	cmp	r3, #70	; 0x46
   12c0c:	bne	12c88 <ftello64@plt+0x1a28>
   12c10:	ldrb	r3, [r0, #3]
   12c14:	cmp	r3, #45	; 0x2d
   12c18:	bne	12c88 <ftello64@plt+0x1a28>
   12c1c:	ldrb	r3, [r0, #4]
   12c20:	cmp	r3, #56	; 0x38
   12c24:	bne	12c88 <ftello64@plt+0x1a28>
   12c28:	ldrb	r3, [r0, #5]
   12c2c:	cmp	r3, #0
   12c30:	bne	12c88 <ftello64@plt+0x1a28>
   12c34:	ldrb	r2, [r4]
   12c38:	ldr	r3, [pc, #152]	; 12cd8 <ftello64@plt+0x1a78>
   12c3c:	ldr	r0, [pc, #152]	; 12cdc <ftello64@plt+0x1a7c>
   12c40:	cmp	r2, #96	; 0x60
   12c44:	movne	r0, r3
   12c48:	pop	{r4, r5, r6, pc}
   12c4c:	cmp	r3, #71	; 0x47
   12c50:	bne	12c88 <ftello64@plt+0x1a28>
   12c54:	ldrb	r3, [r0, #1]
   12c58:	bic	r3, r3, #32
   12c5c:	cmp	r3, #66	; 0x42
   12c60:	bne	12c88 <ftello64@plt+0x1a28>
   12c64:	ldrb	r3, [r0, #2]
   12c68:	cmp	r3, #49	; 0x31
   12c6c:	bne	12c88 <ftello64@plt+0x1a28>
   12c70:	ldrb	r3, [r0, #3]
   12c74:	cmp	r3, #56	; 0x38
   12c78:	bne	12c88 <ftello64@plt+0x1a28>
   12c7c:	ldrb	r3, [r0, #4]
   12c80:	cmp	r3, #48	; 0x30
   12c84:	beq	12c9c <ftello64@plt+0x1a3c>
   12c88:	ldr	r3, [pc, #80]	; 12ce0 <ftello64@plt+0x1a80>
   12c8c:	cmp	r5, #9
   12c90:	ldr	r0, [pc, #76]	; 12ce4 <ftello64@plt+0x1a84>
   12c94:	movne	r0, r3
   12c98:	pop	{r4, r5, r6, pc}
   12c9c:	ldrb	r3, [r0, #5]
   12ca0:	cmp	r3, #51	; 0x33
   12ca4:	bne	12c88 <ftello64@plt+0x1a28>
   12ca8:	ldrb	r3, [r0, #6]
   12cac:	cmp	r3, #48	; 0x30
   12cb0:	bne	12c88 <ftello64@plt+0x1a28>
   12cb4:	ldrb	r3, [r0, #7]
   12cb8:	cmp	r3, #0
   12cbc:	bne	12c88 <ftello64@plt+0x1a28>
   12cc0:	ldrb	r2, [r4]
   12cc4:	ldr	r3, [pc, #28]	; 12ce8 <ftello64@plt+0x1a88>
   12cc8:	ldr	r0, [pc, #28]	; 12cec <ftello64@plt+0x1a8c>
   12ccc:	cmp	r2, #96	; 0x60
   12cd0:	movne	r0, r3
   12cd4:	pop	{r4, r5, r6, pc}
   12cd8:	andeq	ip, r1, ip, lsl #25
   12cdc:	andeq	ip, r1, r8, lsl #25
   12ce0:	muleq	r1, ip, ip
   12ce4:	muleq	r1, r8, ip
   12ce8:	muleq	r1, r4, ip
   12cec:	muleq	r1, r0, ip
   12cf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12cf4:	sub	sp, sp, #140	; 0x8c
   12cf8:	mov	r9, r1
   12cfc:	str	r3, [sp, #24]
   12d00:	mov	r3, #1
   12d04:	mov	sl, r0
   12d08:	str	r2, [sp, #44]	; 0x2c
   12d0c:	str	r3, [sp, #28]
   12d10:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12d14:	ldr	r3, [sp, #180]	; 0xb4
   12d18:	mov	fp, r9
   12d1c:	mov	r9, sl
   12d20:	lsr	r3, r3, #1
   12d24:	and	r3, r3, #1
   12d28:	str	r3, [sp, #40]	; 0x28
   12d2c:	ldr	r3, [sp, #180]	; 0xb4
   12d30:	mov	r2, #0
   12d34:	and	r3, r3, #4
   12d38:	str	r3, [sp, #100]	; 0x64
   12d3c:	ldr	r3, [sp, #180]	; 0xb4
   12d40:	str	r2, [sp, #76]	; 0x4c
   12d44:	and	r3, r3, #1
   12d48:	str	r3, [sp, #96]	; 0x60
   12d4c:	str	r2, [sp, #36]	; 0x24
   12d50:	str	r2, [sp, #56]	; 0x38
   12d54:	str	r2, [sp, #68]	; 0x44
   12d58:	str	r2, [sp, #72]	; 0x48
   12d5c:	str	r2, [sp, #84]	; 0x54
   12d60:	str	r0, [sp, #80]	; 0x50
   12d64:	ldr	r3, [sp, #176]	; 0xb0
   12d68:	cmp	r3, #10
   12d6c:	ldrls	pc, [pc, r3, lsl #2]
   12d70:	b	13f48 <ftello64@plt+0x2ce8>
   12d74:	andeq	r2, r1, r0, lsr #27
   12d78:	andeq	r3, r1, r0, asr #1
   12d7c:	andeq	r3, r1, r8, lsl r2
   12d80:	strdeq	r3, [r1], -r4
   12d84:	andeq	r3, r1, ip, ror #4
   12d88:	andeq	r3, r1, ip, asr #4
   12d8c:	andeq	r3, r1, r4, lsl r1
   12d90:	andeq	r3, r1, r8, lsr r1
   12d94:	andeq	r3, r1, r0, ror #2
   12d98:	andeq	r3, r1, r0, ror #2
   12d9c:	andeq	r3, r1, r0, ror #2
   12da0:	mov	r3, #0
   12da4:	ldr	r1, [sp, #56]	; 0x38
   12da8:	ldr	r2, [sp, #176]	; 0xb0
   12dac:	ldr	lr, [sp, #176]	; 0xb0
   12db0:	mov	r8, r3
   12db4:	mov	ip, r3
   12db8:	str	r3, [sp, #40]	; 0x28
   12dbc:	mov	r3, r1
   12dc0:	cmp	r2, #2
   12dc4:	moveq	r3, #0
   12dc8:	andne	r3, r3, #1
   12dcc:	mov	r0, r3
   12dd0:	str	r3, [sp, #92]	; 0x5c
   12dd4:	ldr	r3, [sp, #68]	; 0x44
   12dd8:	sub	lr, lr, #2
   12ddc:	adds	r2, r3, #0
   12de0:	movne	r2, #1
   12de4:	and	r3, r1, ip
   12de8:	and	r3, r2, r3
   12dec:	clz	lr, lr
   12df0:	str	r3, [sp, #88]	; 0x58
   12df4:	lsr	lr, lr, #5
   12df8:	mov	r3, ip
   12dfc:	and	r3, r3, lr
   12e00:	mov	sl, #0
   12e04:	and	r0, r2, r0
   12e08:	str	r3, [sp, #64]	; 0x40
   12e0c:	eor	r3, r1, #1
   12e10:	str	lr, [sp, #52]	; 0x34
   12e14:	str	r0, [sp, #48]	; 0x30
   12e18:	str	r3, [sp, #60]	; 0x3c
   12e1c:	ldr	r3, [sp, #24]
   12e20:	cmn	r3, #1
   12e24:	beq	13354 <ftello64@plt+0x20f4>
   12e28:	subs	r7, r3, sl
   12e2c:	movne	r7, #1
   12e30:	cmp	r7, #0
   12e34:	beq	1336c <ftello64@plt+0x210c>
   12e38:	ldr	r3, [sp, #48]	; 0x30
   12e3c:	cmp	r3, #0
   12e40:	beq	136d8 <ftello64@plt+0x2478>
   12e44:	ldr	r2, [sp, #68]	; 0x44
   12e48:	ldr	r1, [sp, #24]
   12e4c:	cmp	r2, #1
   12e50:	mov	r3, r2
   12e54:	movls	r3, #0
   12e58:	movhi	r3, #1
   12e5c:	cmn	r1, #1
   12e60:	movne	r3, #0
   12e64:	cmp	r3, #0
   12e68:	add	r4, sl, r2
   12e6c:	beq	12e7c <ftello64@plt+0x1c1c>
   12e70:	ldr	r0, [sp, #44]	; 0x2c
   12e74:	bl	11134 <strlen@plt>
   12e78:	str	r0, [sp, #24]
   12e7c:	ldr	r3, [sp, #24]
   12e80:	cmp	r3, r4
   12e84:	ldr	r3, [sp, #44]	; 0x2c
   12e88:	add	r5, r3, sl
   12e8c:	bcc	136e0 <ftello64@plt+0x2480>
   12e90:	mov	r0, r5
   12e94:	ldr	r2, [sp, #68]	; 0x44
   12e98:	ldr	r1, [sp, #72]	; 0x48
   12e9c:	bl	10ffc <memcmp@plt>
   12ea0:	cmp	r0, #0
   12ea4:	bne	136e0 <ftello64@plt+0x2480>
   12ea8:	ldr	r3, [sp, #40]	; 0x28
   12eac:	cmp	r3, #0
   12eb0:	bne	1409c <ftello64@plt+0x2e3c>
   12eb4:	ldrb	r4, [r5]
   12eb8:	cmp	r4, #126	; 0x7e
   12ebc:	ldrls	pc, [pc, r4, lsl #2]
   12ec0:	b	13fd8 <ftello64@plt+0x2d78>
   12ec4:	muleq	r1, r8, r5
   12ec8:	ldrdeq	r3, [r1], -r8
   12ecc:	ldrdeq	r3, [r1], -r8
   12ed0:	ldrdeq	r3, [r1], -r8
   12ed4:	ldrdeq	r3, [r1], -r8
   12ed8:	ldrdeq	r3, [r1], -r8
   12edc:	ldrdeq	r3, [r1], -r8
   12ee0:	andeq	r3, r1, r4, lsl #11
   12ee4:	andeq	r3, r1, r0, ror r5
   12ee8:	andeq	r3, r1, ip, asr #10
   12eec:	andeq	r3, r1, ip, lsr #10
   12ef0:	andeq	r3, r1, ip, asr r5
   12ef4:	muleq	r1, r4, r4
   12ef8:	andeq	r3, r1, r8, asr #13
   12efc:	ldrdeq	r3, [r1], -r8
   12f00:	ldrdeq	r3, [r1], -r8
   12f04:	ldrdeq	r3, [r1], -r8
   12f08:	ldrdeq	r3, [r1], -r8
   12f0c:	ldrdeq	r3, [r1], -r8
   12f10:	ldrdeq	r3, [r1], -r8
   12f14:	ldrdeq	r3, [r1], -r8
   12f18:	ldrdeq	r3, [r1], -r8
   12f1c:	ldrdeq	r3, [r1], -r8
   12f20:	ldrdeq	r3, [r1], -r8
   12f24:	ldrdeq	r3, [r1], -r8
   12f28:	ldrdeq	r3, [r1], -r8
   12f2c:	ldrdeq	r3, [r1], -r8
   12f30:	ldrdeq	r3, [r1], -r8
   12f34:	ldrdeq	r3, [r1], -r8
   12f38:	ldrdeq	r3, [r1], -r8
   12f3c:	ldrdeq	r3, [r1], -r8
   12f40:	ldrdeq	r3, [r1], -r8
   12f44:			; <UNDEFINED> instruction: 0x000136b8
   12f48:	muleq	r1, r8, r6
   12f4c:	muleq	r1, r8, r6
   12f50:	andeq	r3, r1, r8, ror r6
   12f54:	muleq	r1, r8, r6
   12f58:	andeq	r3, r1, r4, lsl #9
   12f5c:	muleq	r1, r8, r6
   12f60:	andeq	r3, r1, r0, ror #8
   12f64:	muleq	r1, r8, r6
   12f68:	muleq	r1, r8, r6
   12f6c:	muleq	r1, r8, r6
   12f70:	andeq	r3, r1, r4, lsl #9
   12f74:	andeq	r3, r1, r4, lsl #9
   12f78:	andeq	r3, r1, r4, lsl #9
   12f7c:	andeq	r3, r1, r4, lsl #9
   12f80:	andeq	r3, r1, r4, lsl #9
   12f84:	andeq	r3, r1, r4, lsl #9
   12f88:	andeq	r3, r1, r4, lsl #9
   12f8c:	andeq	r3, r1, r4, lsl #9
   12f90:	andeq	r3, r1, r4, lsl #9
   12f94:	andeq	r3, r1, r4, lsl #9
   12f98:	andeq	r3, r1, r4, lsl #9
   12f9c:	andeq	r3, r1, r4, lsl #9
   12fa0:	andeq	r3, r1, r4, lsl #9
   12fa4:	andeq	r3, r1, r4, lsl #9
   12fa8:	andeq	r3, r1, r4, lsl #9
   12fac:	andeq	r3, r1, r4, lsl #9
   12fb0:	muleq	r1, r8, r6
   12fb4:	muleq	r1, r8, r6
   12fb8:	muleq	r1, r8, r6
   12fbc:	muleq	r1, r8, r6
   12fc0:	andeq	r3, r1, r0, lsl r4
   12fc4:	ldrdeq	r3, [r1], -r8
   12fc8:	andeq	r3, r1, r4, lsl #9
   12fcc:	andeq	r3, r1, r4, lsl #9
   12fd0:	andeq	r3, r1, r4, lsl #9
   12fd4:	andeq	r3, r1, r4, lsl #9
   12fd8:	andeq	r3, r1, r4, lsl #9
   12fdc:	andeq	r3, r1, r4, lsl #9
   12fe0:	andeq	r3, r1, r4, lsl #9
   12fe4:	andeq	r3, r1, r4, lsl #9
   12fe8:	andeq	r3, r1, r4, lsl #9
   12fec:	andeq	r3, r1, r4, lsl #9
   12ff0:	andeq	r3, r1, r4, lsl #9
   12ff4:	andeq	r3, r1, r4, lsl #9
   12ff8:	andeq	r3, r1, r4, lsl #9
   12ffc:	andeq	r3, r1, r4, lsl #9
   13000:	andeq	r3, r1, r4, lsl #9
   13004:	andeq	r3, r1, r4, lsl #9
   13008:	andeq	r3, r1, r4, lsl #9
   1300c:	andeq	r3, r1, r4, lsl #9
   13010:	andeq	r3, r1, r4, lsl #9
   13014:	andeq	r3, r1, r4, lsl #9
   13018:	andeq	r3, r1, r4, lsl #9
   1301c:	andeq	r3, r1, r4, lsl #9
   13020:	andeq	r3, r1, r4, lsl #9
   13024:	andeq	r3, r1, r4, lsl #9
   13028:	andeq	r3, r1, r4, lsl #9
   1302c:	andeq	r3, r1, r4, lsl #9
   13030:	muleq	r1, r8, r6
   13034:	ldrdeq	r3, [r1], -ip
   13038:	andeq	r3, r1, r4, lsl #9
   1303c:	muleq	r1, r8, r6
   13040:	andeq	r3, r1, r4, lsl #9
   13044:	muleq	r1, r8, r6
   13048:	andeq	r3, r1, r4, lsl #9
   1304c:	andeq	r3, r1, r4, lsl #9
   13050:	andeq	r3, r1, r4, lsl #9
   13054:	andeq	r3, r1, r4, lsl #9
   13058:	andeq	r3, r1, r4, lsl #9
   1305c:	andeq	r3, r1, r4, lsl #9
   13060:	andeq	r3, r1, r4, lsl #9
   13064:	andeq	r3, r1, r4, lsl #9
   13068:	andeq	r3, r1, r4, lsl #9
   1306c:	andeq	r3, r1, r4, lsl #9
   13070:	andeq	r3, r1, r4, lsl #9
   13074:	andeq	r3, r1, r4, lsl #9
   13078:	andeq	r3, r1, r4, lsl #9
   1307c:	andeq	r3, r1, r4, lsl #9
   13080:	andeq	r3, r1, r4, lsl #9
   13084:	andeq	r3, r1, r4, lsl #9
   13088:	andeq	r3, r1, r4, lsl #9
   1308c:	andeq	r3, r1, r4, lsl #9
   13090:	andeq	r3, r1, r4, lsl #9
   13094:	andeq	r3, r1, r4, lsl #9
   13098:	andeq	r3, r1, r4, lsl #9
   1309c:	andeq	r3, r1, r4, lsl #9
   130a0:	andeq	r3, r1, r4, lsl #9
   130a4:	andeq	r3, r1, r4, lsl #9
   130a8:	andeq	r3, r1, r4, lsl #9
   130ac:	andeq	r3, r1, r4, lsl #9
   130b0:	muleq	r1, r4, r2
   130b4:	muleq	r1, r8, r6
   130b8:	muleq	r1, r4, r2
   130bc:	andeq	r3, r1, r8, ror r6
   130c0:	mov	r3, #1
   130c4:	str	r3, [sp, #40]	; 0x28
   130c8:	str	r3, [sp, #68]	; 0x44
   130cc:	mov	r8, #0
   130d0:	ldr	r3, [pc, #4056]	; 140b0 <ftello64@plt+0x2e50>
   130d4:	str	r3, [sp, #72]	; 0x48
   130d8:	mov	r3, #2
   130dc:	str	r3, [sp, #176]	; 0xb0
   130e0:	ldr	r1, [sp, #56]	; 0x38
   130e4:	mov	r2, r3
   130e8:	ldr	ip, [sp, #40]	; 0x28
   130ec:	mov	lr, r3
   130f0:	b	12dbc <ftello64@plt+0x1b5c>
   130f4:	mov	r3, #1
   130f8:	str	r3, [sp, #56]	; 0x38
   130fc:	str	r3, [sp, #68]	; 0x44
   13100:	str	r3, [sp, #40]	; 0x28
   13104:	ldr	r3, [pc, #4004]	; 140b0 <ftello64@plt+0x2e50>
   13108:	mov	r8, #0
   1310c:	str	r3, [sp, #72]	; 0x48
   13110:	b	130d8 <ftello64@plt+0x1e78>
   13114:	mov	r3, #1
   13118:	str	r3, [sp, #56]	; 0x38
   1311c:	str	r3, [sp, #68]	; 0x44
   13120:	str	r3, [sp, #40]	; 0x28
   13124:	ldr	r3, [pc, #3976]	; 140b4 <ftello64@plt+0x2e54>
   13128:	mov	r8, #0
   1312c:	str	r3, [sp, #72]	; 0x48
   13130:	mov	r3, #5
   13134:	b	130dc <ftello64@plt+0x1e7c>
   13138:	mov	r3, #0
   1313c:	str	r3, [sp, #40]	; 0x28
   13140:	mov	r3, #1
   13144:	str	r3, [sp, #56]	; 0x38
   13148:	mov	r8, #0
   1314c:	mov	r1, r3
   13150:	ldr	r2, [sp, #176]	; 0xb0
   13154:	ldr	ip, [sp, #40]	; 0x28
   13158:	ldr	lr, [sp, #176]	; 0xb0
   1315c:	b	12dbc <ftello64@plt+0x1b5c>
   13160:	ldr	r3, [sp, #176]	; 0xb0
   13164:	cmp	r3, #10
   13168:	beq	131ac <ftello64@plt+0x1f4c>
   1316c:	mov	r2, #5
   13170:	ldr	r1, [pc, #3904]	; 140b8 <ftello64@plt+0x2e58>
   13174:	mov	r0, #0
   13178:	bl	11020 <dcgettext@plt>
   1317c:	ldr	r2, [pc, #3892]	; 140b8 <ftello64@plt+0x2e58>
   13180:	cmp	r0, r2
   13184:	str	r0, [sp, #188]	; 0xbc
   13188:	beq	14244 <ftello64@plt+0x2fe4>
   1318c:	mov	r2, #5
   13190:	ldr	r1, [pc, #3864]	; 140b0 <ftello64@plt+0x2e50>
   13194:	mov	r0, #0
   13198:	bl	11020 <dcgettext@plt>
   1319c:	ldr	r2, [pc, #3852]	; 140b0 <ftello64@plt+0x2e50>
   131a0:	cmp	r0, r2
   131a4:	str	r0, [sp, #192]	; 0xc0
   131a8:	beq	14234 <ftello64@plt+0x2fd4>
   131ac:	ldr	r8, [sp, #40]	; 0x28
   131b0:	cmp	r8, #0
   131b4:	movne	r8, #0
   131b8:	bne	131e8 <ftello64@plt+0x1f88>
   131bc:	ldr	r3, [sp, #188]	; 0xbc
   131c0:	ldrb	r3, [r3]
   131c4:	cmp	r3, #0
   131c8:	beq	131e8 <ftello64@plt+0x1f88>
   131cc:	ldr	r2, [sp, #188]	; 0xbc
   131d0:	cmp	fp, r8
   131d4:	strbhi	r3, [r9, r8]
   131d8:	ldrb	r3, [r2, #1]!
   131dc:	add	r8, r8, #1
   131e0:	cmp	r3, #0
   131e4:	bne	131d0 <ftello64@plt+0x1f70>
   131e8:	ldr	r0, [sp, #192]	; 0xc0
   131ec:	bl	11134 <strlen@plt>
   131f0:	ldr	r3, [sp, #192]	; 0xc0
   131f4:	ldr	r2, [sp, #176]	; 0xb0
   131f8:	str	r3, [sp, #72]	; 0x48
   131fc:	mov	r3, #1
   13200:	str	r3, [sp, #56]	; 0x38
   13204:	mov	r1, r3
   13208:	ldr	ip, [sp, #40]	; 0x28
   1320c:	ldr	lr, [sp, #176]	; 0xb0
   13210:	str	r0, [sp, #68]	; 0x44
   13214:	b	12dbc <ftello64@plt+0x1b5c>
   13218:	ldr	r3, [sp, #40]	; 0x28
   1321c:	cmp	r3, #0
   13220:	beq	13ec8 <ftello64@plt+0x2c68>
   13224:	mov	r3, #1
   13228:	str	r3, [sp, #68]	; 0x44
   1322c:	ldr	r3, [pc, #3708]	; 140b0 <ftello64@plt+0x2e50>
   13230:	str	r3, [sp, #72]	; 0x48
   13234:	mov	r8, #0
   13238:	ldr	r1, [sp, #56]	; 0x38
   1323c:	ldr	r2, [sp, #176]	; 0xb0
   13240:	ldr	ip, [sp, #40]	; 0x28
   13244:	ldr	lr, [sp, #176]	; 0xb0
   13248:	b	12dbc <ftello64@plt+0x1b5c>
   1324c:	ldr	r3, [sp, #40]	; 0x28
   13250:	cmp	r3, #0
   13254:	beq	13f4c <ftello64@plt+0x2cec>
   13258:	str	r3, [sp, #56]	; 0x38
   1325c:	mov	r3, #1
   13260:	str	r3, [sp, #68]	; 0x44
   13264:	ldr	r3, [pc, #3656]	; 140b4 <ftello64@plt+0x2e54>
   13268:	b	13230 <ftello64@plt+0x1fd0>
   1326c:	ldr	r3, [sp, #40]	; 0x28
   13270:	cmp	r3, #0
   13274:	mov	r3, #1
   13278:	streq	r3, [sp, #56]	; 0x38
   1327c:	beq	13ec8 <ftello64@plt+0x2c68>
   13280:	str	r3, [sp, #68]	; 0x44
   13284:	ldr	r3, [pc, #3620]	; 140b0 <ftello64@plt+0x2e50>
   13288:	mov	r8, #0
   1328c:	str	r3, [sp, #72]	; 0x48
   13290:	b	130d8 <ftello64@plt+0x1e78>
   13294:	ldr	r3, [sp, #24]
   13298:	ldr	r6, [sp, #48]	; 0x30
   1329c:	cmn	r3, #1
   132a0:	beq	138fc <ftello64@plt+0x269c>
   132a4:	subs	r3, r3, #1
   132a8:	movne	r3, #1
   132ac:	cmp	r3, #0
   132b0:	beq	1367c <ftello64@plt+0x241c>
   132b4:	ldr	r1, [sp, #52]	; 0x34
   132b8:	mov	r7, r3
   132bc:	mov	r3, #0
   132c0:	str	r3, [sp, #32]
   132c4:	ldr	r3, [sp, #60]	; 0x3c
   132c8:	orr	r2, r1, r3
   132cc:	ldr	r3, [sp, #40]	; 0x28
   132d0:	eor	r2, r2, #1
   132d4:	orr	r2, r3, r2
   132d8:	tst	r2, #255	; 0xff
   132dc:	bne	13c00 <ftello64@plt+0x29a0>
   132e0:	cmp	r6, #0
   132e4:	bne	134c0 <ftello64@plt+0x2260>
   132e8:	ldr	r3, [sp, #36]	; 0x24
   132ec:	add	sl, sl, #1
   132f0:	and	r3, r3, r7
   132f4:	uxtb	r6, r3
   132f8:	cmp	r6, #0
   132fc:	beq	13328 <ftello64@plt+0x20c8>
   13300:	cmp	fp, r8
   13304:	movhi	r3, #39	; 0x27
   13308:	strbhi	r3, [r9, r8]
   1330c:	add	r3, r8, #1
   13310:	cmp	fp, r3
   13314:	movhi	r2, #39	; 0x27
   13318:	add	r8, r8, #2
   1331c:	strbhi	r2, [r9, r3]
   13320:	mov	r3, #0
   13324:	str	r3, [sp, #36]	; 0x24
   13328:	ldr	r2, [sp, #32]
   1332c:	cmp	r8, fp
   13330:	ldr	r3, [sp, #28]
   13334:	strbcc	r4, [r9, r8]
   13338:	cmp	r2, #0
   1333c:	moveq	r3, #0
   13340:	str	r3, [sp, #28]
   13344:	ldr	r3, [sp, #24]
   13348:	add	r8, r8, #1
   1334c:	cmn	r3, #1
   13350:	bne	12e28 <ftello64@plt+0x1bc8>
   13354:	ldr	r3, [sp, #44]	; 0x2c
   13358:	ldrb	r3, [r3, sl]
   1335c:	adds	r7, r3, #0
   13360:	movne	r7, #1
   13364:	cmp	r7, #0
   13368:	bne	12e38 <ftello64@plt+0x1bd8>
   1336c:	ldr	r3, [sp, #64]	; 0x40
   13370:	cmp	r8, #0
   13374:	movne	r3, #0
   13378:	andeq	r3, r3, #1
   1337c:	cmp	r3, #0
   13380:	str	r3, [sp, #64]	; 0x40
   13384:	bne	13e28 <ftello64@plt+0x2bc8>
   13388:	ldr	r3, [sp, #40]	; 0x28
   1338c:	ldr	r2, [sp, #52]	; 0x34
   13390:	eor	r3, r3, #1
   13394:	ands	r2, r2, r3
   13398:	beq	14254 <ftello64@plt+0x2ff4>
   1339c:	ldr	r3, [sp, #76]	; 0x4c
   133a0:	cmp	r3, #0
   133a4:	beq	14224 <ftello64@plt+0x2fc4>
   133a8:	ldr	r3, [sp, #28]
   133ac:	cmp	r3, #0
   133b0:	bne	141e0 <ftello64@plt+0x2f80>
   133b4:	ldr	r2, [sp, #84]	; 0x54
   133b8:	clz	r3, fp
   133bc:	cmp	r2, #0
   133c0:	lsr	r3, r3, #5
   133c4:	moveq	r3, #0
   133c8:	cmp	r3, #0
   133cc:	beq	14180 <ftello64@plt+0x2f20>
   133d0:	mov	fp, r2
   133d4:	str	r3, [sp, #76]	; 0x4c
   133d8:	b	12d64 <ftello64@plt+0x1b04>
   133dc:	ldr	r3, [sp, #176]	; 0xb0
   133e0:	ldr	r6, [sp, #48]	; 0x30
   133e4:	cmp	r3, #2
   133e8:	beq	13920 <ftello64@plt+0x26c0>
   133ec:	ldr	r3, [sp, #88]	; 0x58
   133f0:	cmp	r3, #0
   133f4:	beq	13ea4 <ftello64@plt+0x2c44>
   133f8:	mov	r3, #0
   133fc:	add	sl, sl, #1
   13400:	ldr	r6, [sp, #36]	; 0x24
   13404:	str	r3, [sp, #32]
   13408:	mov	r4, #92	; 0x5c
   1340c:	b	132f8 <ftello64@plt+0x2098>
   13410:	ldr	r3, [sp, #176]	; 0xb0
   13414:	ldr	r6, [sp, #48]	; 0x30
   13418:	cmp	r3, #2
   1341c:	beq	13950 <ftello64@plt+0x26f0>
   13420:	cmp	r3, #5
   13424:	bne	13eb4 <ftello64@plt+0x2c54>
   13428:	ldr	r3, [sp, #100]	; 0x64
   1342c:	cmp	r3, #0
   13430:	beq	13f18 <ftello64@plt+0x2cb8>
   13434:	ldr	r2, [sp, #24]
   13438:	add	r3, sl, #2
   1343c:	cmp	r2, r3
   13440:	bls	13450 <ftello64@plt+0x21f0>
   13444:	ldrb	r4, [r5, #1]
   13448:	cmp	r4, #63	; 0x3f
   1344c:	beq	140c0 <ftello64@plt+0x2e60>
   13450:	mov	r1, #0
   13454:	str	r1, [sp, #32]
   13458:	mov	r4, #63	; 0x3f
   1345c:	b	132c4 <ftello64@plt+0x2064>
   13460:	ldr	r3, [sp, #176]	; 0xb0
   13464:	ldr	r6, [sp, #48]	; 0x30
   13468:	cmp	r3, #2
   1346c:	beq	1397c <ftello64@plt+0x271c>
   13470:	str	r7, [sp, #32]
   13474:	str	r7, [sp, #76]	; 0x4c
   13478:	mov	r1, #0
   1347c:	mov	r4, #39	; 0x27
   13480:	b	132c4 <ftello64@plt+0x2064>
   13484:	ldr	r6, [sp, #48]	; 0x30
   13488:	ldr	r1, [sp, #52]	; 0x34
   1348c:	str	r7, [sp, #32]
   13490:	b	132c4 <ftello64@plt+0x2064>
   13494:	ldr	r6, [sp, #48]	; 0x30
   13498:	ldr	r1, [sp, #52]	; 0x34
   1349c:	mov	r4, #12
   134a0:	mov	r3, #102	; 0x66
   134a4:	ldr	r2, [sp, #56]	; 0x38
   134a8:	cmp	r2, #0
   134ac:	streq	r2, [sp, #32]
   134b0:	beq	132c4 <ftello64@plt+0x2064>
   134b4:	mov	r4, r3
   134b8:	mov	r3, #0
   134bc:	str	r3, [sp, #32]
   134c0:	ldr	r3, [sp, #40]	; 0x28
   134c4:	cmp	r3, #0
   134c8:	bne	13c38 <ftello64@plt+0x29d8>
   134cc:	ldr	r3, [sp, #36]	; 0x24
   134d0:	eor	r3, r3, #1
   134d4:	and	r3, r3, r1
   134d8:	ands	r3, r3, #255	; 0xff
   134dc:	beq	13514 <ftello64@plt+0x22b4>
   134e0:	cmp	fp, r8
   134e4:	movhi	r2, #39	; 0x27
   134e8:	strbhi	r2, [r9, r8]
   134ec:	add	r2, r8, #1
   134f0:	cmp	fp, r2
   134f4:	movhi	r1, #36	; 0x24
   134f8:	strbhi	r1, [r9, r2]
   134fc:	add	r2, r8, #2
   13500:	cmp	fp, r2
   13504:	add	r8, r8, #3
   13508:	movhi	r1, #39	; 0x27
   1350c:	strbhi	r1, [r9, r2]
   13510:	str	r3, [sp, #36]	; 0x24
   13514:	cmp	fp, r8
   13518:	movhi	r3, #92	; 0x5c
   1351c:	strbhi	r3, [r9, r8]
   13520:	add	sl, sl, #1
   13524:	add	r8, r8, #1
   13528:	b	13328 <ftello64@plt+0x20c8>
   1352c:	ldr	r6, [sp, #48]	; 0x30
   13530:	mov	r4, #10
   13534:	mov	r3, #110	; 0x6e
   13538:	ldr	r2, [sp, #64]	; 0x40
   1353c:	cmp	r2, #0
   13540:	bne	13fc0 <ftello64@plt+0x2d60>
   13544:	ldr	r1, [sp, #52]	; 0x34
   13548:	b	134a4 <ftello64@plt+0x2244>
   1354c:	ldr	r6, [sp, #48]	; 0x30
   13550:	ldr	r1, [sp, #52]	; 0x34
   13554:	mov	r3, #116	; 0x74
   13558:	b	134a4 <ftello64@plt+0x2244>
   1355c:	ldr	r6, [sp, #48]	; 0x30
   13560:	ldr	r1, [sp, #52]	; 0x34
   13564:	mov	r4, #11
   13568:	mov	r3, #118	; 0x76
   1356c:	b	134a4 <ftello64@plt+0x2244>
   13570:	ldr	r6, [sp, #48]	; 0x30
   13574:	ldr	r1, [sp, #52]	; 0x34
   13578:	mov	r4, #8
   1357c:	mov	r3, #98	; 0x62
   13580:	b	134a4 <ftello64@plt+0x2244>
   13584:	ldr	r6, [sp, #48]	; 0x30
   13588:	ldr	r1, [sp, #52]	; 0x34
   1358c:	mov	r4, #7
   13590:	mov	r3, #97	; 0x61
   13594:	b	134a4 <ftello64@plt+0x2244>
   13598:	ldr	r3, [sp, #56]	; 0x38
   1359c:	ldr	r6, [sp, #48]	; 0x30
   135a0:	cmp	r3, #0
   135a4:	beq	13a68 <ftello64@plt+0x2808>
   135a8:	ldr	r3, [sp, #40]	; 0x28
   135ac:	cmp	r3, #0
   135b0:	bne	1409c <ftello64@plt+0x2e3c>
   135b4:	ldr	r3, [sp, #36]	; 0x24
   135b8:	ldr	r2, [sp, #52]	; 0x34
   135bc:	eor	r3, r3, #1
   135c0:	ands	r3, r2, r3
   135c4:	moveq	r2, r8
   135c8:	beq	13600 <ftello64@plt+0x23a0>
   135cc:	cmp	fp, r8
   135d0:	movhi	r2, #39	; 0x27
   135d4:	strbhi	r2, [r9, r8]
   135d8:	add	r2, r8, #1
   135dc:	cmp	fp, r2
   135e0:	movhi	r1, #36	; 0x24
   135e4:	strbhi	r1, [r9, r2]
   135e8:	add	r2, r8, #2
   135ec:	cmp	fp, r2
   135f0:	movhi	r1, #39	; 0x27
   135f4:	strbhi	r1, [r9, r2]
   135f8:	add	r2, r8, #3
   135fc:	str	r3, [sp, #36]	; 0x24
   13600:	cmp	fp, r2
   13604:	movhi	r3, #92	; 0x5c
   13608:	strbhi	r3, [r9, r2]
   1360c:	ldr	r3, [sp, #92]	; 0x5c
   13610:	add	r8, r2, #1
   13614:	cmp	r3, #0
   13618:	beq	13f9c <ftello64@plt+0x2d3c>
   1361c:	ldr	r1, [sp, #24]
   13620:	add	r3, sl, #1
   13624:	cmp	r1, r3
   13628:	bls	13660 <ftello64@plt+0x2400>
   1362c:	ldr	r1, [sp, #44]	; 0x2c
   13630:	ldrb	r3, [r1, r3]
   13634:	sub	r3, r3, #48	; 0x30
   13638:	cmp	r3, #9
   1363c:	bhi	13660 <ftello64@plt+0x2400>
   13640:	cmp	fp, r8
   13644:	movhi	r3, #48	; 0x30
   13648:	strbhi	r3, [r9, r8]
   1364c:	add	r3, r2, #2
   13650:	cmp	fp, r3
   13654:	add	r8, r2, #3
   13658:	movhi	r1, #48	; 0x30
   1365c:	strbhi	r1, [r9, r3]
   13660:	ldr	r3, [sp, #40]	; 0x28
   13664:	ldr	r1, [sp, #52]	; 0x34
   13668:	mov	r7, r3
   1366c:	str	r3, [sp, #32]
   13670:	mov	r4, #48	; 0x30
   13674:	b	132c4 <ftello64@plt+0x2064>
   13678:	ldr	r6, [sp, #48]	; 0x30
   1367c:	cmp	sl, #0
   13680:	streq	r7, [sp, #32]
   13684:	beq	136a4 <ftello64@plt+0x2444>
   13688:	mov	r3, #0
   1368c:	ldr	r1, [sp, #52]	; 0x34
   13690:	str	r3, [sp, #32]
   13694:	b	132c4 <ftello64@plt+0x2064>
   13698:	ldr	r6, [sp, #48]	; 0x30
   1369c:	mov	r3, #0
   136a0:	str	r3, [sp, #32]
   136a4:	ldr	r3, [sp, #64]	; 0x40
   136a8:	cmp	r3, #0
   136ac:	bne	13e28 <ftello64@plt+0x2bc8>
   136b0:	ldr	r1, [sp, #52]	; 0x34
   136b4:	b	132c4 <ftello64@plt+0x2064>
   136b8:	ldr	r3, [sp, #48]	; 0x30
   136bc:	mov	r6, r3
   136c0:	str	r3, [sp, #32]
   136c4:	b	136a4 <ftello64@plt+0x2444>
   136c8:	ldr	r6, [sp, #48]	; 0x30
   136cc:	mov	r4, #13
   136d0:	mov	r3, #114	; 0x72
   136d4:	b	13538 <ftello64@plt+0x22d8>
   136d8:	ldr	r3, [sp, #44]	; 0x2c
   136dc:	add	r5, r3, sl
   136e0:	ldrb	r4, [r5]
   136e4:	cmp	r4, #126	; 0x7e
   136e8:	ldrls	pc, [pc, r4, lsl #2]
   136ec:	b	13a88 <ftello64@plt+0x2828>
   136f0:	andeq	r3, r1, r8, asr sl
   136f4:	andeq	r3, r1, r8, lsl #21
   136f8:	andeq	r3, r1, r8, lsl #21
   136fc:	andeq	r3, r1, r8, lsl #21
   13700:	andeq	r3, r1, r8, lsl #21
   13704:	andeq	r3, r1, r8, lsl #21
   13708:	andeq	r3, r1, r8, lsl #21
   1370c:	andeq	r3, r1, r0, asr sl
   13710:	andeq	r3, r1, r8, asr #20
   13714:	andeq	r3, r1, ip, lsr sl
   13718:	andeq	r3, r1, r4, lsr sl
   1371c:	andeq	r3, r1, ip, lsr #20
   13720:	andeq	r3, r1, r4, lsr #20
   13724:	andeq	r3, r1, ip, lsl sl
   13728:	andeq	r3, r1, r8, lsl #21
   1372c:	andeq	r3, r1, r8, lsl #21
   13730:	andeq	r3, r1, r8, lsl #21
   13734:	andeq	r3, r1, r8, lsl #21
   13738:	andeq	r3, r1, r8, lsl #21
   1373c:	andeq	r3, r1, r8, lsl #21
   13740:	andeq	r3, r1, r8, lsl #21
   13744:	andeq	r3, r1, r8, lsl #21
   13748:	andeq	r3, r1, r8, lsl #21
   1374c:	andeq	r3, r1, r8, lsl #21
   13750:	andeq	r3, r1, r8, lsl #21
   13754:	andeq	r3, r1, r8, lsl #21
   13758:	andeq	r3, r1, r8, lsl #21
   1375c:	andeq	r3, r1, r8, lsl #21
   13760:	andeq	r3, r1, r8, lsl #21
   13764:	andeq	r3, r1, r8, lsl #21
   13768:	andeq	r3, r1, r8, lsl #21
   1376c:	andeq	r3, r1, r8, lsl #21
   13770:	andeq	r3, r1, r0, lsl sl
   13774:	andeq	r3, r1, r8, lsl #20
   13778:	andeq	r3, r1, r8, lsl #20
   1377c:	andeq	r3, r1, r0, lsl #20
   13780:	andeq	r3, r1, r8, lsl #20
   13784:	strdeq	r3, [r1], -r8
   13788:	andeq	r3, r1, r8, lsl #20
   1378c:	andeq	r3, r1, ip, ror #18
   13790:	andeq	r3, r1, r8, lsl #20
   13794:	andeq	r3, r1, r8, lsl #20
   13798:	andeq	r3, r1, r8, lsl #20
   1379c:	strdeq	r3, [r1], -r8
   137a0:	strdeq	r3, [r1], -r8
   137a4:	strdeq	r3, [r1], -r8
   137a8:	strdeq	r3, [r1], -r8
   137ac:	strdeq	r3, [r1], -r8
   137b0:	strdeq	r3, [r1], -r8
   137b4:	strdeq	r3, [r1], -r8
   137b8:	strdeq	r3, [r1], -r8
   137bc:	strdeq	r3, [r1], -r8
   137c0:	strdeq	r3, [r1], -r8
   137c4:	strdeq	r3, [r1], -r8
   137c8:	strdeq	r3, [r1], -r8
   137cc:	strdeq	r3, [r1], -r8
   137d0:	strdeq	r3, [r1], -r8
   137d4:	strdeq	r3, [r1], -r8
   137d8:	strdeq	r3, [r1], -r8
   137dc:	andeq	r3, r1, r8, lsl #20
   137e0:	andeq	r3, r1, r8, lsl #20
   137e4:	andeq	r3, r1, r8, lsl #20
   137e8:	andeq	r3, r1, r8, lsl #20
   137ec:	andeq	r3, r1, r0, asr #18
   137f0:	andeq	r3, r1, r8, lsl #21
   137f4:	strdeq	r3, [r1], -r8
   137f8:	strdeq	r3, [r1], -r8
   137fc:	strdeq	r3, [r1], -r8
   13800:	strdeq	r3, [r1], -r8
   13804:	strdeq	r3, [r1], -r8
   13808:	strdeq	r3, [r1], -r8
   1380c:	strdeq	r3, [r1], -r8
   13810:	strdeq	r3, [r1], -r8
   13814:	strdeq	r3, [r1], -r8
   13818:	strdeq	r3, [r1], -r8
   1381c:	strdeq	r3, [r1], -r8
   13820:	strdeq	r3, [r1], -r8
   13824:	strdeq	r3, [r1], -r8
   13828:	strdeq	r3, [r1], -r8
   1382c:	strdeq	r3, [r1], -r8
   13830:	strdeq	r3, [r1], -r8
   13834:	strdeq	r3, [r1], -r8
   13838:	strdeq	r3, [r1], -r8
   1383c:	strdeq	r3, [r1], -r8
   13840:	strdeq	r3, [r1], -r8
   13844:	strdeq	r3, [r1], -r8
   13848:	strdeq	r3, [r1], -r8
   1384c:	strdeq	r3, [r1], -r8
   13850:	strdeq	r3, [r1], -r8
   13854:	strdeq	r3, [r1], -r8
   13858:	strdeq	r3, [r1], -r8
   1385c:	andeq	r3, r1, r8, lsl #20
   13860:	andeq	r3, r1, r0, lsl r9
   13864:	strdeq	r3, [r1], -r8
   13868:	andeq	r3, r1, r8, lsl #20
   1386c:	strdeq	r3, [r1], -r8
   13870:	andeq	r3, r1, r8, lsl #20
   13874:	strdeq	r3, [r1], -r8
   13878:	strdeq	r3, [r1], -r8
   1387c:	strdeq	r3, [r1], -r8
   13880:	strdeq	r3, [r1], -r8
   13884:	strdeq	r3, [r1], -r8
   13888:	strdeq	r3, [r1], -r8
   1388c:	strdeq	r3, [r1], -r8
   13890:	strdeq	r3, [r1], -r8
   13894:	strdeq	r3, [r1], -r8
   13898:	strdeq	r3, [r1], -r8
   1389c:	strdeq	r3, [r1], -r8
   138a0:	strdeq	r3, [r1], -r8
   138a4:	strdeq	r3, [r1], -r8
   138a8:	strdeq	r3, [r1], -r8
   138ac:	strdeq	r3, [r1], -r8
   138b0:	strdeq	r3, [r1], -r8
   138b4:	strdeq	r3, [r1], -r8
   138b8:	strdeq	r3, [r1], -r8
   138bc:	strdeq	r3, [r1], -r8
   138c0:	strdeq	r3, [r1], -r8
   138c4:	strdeq	r3, [r1], -r8
   138c8:	strdeq	r3, [r1], -r8
   138cc:	strdeq	r3, [r1], -r8
   138d0:	strdeq	r3, [r1], -r8
   138d4:	strdeq	r3, [r1], -r8
   138d8:	strdeq	r3, [r1], -r8
   138dc:	andeq	r3, r1, ip, ror #17
   138e0:	andeq	r3, r1, r8, lsl #20
   138e4:	andeq	r3, r1, ip, ror #17
   138e8:	andeq	r3, r1, r0, lsl #20
   138ec:	ldr	r3, [sp, #24]
   138f0:	mov	r6, #0
   138f4:	cmn	r3, #1
   138f8:	bne	132a4 <ftello64@plt+0x2044>
   138fc:	ldr	r3, [sp, #44]	; 0x2c
   13900:	ldrb	r3, [r3, #1]
   13904:	adds	r3, r3, #0
   13908:	movne	r3, #1
   1390c:	b	132ac <ftello64@plt+0x204c>
   13910:	ldr	r3, [sp, #176]	; 0xb0
   13914:	mov	r6, #0
   13918:	cmp	r3, #2
   1391c:	bne	133ec <ftello64@plt+0x218c>
   13920:	ldr	r3, [sp, #64]	; 0x40
   13924:	cmp	r3, #0
   13928:	bne	14160 <ftello64@plt+0x2f00>
   1392c:	add	sl, sl, #1
   13930:	ldr	r6, [sp, #36]	; 0x24
   13934:	str	r3, [sp, #32]
   13938:	mov	r4, #92	; 0x5c
   1393c:	b	132f8 <ftello64@plt+0x2098>
   13940:	ldr	r3, [sp, #176]	; 0xb0
   13944:	mov	r6, #0
   13948:	cmp	r3, #2
   1394c:	bne	13420 <ftello64@plt+0x21c0>
   13950:	ldr	r3, [sp, #40]	; 0x28
   13954:	cmp	r3, #0
   13958:	bne	13c3c <ftello64@plt+0x29dc>
   1395c:	mov	r1, r7
   13960:	str	r3, [sp, #32]
   13964:	mov	r4, #63	; 0x3f
   13968:	b	132c4 <ftello64@plt+0x2064>
   1396c:	ldr	r3, [sp, #176]	; 0xb0
   13970:	mov	r6, #0
   13974:	cmp	r3, #2
   13978:	bne	13470 <ftello64@plt+0x2210>
   1397c:	ldr	r3, [sp, #64]	; 0x40
   13980:	cmp	r3, #0
   13984:	bne	14160 <ftello64@plt+0x2f00>
   13988:	ldr	r2, [sp, #84]	; 0x54
   1398c:	adds	r3, fp, #0
   13990:	movne	r3, #1
   13994:	cmp	r2, #0
   13998:	movne	r3, #0
   1399c:	cmp	r3, #0
   139a0:	strne	fp, [sp, #84]	; 0x54
   139a4:	movne	fp, #0
   139a8:	bne	139d8 <ftello64@plt+0x2778>
   139ac:	cmp	fp, r8
   139b0:	movhi	r3, #39	; 0x27
   139b4:	strbhi	r3, [r9, r8]
   139b8:	add	r3, r8, #1
   139bc:	cmp	fp, r3
   139c0:	movhi	r2, #92	; 0x5c
   139c4:	strbhi	r2, [r9, r3]
   139c8:	add	r3, r8, #2
   139cc:	cmp	fp, r3
   139d0:	movhi	r2, #39	; 0x27
   139d4:	strbhi	r2, [r9, r3]
   139d8:	ldr	r3, [sp, #64]	; 0x40
   139dc:	add	r8, r8, #3
   139e0:	mov	r1, r7
   139e4:	str	r7, [sp, #32]
   139e8:	str	r7, [sp, #76]	; 0x4c
   139ec:	str	r3, [sp, #36]	; 0x24
   139f0:	mov	r4, #39	; 0x27
   139f4:	b	132c4 <ftello64@plt+0x2064>
   139f8:	mov	r6, #0
   139fc:	b	13488 <ftello64@plt+0x2228>
   13a00:	mov	r6, #0
   13a04:	b	1367c <ftello64@plt+0x241c>
   13a08:	mov	r6, #0
   13a0c:	b	1369c <ftello64@plt+0x243c>
   13a10:	str	r7, [sp, #32]
   13a14:	mov	r6, #0
   13a18:	b	136a4 <ftello64@plt+0x2444>
   13a1c:	mov	r6, #0
   13a20:	b	136cc <ftello64@plt+0x246c>
   13a24:	mov	r6, #0
   13a28:	b	13498 <ftello64@plt+0x2238>
   13a2c:	mov	r6, #0
   13a30:	b	13560 <ftello64@plt+0x2300>
   13a34:	mov	r6, #0
   13a38:	b	13530 <ftello64@plt+0x22d0>
   13a3c:	mov	r6, #0
   13a40:	mov	r3, #116	; 0x74
   13a44:	b	13538 <ftello64@plt+0x22d8>
   13a48:	mov	r6, #0
   13a4c:	b	13574 <ftello64@plt+0x2314>
   13a50:	mov	r6, #0
   13a54:	b	13588 <ftello64@plt+0x2328>
   13a58:	ldr	r3, [sp, #56]	; 0x38
   13a5c:	mov	r6, #0
   13a60:	cmp	r3, #0
   13a64:	bne	135a8 <ftello64@plt+0x2348>
   13a68:	ldr	r3, [sp, #96]	; 0x60
   13a6c:	cmp	r3, #0
   13a70:	addne	sl, sl, #1
   13a74:	bne	12e1c <ftello64@plt+0x1bbc>
   13a78:	ldr	r1, [sp, #52]	; 0x34
   13a7c:	str	r3, [sp, #32]
   13a80:	mov	r4, r3
   13a84:	b	132c4 <ftello64@plt+0x2064>
   13a88:	mov	r6, #0
   13a8c:	ldr	r3, [sp, #80]	; 0x50
   13a90:	cmp	r3, #1
   13a94:	bne	13c84 <ftello64@plt+0x2a24>
   13a98:	bl	1111c <__ctype_b_loc@plt>
   13a9c:	ldr	r2, [sp, #80]	; 0x50
   13aa0:	sxth	r3, r4
   13aa4:	mov	r1, r2
   13aa8:	lsl	r3, r3, #1
   13aac:	ldr	r2, [r0]
   13ab0:	ldrh	r3, [r2, r3]
   13ab4:	and	r3, r3, #16384	; 0x4000
   13ab8:	cmp	r3, #0
   13abc:	movne	r3, #1
   13ac0:	moveq	r3, #0
   13ac4:	str	r3, [sp, #32]
   13ac8:	moveq	r3, #1
   13acc:	movne	r3, #0
   13ad0:	ldr	r2, [sp, #56]	; 0x38
   13ad4:	and	r3, r3, r2
   13ad8:	ands	r3, r3, #255	; 0xff
   13adc:	beq	136b0 <ftello64@plt+0x2450>
   13ae0:	add	r1, sl, r1
   13ae4:	mov	r0, #0
   13ae8:	ldr	r7, [sp, #40]	; 0x28
   13aec:	ldr	r2, [sp, #36]	; 0x24
   13af0:	ldr	lr, [sp, #52]	; 0x34
   13af4:	b	13ba4 <ftello64@plt+0x2944>
   13af8:	cmp	r7, #0
   13afc:	bne	13ef8 <ftello64@plt+0x2c98>
   13b00:	eor	r0, r2, #1
   13b04:	ands	r0, lr, r0
   13b08:	beq	13b40 <ftello64@plt+0x28e0>
   13b0c:	cmp	fp, r8
   13b10:	movhi	r2, #39	; 0x27
   13b14:	strbhi	r2, [r9, r8]
   13b18:	add	r2, r8, #1
   13b1c:	cmp	fp, r2
   13b20:	movhi	ip, #36	; 0x24
   13b24:	strbhi	ip, [r9, r2]
   13b28:	add	r2, r8, #2
   13b2c:	cmp	fp, r2
   13b30:	movhi	ip, #39	; 0x27
   13b34:	strbhi	ip, [r9, r2]
   13b38:	add	r8, r8, #3
   13b3c:	mov	r2, r0
   13b40:	cmp	fp, r8
   13b44:	movhi	r0, #92	; 0x5c
   13b48:	strbhi	r0, [r9, r8]
   13b4c:	add	r0, r8, #1
   13b50:	cmp	fp, r0
   13b54:	lsrhi	ip, r4, #6
   13b58:	addhi	ip, ip, #48	; 0x30
   13b5c:	strbhi	ip, [r9, r0]
   13b60:	add	ip, r8, #2
   13b64:	cmp	fp, ip
   13b68:	lsrhi	r0, r4, #3
   13b6c:	andhi	r0, r0, #7
   13b70:	addhi	r0, r0, #48	; 0x30
   13b74:	add	sl, sl, #1
   13b78:	strbhi	r0, [r9, ip]
   13b7c:	and	r4, r4, #7
   13b80:	cmp	sl, r1
   13b84:	add	r4, r4, #48	; 0x30
   13b88:	add	r8, r8, #3
   13b8c:	bcs	13f10 <ftello64@plt+0x2cb0>
   13b90:	mov	r0, r3
   13b94:	cmp	fp, r8
   13b98:	strbhi	r4, [r9, r8]
   13b9c:	ldrb	r4, [r5, #1]!
   13ba0:	add	r8, r8, #1
   13ba4:	cmp	r3, #0
   13ba8:	bne	13af8 <ftello64@plt+0x2898>
   13bac:	cmp	r6, #0
   13bb0:	bne	13c54 <ftello64@plt+0x29f4>
   13bb4:	eor	r6, r0, #1
   13bb8:	and	r6, r6, r2
   13bbc:	add	sl, sl, #1
   13bc0:	cmp	r1, sl
   13bc4:	uxtb	r6, r6
   13bc8:	bls	13c7c <ftello64@plt+0x2a1c>
   13bcc:	cmp	r6, #0
   13bd0:	beq	13b94 <ftello64@plt+0x2934>
   13bd4:	cmp	fp, r8
   13bd8:	movhi	r2, #39	; 0x27
   13bdc:	strbhi	r2, [r9, r8]
   13be0:	add	r2, r8, #1
   13be4:	cmp	fp, r2
   13be8:	movhi	ip, #39	; 0x27
   13bec:	strbhi	ip, [r9, r2]
   13bf0:	add	r8, r8, #2
   13bf4:	mov	r6, r3
   13bf8:	mov	r2, r3
   13bfc:	b	13b94 <ftello64@plt+0x2934>
   13c00:	ldr	r3, [sp, #184]	; 0xb8
   13c04:	cmp	r3, #0
   13c08:	beq	132e0 <ftello64@plt+0x2080>
   13c0c:	lsr	r2, r4, #5
   13c10:	mov	r0, r3
   13c14:	uxtb	r2, r2
   13c18:	and	r3, r4, #31
   13c1c:	ldr	r2, [r0, r2, lsl #2]
   13c20:	lsr	r3, r2, r3
   13c24:	tst	r3, #1
   13c28:	beq	132e0 <ftello64@plt+0x2080>
   13c2c:	ldr	r3, [sp, #40]	; 0x28
   13c30:	cmp	r3, #0
   13c34:	beq	134cc <ftello64@plt+0x226c>
   13c38:	mov	r3, r1
   13c3c:	str	r3, [sp, #64]	; 0x40
   13c40:	mov	sl, r9
   13c44:	ldr	r3, [sp, #56]	; 0x38
   13c48:	mov	r9, fp
   13c4c:	ldr	r2, [sp, #64]	; 0x40
   13c50:	b	13e40 <ftello64@plt+0x2be0>
   13c54:	cmp	fp, r8
   13c58:	eor	r6, r0, #1
   13c5c:	movhi	ip, #92	; 0x5c
   13c60:	and	r6, r6, r2
   13c64:	add	sl, sl, #1
   13c68:	strbhi	ip, [r9, r8]
   13c6c:	cmp	r1, sl
   13c70:	add	r8, r8, #1
   13c74:	uxtb	r6, r6
   13c78:	bhi	13bcc <ftello64@plt+0x296c>
   13c7c:	str	r2, [sp, #36]	; 0x24
   13c80:	b	132f8 <ftello64@plt+0x2098>
   13c84:	ldr	r3, [sp, #24]
   13c88:	cmn	r3, #1
   13c8c:	mov	r3, #0
   13c90:	str	r3, [sp, #128]	; 0x80
   13c94:	str	r3, [sp, #132]	; 0x84
   13c98:	beq	13f8c <ftello64@plt+0x2d2c>
   13c9c:	mov	r2, r7
   13ca0:	mov	r3, #0
   13ca4:	str	r7, [sp, #104]	; 0x68
   13ca8:	str	r5, [sp, #116]	; 0x74
   13cac:	mov	r7, r3
   13cb0:	mov	r5, r2
   13cb4:	str	r4, [sp, #32]
   13cb8:	str	r6, [sp, #108]	; 0x6c
   13cbc:	str	r8, [sp, #112]	; 0x70
   13cc0:	ldr	r3, [sp, #44]	; 0x2c
   13cc4:	add	r6, sl, r7
   13cc8:	add	r4, r3, r6
   13ccc:	ldr	r3, [sp, #24]
   13cd0:	mov	r1, r4
   13cd4:	sub	r2, r3, r6
   13cd8:	add	r0, sp, #124	; 0x7c
   13cdc:	add	r3, sp, #128	; 0x80
   13ce0:	bl	1bab8 <ftello64@plt+0xa858>
   13ce4:	subs	r8, r0, #0
   13ce8:	beq	14070 <ftello64@plt+0x2e10>
   13cec:	cmn	r8, #1
   13cf0:	beq	14048 <ftello64@plt+0x2de8>
   13cf4:	cmn	r8, #2
   13cf8:	beq	13fe0 <ftello64@plt+0x2d80>
   13cfc:	ldr	r3, [sp, #64]	; 0x40
   13d00:	cmp	r3, #0
   13d04:	beq	13dc4 <ftello64@plt+0x2b64>
   13d08:	cmp	r8, #1
   13d0c:	beq	13dc4 <ftello64@plt+0x2b64>
   13d10:	sub	r3, r8, #1
   13d14:	add	r6, r3, r6
   13d18:	ldr	r3, [sp, #44]	; 0x2c
   13d1c:	add	r6, r3, r6
   13d20:	ldrb	r3, [r4, #1]!
   13d24:	sub	r3, r3, #91	; 0x5b
   13d28:	cmp	r3, #33	; 0x21
   13d2c:	ldrls	pc, [pc, r3, lsl #2]
   13d30:	b	13dbc <ftello64@plt+0x2b5c>
   13d34:	andeq	r3, r1, r8, lsr #28
   13d38:	andeq	r3, r1, r8, lsr #28
   13d3c:			; <UNDEFINED> instruction: 0x00013dbc
   13d40:	andeq	r3, r1, r8, lsr #28
   13d44:			; <UNDEFINED> instruction: 0x00013dbc
   13d48:	andeq	r3, r1, r8, lsr #28
   13d4c:			; <UNDEFINED> instruction: 0x00013dbc
   13d50:			; <UNDEFINED> instruction: 0x00013dbc
   13d54:			; <UNDEFINED> instruction: 0x00013dbc
   13d58:			; <UNDEFINED> instruction: 0x00013dbc
   13d5c:			; <UNDEFINED> instruction: 0x00013dbc
   13d60:			; <UNDEFINED> instruction: 0x00013dbc
   13d64:			; <UNDEFINED> instruction: 0x00013dbc
   13d68:			; <UNDEFINED> instruction: 0x00013dbc
   13d6c:			; <UNDEFINED> instruction: 0x00013dbc
   13d70:			; <UNDEFINED> instruction: 0x00013dbc
   13d74:			; <UNDEFINED> instruction: 0x00013dbc
   13d78:			; <UNDEFINED> instruction: 0x00013dbc
   13d7c:			; <UNDEFINED> instruction: 0x00013dbc
   13d80:			; <UNDEFINED> instruction: 0x00013dbc
   13d84:			; <UNDEFINED> instruction: 0x00013dbc
   13d88:			; <UNDEFINED> instruction: 0x00013dbc
   13d8c:			; <UNDEFINED> instruction: 0x00013dbc
   13d90:			; <UNDEFINED> instruction: 0x00013dbc
   13d94:			; <UNDEFINED> instruction: 0x00013dbc
   13d98:			; <UNDEFINED> instruction: 0x00013dbc
   13d9c:			; <UNDEFINED> instruction: 0x00013dbc
   13da0:			; <UNDEFINED> instruction: 0x00013dbc
   13da4:			; <UNDEFINED> instruction: 0x00013dbc
   13da8:			; <UNDEFINED> instruction: 0x00013dbc
   13dac:			; <UNDEFINED> instruction: 0x00013dbc
   13db0:			; <UNDEFINED> instruction: 0x00013dbc
   13db4:			; <UNDEFINED> instruction: 0x00013dbc
   13db8:	andeq	r3, r1, r8, lsr #28
   13dbc:	cmp	r6, r4
   13dc0:	bne	13d20 <ftello64@plt+0x2ac0>
   13dc4:	ldr	r0, [sp, #124]	; 0x7c
   13dc8:	bl	1105c <iswprint@plt>
   13dcc:	add	r7, r7, r8
   13dd0:	cmp	r0, #0
   13dd4:	add	r0, sp, #128	; 0x80
   13dd8:	moveq	r5, #0
   13ddc:	bl	10fe4 <mbsinit@plt>
   13de0:	cmp	r0, #0
   13de4:	beq	13cc0 <ftello64@plt+0x2a60>
   13de8:	ldr	r4, [sp, #32]
   13dec:	str	r5, [sp, #32]
   13df0:	ldr	r3, [sp, #32]
   13df4:	mov	r1, r7
   13df8:	eor	r3, r3, #1
   13dfc:	ldr	r7, [sp, #104]	; 0x68
   13e00:	ldr	r6, [sp, #108]	; 0x6c
   13e04:	ldr	r8, [sp, #112]	; 0x70
   13e08:	ldr	r5, [sp, #116]	; 0x74
   13e0c:	uxtb	r3, r3
   13e10:	cmp	r1, #1
   13e14:	bls	13ad0 <ftello64@plt+0x2870>
   13e18:	ldr	r2, [sp, #56]	; 0x38
   13e1c:	and	r3, r3, r2
   13e20:	uxtb	r3, r3
   13e24:	b	13ae0 <ftello64@plt+0x2880>
   13e28:	mov	r3, #2
   13e2c:	str	r3, [sp, #176]	; 0xb0
   13e30:	ldr	r2, [sp, #64]	; 0x40
   13e34:	ldr	r3, [sp, #56]	; 0x38
   13e38:	mov	sl, r9
   13e3c:	mov	r9, fp
   13e40:	and	r3, r3, r2
   13e44:	tst	r3, #255	; 0xff
   13e48:	ldr	r3, [sp, #176]	; 0xb0
   13e4c:	movne	r3, #4
   13e50:	str	r3, [sp, #176]	; 0xb0
   13e54:	ldr	r3, [sp, #180]	; 0xb4
   13e58:	mov	ip, #0
   13e5c:	bic	r3, r3, #2
   13e60:	str	r3, [sp, #4]
   13e64:	ldr	r3, [sp, #192]	; 0xc0
   13e68:	ldr	r2, [sp, #44]	; 0x2c
   13e6c:	str	r3, [sp, #16]
   13e70:	ldr	r3, [sp, #188]	; 0xbc
   13e74:	mov	r1, r9
   13e78:	str	r3, [sp, #12]
   13e7c:	ldr	r3, [sp, #176]	; 0xb0
   13e80:	mov	r0, sl
   13e84:	str	r3, [sp]
   13e88:	str	ip, [sp, #8]
   13e8c:	ldr	r3, [sp, #24]
   13e90:	bl	12cf0 <ftello64@plt+0x1a90>
   13e94:	mov	fp, r0
   13e98:	mov	r0, fp
   13e9c:	add	sp, sp, #140	; 0x8c
   13ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ea4:	mov	r4, #92	; 0x5c
   13ea8:	mov	r1, #0
   13eac:	mov	r3, r4
   13eb0:	b	134a4 <ftello64@plt+0x2244>
   13eb4:	mov	r3, #0
   13eb8:	ldr	r1, [sp, #52]	; 0x34
   13ebc:	str	r3, [sp, #32]
   13ec0:	mov	r4, #63	; 0x3f
   13ec4:	b	132c4 <ftello64@plt+0x2064>
   13ec8:	cmp	fp, #0
   13ecc:	beq	13f28 <ftello64@plt+0x2cc8>
   13ed0:	mov	r3, #39	; 0x27
   13ed4:	strb	r3, [r9]
   13ed8:	mov	r3, #0
   13edc:	str	r3, [sp, #40]	; 0x28
   13ee0:	mov	r3, #1
   13ee4:	str	r3, [sp, #68]	; 0x44
   13ee8:	ldr	r3, [pc, #448]	; 140b0 <ftello64@plt+0x2e50>
   13eec:	mov	r8, #1
   13ef0:	str	r3, [sp, #72]	; 0x48
   13ef4:	b	130d8 <ftello64@plt+0x1e78>
   13ef8:	ldr	r3, [sp, #40]	; 0x28
   13efc:	mov	sl, r9
   13f00:	str	r3, [sp, #56]	; 0x38
   13f04:	mov	r9, fp
   13f08:	ldr	r2, [sp, #64]	; 0x40
   13f0c:	b	13e40 <ftello64@plt+0x2be0>
   13f10:	str	r2, [sp, #36]	; 0x24
   13f14:	b	13328 <ftello64@plt+0x20c8>
   13f18:	mov	r1, #0
   13f1c:	str	r3, [sp, #32]
   13f20:	mov	r4, #63	; 0x3f
   13f24:	b	132c4 <ftello64@plt+0x2064>
   13f28:	ldr	r3, [pc, #384]	; 140b0 <ftello64@plt+0x2e50>
   13f2c:	str	r3, [sp, #72]	; 0x48
   13f30:	mov	r3, #0
   13f34:	str	r3, [sp, #40]	; 0x28
   13f38:	mov	r3, #1
   13f3c:	str	r3, [sp, #68]	; 0x44
   13f40:	mov	r8, r3
   13f44:	b	130d8 <ftello64@plt+0x1e78>
   13f48:	bl	1123c <abort@plt>
   13f4c:	cmp	fp, #0
   13f50:	beq	13fb0 <ftello64@plt+0x2d50>
   13f54:	mov	r2, #1
   13f58:	mov	r3, #34	; 0x22
   13f5c:	strb	r3, [r9]
   13f60:	mov	r8, r2
   13f64:	mov	r3, r2
   13f68:	str	r2, [sp, #68]	; 0x44
   13f6c:	str	r3, [sp, #56]	; 0x38
   13f70:	ldr	r3, [pc, #316]	; 140b4 <ftello64@plt+0x2e54>
   13f74:	ldr	r1, [sp, #56]	; 0x38
   13f78:	str	r3, [sp, #72]	; 0x48
   13f7c:	ldr	r2, [sp, #176]	; 0xb0
   13f80:	ldr	ip, [sp, #40]	; 0x28
   13f84:	ldr	lr, [sp, #176]	; 0xb0
   13f88:	b	12dbc <ftello64@plt+0x1b5c>
   13f8c:	ldr	r0, [sp, #44]	; 0x2c
   13f90:	bl	11134 <strlen@plt>
   13f94:	str	r0, [sp, #24]
   13f98:	b	13c9c <ftello64@plt+0x2a3c>
   13f9c:	mov	r7, #0
   13fa0:	ldr	r1, [sp, #52]	; 0x34
   13fa4:	str	r3, [sp, #32]
   13fa8:	mov	r4, #48	; 0x30
   13fac:	b	132c4 <ftello64@plt+0x2064>
   13fb0:	mov	r3, #1
   13fb4:	str	r3, [sp, #68]	; 0x44
   13fb8:	mov	r8, r3
   13fbc:	b	13f6c <ftello64@plt+0x2d0c>
   13fc0:	mov	r3, #2
   13fc4:	mov	sl, r9
   13fc8:	str	r3, [sp, #176]	; 0xb0
   13fcc:	mov	r9, fp
   13fd0:	ldr	r3, [sp, #56]	; 0x38
   13fd4:	b	13e40 <ftello64@plt+0x2be0>
   13fd8:	ldr	r6, [sp, #48]	; 0x30
   13fdc:	b	13a8c <ftello64@plt+0x282c>
   13fe0:	ldr	r0, [sp, #24]
   13fe4:	mov	ip, r6
   13fe8:	cmp	r0, ip
   13fec:	mov	r1, r7
   13ff0:	mov	r2, r4
   13ff4:	ldr	r7, [sp, #104]	; 0x68
   13ff8:	ldr	r4, [sp, #32]
   13ffc:	ldr	r6, [sp, #108]	; 0x6c
   14000:	ldr	r8, [sp, #112]	; 0x70
   14004:	ldr	r5, [sp, #116]	; 0x74
   14008:	bls	14038 <ftello64@plt+0x2dd8>
   1400c:	ldrb	r3, [r2]
   14010:	cmp	r3, #0
   14014:	bne	14028 <ftello64@plt+0x2dc8>
   14018:	b	14148 <ftello64@plt+0x2ee8>
   1401c:	ldrb	r3, [r2, #1]!
   14020:	cmp	r3, #0
   14024:	beq	14148 <ftello64@plt+0x2ee8>
   14028:	add	r1, r1, #1
   1402c:	add	r3, sl, r1
   14030:	cmp	r0, r3
   14034:	bhi	1401c <ftello64@plt+0x2dbc>
   14038:	mov	r2, #0
   1403c:	mov	r3, r7
   14040:	str	r2, [sp, #32]
   14044:	b	13e10 <ftello64@plt+0x2bb0>
   14048:	mov	r1, r7
   1404c:	ldr	r7, [sp, #104]	; 0x68
   14050:	mov	r2, #0
   14054:	ldr	r4, [sp, #32]
   14058:	ldr	r6, [sp, #108]	; 0x6c
   1405c:	ldr	r8, [sp, #112]	; 0x70
   14060:	ldr	r5, [sp, #116]	; 0x74
   14064:	mov	r3, r7
   14068:	str	r2, [sp, #32]
   1406c:	b	13e10 <ftello64@plt+0x2bb0>
   14070:	mov	r3, r5
   14074:	eor	r3, r3, #1
   14078:	ldr	r4, [sp, #32]
   1407c:	mov	r1, r7
   14080:	str	r5, [sp, #32]
   14084:	ldr	r7, [sp, #104]	; 0x68
   14088:	ldr	r6, [sp, #108]	; 0x6c
   1408c:	ldr	r8, [sp, #112]	; 0x70
   14090:	ldr	r5, [sp, #116]	; 0x74
   14094:	uxtb	r3, r3
   14098:	b	13e10 <ftello64@plt+0x2bb0>
   1409c:	mov	sl, r9
   140a0:	str	r3, [sp, #56]	; 0x38
   140a4:	mov	r9, fp
   140a8:	ldr	r2, [sp, #64]	; 0x40
   140ac:	b	13e40 <ftello64@plt+0x2be0>
   140b0:	muleq	r1, ip, ip
   140b4:	muleq	r1, r8, ip
   140b8:	andeq	ip, r1, r0, lsr #25
   140bc:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   140c0:	ldr	r2, [sp, #44]	; 0x2c
   140c4:	ldrb	r1, [r2, r3]
   140c8:	sub	r2, r1, #33	; 0x21
   140cc:	uxtb	r2, r2
   140d0:	cmp	r2, #29
   140d4:	bhi	14154 <ftello64@plt+0x2ef4>
   140d8:	ldr	r0, [pc, #-36]	; 140bc <ftello64@plt+0x2e5c>
   140dc:	mov	ip, #1
   140e0:	ands	r2, r0, ip, lsl r2
   140e4:	beq	14174 <ftello64@plt+0x2f14>
   140e8:	ldr	r2, [sp, #40]	; 0x28
   140ec:	cmp	r2, #0
   140f0:	bne	14268 <ftello64@plt+0x3008>
   140f4:	add	r2, r8, #1
   140f8:	cmp	fp, r8
   140fc:	strbhi	r4, [r9, r8]
   14100:	cmp	fp, r2
   14104:	movhi	r0, #34	; 0x22
   14108:	strbhi	r0, [r9, r2]
   1410c:	add	r2, r8, #2
   14110:	cmp	fp, r2
   14114:	movhi	r0, #34	; 0x22
   14118:	strbhi	r0, [r9, r2]
   1411c:	add	r2, r8, #3
   14120:	cmp	fp, r2
   14124:	mov	sl, r3
   14128:	ldr	r3, [sp, #40]	; 0x28
   1412c:	movhi	r0, #63	; 0x3f
   14130:	mov	r4, r1
   14134:	strbhi	r0, [r9, r2]
   14138:	add	r8, r8, #4
   1413c:	mov	r1, r3
   14140:	str	r3, [sp, #32]
   14144:	b	132c4 <ftello64@plt+0x2064>
   14148:	str	r3, [sp, #32]
   1414c:	mov	r3, r7
   14150:	b	13e10 <ftello64@plt+0x2bb0>
   14154:	mov	r1, #0
   14158:	str	r1, [sp, #32]
   1415c:	b	132c4 <ftello64@plt+0x2064>
   14160:	mov	sl, r9
   14164:	ldr	r3, [sp, #56]	; 0x38
   14168:	mov	r9, fp
   1416c:	ldr	r2, [sp, #64]	; 0x40
   14170:	b	13e40 <ftello64@plt+0x2be0>
   14174:	str	r2, [sp, #32]
   14178:	mov	r1, #0
   1417c:	b	132c4 <ftello64@plt+0x2064>
   14180:	ldr	r2, [sp, #76]	; 0x4c
   14184:	mov	sl, r9
   14188:	mov	r9, fp
   1418c:	mov	fp, r8
   14190:	ldr	r1, [sp, #72]	; 0x48
   14194:	cmp	r1, #0
   14198:	moveq	r3, #0
   1419c:	andne	r3, r2, #1
   141a0:	cmp	r3, #0
   141a4:	beq	141d0 <ftello64@plt+0x2f70>
   141a8:	ldrb	r3, [r1]
   141ac:	cmp	r3, #0
   141b0:	beq	141d0 <ftello64@plt+0x2f70>
   141b4:	mov	r2, r1
   141b8:	cmp	r9, fp
   141bc:	strbhi	r3, [sl, fp]
   141c0:	ldrb	r3, [r2, #1]!
   141c4:	add	fp, fp, #1
   141c8:	cmp	r3, #0
   141cc:	bne	141b8 <ftello64@plt+0x2f58>
   141d0:	cmp	r9, fp
   141d4:	movhi	r3, #0
   141d8:	strbhi	r3, [sl, fp]
   141dc:	b	13e98 <ftello64@plt+0x2c38>
   141e0:	ldr	r3, [sp, #192]	; 0xc0
   141e4:	mov	ip, #5
   141e8:	str	r3, [sp, #16]
   141ec:	ldr	r3, [sp, #188]	; 0xbc
   141f0:	ldr	r2, [sp, #44]	; 0x2c
   141f4:	str	r3, [sp, #12]
   141f8:	ldr	r3, [sp, #184]	; 0xb8
   141fc:	ldr	r1, [sp, #84]	; 0x54
   14200:	str	r3, [sp, #8]
   14204:	ldr	r3, [sp, #180]	; 0xb4
   14208:	mov	r0, r9
   1420c:	str	r3, [sp, #4]
   14210:	str	ip, [sp]
   14214:	ldr	r3, [sp, #24]
   14218:	bl	12cf0 <ftello64@plt+0x1a90>
   1421c:	mov	fp, r0
   14220:	b	13e98 <ftello64@plt+0x2c38>
   14224:	mov	sl, r9
   14228:	mov	r9, fp
   1422c:	mov	fp, r8
   14230:	b	14190 <ftello64@plt+0x2f30>
   14234:	ldr	r1, [sp, #176]	; 0xb0
   14238:	bl	12bd0 <ftello64@plt+0x1970>
   1423c:	str	r0, [sp, #192]	; 0xc0
   14240:	b	131ac <ftello64@plt+0x1f4c>
   14244:	ldr	r1, [sp, #176]	; 0xb0
   14248:	bl	12bd0 <ftello64@plt+0x1970>
   1424c:	str	r0, [sp, #188]	; 0xbc
   14250:	b	1318c <ftello64@plt+0x1f2c>
   14254:	mov	sl, r9
   14258:	mov	r2, r3
   1425c:	mov	r9, fp
   14260:	mov	fp, r8
   14264:	b	14190 <ftello64@plt+0x2f30>
   14268:	mov	sl, r9
   1426c:	mov	r9, fp
   14270:	b	13e54 <ftello64@plt+0x2bf4>
   14274:	push	{r4, r5, r6, lr}
   14278:	mov	r5, r0
   1427c:	bl	1114c <__errno_location@plt>
   14280:	cmp	r5, #0
   14284:	mov	r1, #48	; 0x30
   14288:	mov	r4, r0
   1428c:	ldr	r0, [pc, #16]	; 142a4 <ftello64@plt+0x3044>
   14290:	ldr	r6, [r4]
   14294:	movne	r0, r5
   14298:	bl	18e58 <ftello64@plt+0x7bf8>
   1429c:	str	r6, [r4]
   142a0:	pop	{r4, r5, r6, pc}
   142a4:	muleq	r2, ip, r1
   142a8:	ldr	r3, [pc, #12]	; 142bc <ftello64@plt+0x305c>
   142ac:	cmp	r0, #0
   142b0:	moveq	r0, r3
   142b4:	ldr	r0, [r0]
   142b8:	bx	lr
   142bc:	muleq	r2, ip, r1
   142c0:	ldr	r3, [pc, #12]	; 142d4 <ftello64@plt+0x3074>
   142c4:	cmp	r0, #0
   142c8:	moveq	r0, r3
   142cc:	str	r1, [r0]
   142d0:	bx	lr
   142d4:	muleq	r2, ip, r1
   142d8:	ldr	r3, [pc, #52]	; 14314 <ftello64@plt+0x30b4>
   142dc:	cmp	r0, #0
   142e0:	moveq	r0, r3
   142e4:	add	r3, r0, #8
   142e8:	push	{lr}		; (str lr, [sp, #-4]!)
   142ec:	lsr	lr, r1, #5
   142f0:	and	r1, r1, #31
   142f4:	ldr	ip, [r3, lr, lsl #2]
   142f8:	lsr	r0, ip, r1
   142fc:	eor	r2, r2, r0
   14300:	and	r2, r2, #1
   14304:	and	r0, r0, #1
   14308:	eor	r1, ip, r2, lsl r1
   1430c:	str	r1, [r3, lr, lsl #2]
   14310:	pop	{pc}		; (ldr pc, [sp], #4)
   14314:	muleq	r2, ip, r1
   14318:	ldr	r3, [pc, #16]	; 14330 <ftello64@plt+0x30d0>
   1431c:	cmp	r0, #0
   14320:	movne	r3, r0
   14324:	ldr	r0, [r3, #4]
   14328:	str	r1, [r3, #4]
   1432c:	bx	lr
   14330:	muleq	r2, ip, r1
   14334:	ldr	r3, [pc, #44]	; 14368 <ftello64@plt+0x3108>
   14338:	cmp	r0, #0
   1433c:	moveq	r0, r3
   14340:	mov	ip, #10
   14344:	cmp	r2, #0
   14348:	cmpne	r1, #0
   1434c:	str	ip, [r0]
   14350:	beq	14360 <ftello64@plt+0x3100>
   14354:	str	r1, [r0, #40]	; 0x28
   14358:	str	r2, [r0, #44]	; 0x2c
   1435c:	bx	lr
   14360:	push	{r4, lr}
   14364:	bl	1123c <abort@plt>
   14368:	muleq	r2, ip, r1
   1436c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14370:	sub	sp, sp, #24
   14374:	ldr	ip, [pc, #108]	; 143e8 <ftello64@plt+0x3188>
   14378:	ldr	r4, [sp, #56]	; 0x38
   1437c:	mov	r9, r2
   14380:	cmp	r4, #0
   14384:	moveq	r4, ip
   14388:	mov	sl, r3
   1438c:	mov	r7, r0
   14390:	mov	r8, r1
   14394:	bl	1114c <__errno_location@plt>
   14398:	ldr	r3, [r4, #44]	; 0x2c
   1439c:	mov	r1, r8
   143a0:	ldr	r6, [r0]
   143a4:	str	r3, [sp, #16]
   143a8:	ldr	r2, [r4, #40]	; 0x28
   143ac:	add	r3, r4, #8
   143b0:	str	r3, [sp, #8]
   143b4:	str	r2, [sp, #12]
   143b8:	ldr	r2, [r4, #4]
   143bc:	mov	r5, r0
   143c0:	str	r2, [sp, #4]
   143c4:	ldr	ip, [r4]
   143c8:	mov	r3, sl
   143cc:	mov	r2, r9
   143d0:	mov	r0, r7
   143d4:	str	ip, [sp]
   143d8:	bl	12cf0 <ftello64@plt+0x1a90>
   143dc:	str	r6, [r5]
   143e0:	add	sp, sp, #24
   143e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   143e8:	muleq	r2, ip, r1
   143ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143f0:	cmp	r2, #0
   143f4:	sub	sp, sp, #36	; 0x24
   143f8:	ldr	r4, [pc, #164]	; 144a4 <ftello64@plt+0x3244>
   143fc:	mov	r8, r1
   14400:	movne	r4, r2
   14404:	mov	r7, r0
   14408:	bl	1114c <__errno_location@plt>
   1440c:	ldr	r3, [r4, #44]	; 0x2c
   14410:	ldr	r5, [r4, #4]
   14414:	add	r9, r4, #8
   14418:	orr	r5, r5, #1
   1441c:	mov	r1, #0
   14420:	mov	r2, r7
   14424:	ldr	fp, [r0]
   14428:	str	r3, [sp, #16]
   1442c:	ldr	r3, [r4, #40]	; 0x28
   14430:	stmib	sp, {r5, r9}
   14434:	str	r3, [sp, #12]
   14438:	ldr	r3, [r4]
   1443c:	mov	r6, r0
   14440:	str	r3, [sp]
   14444:	mov	r0, r1
   14448:	mov	r3, r8
   1444c:	bl	12cf0 <ftello64@plt+0x1a90>
   14450:	add	r1, r0, #1
   14454:	mov	r0, r1
   14458:	str	r1, [sp, #28]
   1445c:	bl	18914 <ftello64@plt+0x76b4>
   14460:	ldr	r3, [r4, #44]	; 0x2c
   14464:	ldr	r1, [sp, #28]
   14468:	str	r3, [sp, #16]
   1446c:	ldr	r3, [r4, #40]	; 0x28
   14470:	str	r5, [sp, #4]
   14474:	str	r3, [sp, #12]
   14478:	str	r9, [sp, #8]
   1447c:	ldr	ip, [r4]
   14480:	mov	r3, r8
   14484:	mov	r2, r7
   14488:	str	ip, [sp]
   1448c:	mov	sl, r0
   14490:	bl	12cf0 <ftello64@plt+0x1a90>
   14494:	mov	r0, sl
   14498:	str	fp, [r6]
   1449c:	add	sp, sp, #36	; 0x24
   144a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144a4:	muleq	r2, ip, r1
   144a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144ac:	cmp	r3, #0
   144b0:	sub	sp, sp, #44	; 0x2c
   144b4:	ldr	r4, [pc, #192]	; 1457c <ftello64@plt+0x331c>
   144b8:	mov	r6, r2
   144bc:	movne	r4, r3
   144c0:	mov	r9, r1
   144c4:	mov	r8, r0
   144c8:	bl	1114c <__errno_location@plt>
   144cc:	ldr	r3, [r4, #44]	; 0x2c
   144d0:	ldr	r5, [r4, #4]
   144d4:	add	sl, r4, #8
   144d8:	cmp	r6, #0
   144dc:	orreq	r5, r5, #1
   144e0:	mov	r1, #0
   144e4:	ldr	r2, [r0]
   144e8:	str	r3, [sp, #16]
   144ec:	ldr	r3, [r4, #40]	; 0x28
   144f0:	stmib	sp, {r5, sl}
   144f4:	str	r3, [sp, #12]
   144f8:	ldr	r3, [r4]
   144fc:	mov	r7, r0
   14500:	str	r2, [sp, #28]
   14504:	str	r3, [sp]
   14508:	mov	r2, r8
   1450c:	mov	r3, r9
   14510:	mov	r0, r1
   14514:	bl	12cf0 <ftello64@plt+0x1a90>
   14518:	add	r1, r0, #1
   1451c:	mov	fp, r0
   14520:	mov	r0, r1
   14524:	str	r1, [sp, #36]	; 0x24
   14528:	bl	18914 <ftello64@plt+0x76b4>
   1452c:	ldr	r3, [r4, #44]	; 0x2c
   14530:	mov	r2, r8
   14534:	str	r3, [sp, #16]
   14538:	ldr	r3, [r4, #40]	; 0x28
   1453c:	str	r5, [sp, #4]
   14540:	str	r3, [sp, #12]
   14544:	str	sl, [sp, #8]
   14548:	ldr	ip, [r4]
   1454c:	ldr	r1, [sp, #36]	; 0x24
   14550:	mov	r3, r9
   14554:	str	ip, [sp]
   14558:	str	r0, [sp, #32]
   1455c:	bl	12cf0 <ftello64@plt+0x1a90>
   14560:	ldr	r2, [sp, #28]
   14564:	cmp	r6, #0
   14568:	str	r2, [r7]
   1456c:	ldr	r0, [sp, #32]
   14570:	strne	fp, [r6]
   14574:	add	sp, sp, #44	; 0x2c
   14578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1457c:	muleq	r2, ip, r1
   14580:	push	{r4, r5, r6, r7, r8, lr}
   14584:	ldr	r6, [pc, #116]	; 14600 <ftello64@plt+0x33a0>
   14588:	ldr	r3, [r6, #4]
   1458c:	ldr	r7, [r6]
   14590:	cmp	r3, #1
   14594:	movgt	r5, r7
   14598:	movgt	r4, #1
   1459c:	ble	145bc <ftello64@plt+0x335c>
   145a0:	ldr	r0, [r5, #12]
   145a4:	bl	1a1a0 <ftello64@plt+0x8f40>
   145a8:	ldr	r3, [r6, #4]
   145ac:	add	r4, r4, #1
   145b0:	cmp	r3, r4
   145b4:	add	r5, r5, #8
   145b8:	bgt	145a0 <ftello64@plt+0x3340>
   145bc:	ldr	r0, [r7, #4]
   145c0:	ldr	r4, [pc, #60]	; 14604 <ftello64@plt+0x33a4>
   145c4:	cmp	r0, r4
   145c8:	beq	145dc <ftello64@plt+0x337c>
   145cc:	bl	1a1a0 <ftello64@plt+0x8f40>
   145d0:	mov	r3, #256	; 0x100
   145d4:	str	r4, [r6, #12]
   145d8:	str	r3, [r6, #8]
   145dc:	ldr	r4, [pc, #36]	; 14608 <ftello64@plt+0x33a8>
   145e0:	cmp	r7, r4
   145e4:	beq	145f4 <ftello64@plt+0x3394>
   145e8:	mov	r0, r7
   145ec:	bl	1a1a0 <ftello64@plt+0x8f40>
   145f0:	str	r4, [r6]
   145f4:	mov	r3, #1
   145f8:	str	r3, [r6, #4]
   145fc:	pop	{r4, r5, r6, r7, r8, pc}
   14600:	andeq	lr, r2, r8, lsr #2
   14604:	andeq	lr, r2, ip, asr #3
   14608:	andeq	lr, r2, r0, lsr r1
   1460c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14610:	sub	sp, sp, #44	; 0x2c
   14614:	mov	r5, r0
   14618:	mov	sl, r1
   1461c:	bl	1114c <__errno_location@plt>
   14620:	ldr	r4, [pc, #400]	; 147b8 <ftello64@plt+0x3558>
   14624:	cmn	r5, #-2147483647	; 0x80000001
   14628:	ldr	r6, [r4]
   1462c:	mov	r8, r0
   14630:	movne	r0, #0
   14634:	moveq	r0, #1
   14638:	ldr	r3, [r8]
   1463c:	orrs	r0, r0, r5, lsr #31
   14640:	str	r3, [sp, #24]
   14644:	bne	147b4 <ftello64@plt+0x3554>
   14648:	ldr	r2, [r4, #4]
   1464c:	cmp	r5, r2
   14650:	blt	146b0 <ftello64@plt+0x3450>
   14654:	add	r7, r4, #8
   14658:	cmp	r6, r7
   1465c:	str	r2, [sp, #36]	; 0x24
   14660:	beq	14784 <ftello64@plt+0x3524>
   14664:	mov	r3, #8
   14668:	sub	r2, r5, r2
   1466c:	mov	r0, r6
   14670:	str	r3, [sp]
   14674:	add	r2, r2, #1
   14678:	mvn	r3, #-2147483648	; 0x80000000
   1467c:	add	r1, sp, #36	; 0x24
   14680:	bl	18b30 <ftello64@plt+0x78d0>
   14684:	mov	r6, r0
   14688:	str	r0, [r4]
   1468c:	ldr	r0, [r4, #4]
   14690:	ldr	r2, [sp, #36]	; 0x24
   14694:	mov	r1, #0
   14698:	sub	r2, r2, r0
   1469c:	add	r0, r6, r0, lsl #3
   146a0:	lsl	r2, r2, #3
   146a4:	bl	11170 <memset@plt>
   146a8:	ldr	r3, [sp, #36]	; 0x24
   146ac:	str	r3, [r4, #4]
   146b0:	ldr	r4, [pc, #260]	; 147bc <ftello64@plt+0x355c>
   146b4:	add	fp, r6, r5, lsl #3
   146b8:	ldr	r9, [r6, r5, lsl #3]
   146bc:	ldr	r0, [r4, #4]
   146c0:	ldr	r3, [r4]
   146c4:	ldr	r7, [fp, #4]
   146c8:	ldr	r1, [r4, #44]	; 0x2c
   146cc:	ldr	r2, [r4, #40]	; 0x28
   146d0:	orr	r0, r0, #1
   146d4:	str	r3, [sp]
   146d8:	add	r3, r4, #8
   146dc:	str	r0, [sp, #28]
   146e0:	str	r0, [sp, #4]
   146e4:	str	r1, [sp, #16]
   146e8:	str	r2, [sp, #12]
   146ec:	str	r3, [sp, #8]
   146f0:	mov	r0, r7
   146f4:	mov	r1, r9
   146f8:	mvn	r3, #0
   146fc:	mov	r2, sl
   14700:	bl	12cf0 <ftello64@plt+0x1a90>
   14704:	cmp	r9, r0
   14708:	bhi	14770 <ftello64@plt+0x3510>
   1470c:	add	r3, r4, #48	; 0x30
   14710:	add	r9, r0, #1
   14714:	cmp	r7, r3
   14718:	str	r9, [r6, r5, lsl #3]
   1471c:	beq	14728 <ftello64@plt+0x34c8>
   14720:	mov	r0, r7
   14724:	bl	1a1a0 <ftello64@plt+0x8f40>
   14728:	mov	r0, r9
   1472c:	bl	18914 <ftello64@plt+0x76b4>
   14730:	ldr	ip, [r4, #44]	; 0x2c
   14734:	ldr	r3, [r4]
   14738:	ldr	lr, [r4, #40]	; 0x28
   1473c:	ldr	r4, [pc, #124]	; 147c0 <ftello64@plt+0x3560>
   14740:	mov	r2, sl
   14744:	mov	r1, r9
   14748:	str	r0, [fp, #4]
   1474c:	str	r4, [sp, #8]
   14750:	ldr	r4, [sp, #28]
   14754:	str	r3, [sp]
   14758:	str	r4, [sp, #4]
   1475c:	str	ip, [sp, #16]
   14760:	str	lr, [sp, #12]
   14764:	mvn	r3, #0
   14768:	mov	r7, r0
   1476c:	bl	12cf0 <ftello64@plt+0x1a90>
   14770:	ldr	r3, [sp, #24]
   14774:	mov	r0, r7
   14778:	str	r3, [r8]
   1477c:	add	sp, sp, #44	; 0x2c
   14780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14784:	mov	r3, #8
   14788:	sub	r2, r5, r2
   1478c:	str	r3, [sp]
   14790:	add	r1, sp, #36	; 0x24
   14794:	add	r2, r2, #1
   14798:	mvn	r3, #-2147483648	; 0x80000000
   1479c:	bl	18b30 <ftello64@plt+0x78d0>
   147a0:	mov	r6, r0
   147a4:	ldm	r7, {r0, r1}
   147a8:	str	r6, [r4]
   147ac:	stm	r6, {r0, r1}
   147b0:	b	1468c <ftello64@plt+0x342c>
   147b4:	bl	1123c <abort@plt>
   147b8:	andeq	lr, r2, r8, lsr #2
   147bc:	muleq	r2, ip, r1
   147c0:	andeq	lr, r2, r4, lsr #3
   147c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147c8:	sub	sp, sp, #52	; 0x34
   147cc:	mov	r5, r0
   147d0:	mov	sl, r1
   147d4:	mov	fp, r2
   147d8:	bl	1114c <__errno_location@plt>
   147dc:	ldr	r4, [pc, #408]	; 1497c <ftello64@plt+0x371c>
   147e0:	cmn	r5, #-2147483647	; 0x80000001
   147e4:	ldr	r6, [r4]
   147e8:	mov	r8, r0
   147ec:	movne	r0, #0
   147f0:	moveq	r0, #1
   147f4:	ldr	r3, [r8]
   147f8:	orrs	r0, r0, r5, lsr #31
   147fc:	str	r3, [sp, #28]
   14800:	bne	14978 <ftello64@plt+0x3718>
   14804:	ldr	r2, [r4, #4]
   14808:	cmp	r5, r2
   1480c:	blt	1486c <ftello64@plt+0x360c>
   14810:	add	r7, r4, #8
   14814:	cmp	r6, r7
   14818:	str	r2, [sp, #44]	; 0x2c
   1481c:	beq	14948 <ftello64@plt+0x36e8>
   14820:	mov	r3, #8
   14824:	sub	r2, r5, r2
   14828:	mov	r0, r6
   1482c:	str	r3, [sp]
   14830:	add	r2, r2, #1
   14834:	mvn	r3, #-2147483648	; 0x80000000
   14838:	add	r1, sp, #44	; 0x2c
   1483c:	bl	18b30 <ftello64@plt+0x78d0>
   14840:	mov	r6, r0
   14844:	str	r0, [r4]
   14848:	ldr	r0, [r4, #4]
   1484c:	ldr	r2, [sp, #44]	; 0x2c
   14850:	mov	r1, #0
   14854:	sub	r2, r2, r0
   14858:	add	r0, r6, r0, lsl #3
   1485c:	lsl	r2, r2, #3
   14860:	bl	11170 <memset@plt>
   14864:	ldr	r3, [sp, #44]	; 0x2c
   14868:	str	r3, [r4, #4]
   1486c:	ldr	r4, [pc, #268]	; 14980 <ftello64@plt+0x3720>
   14870:	add	r3, r6, r5, lsl #3
   14874:	str	r3, [sp, #32]
   14878:	ldr	r7, [r3, #4]
   1487c:	ldr	r0, [r4, #4]
   14880:	ldr	r3, [r4]
   14884:	ldr	r9, [r6, r5, lsl #3]
   14888:	ldr	r1, [r4, #44]	; 0x2c
   1488c:	ldr	r2, [r4, #40]	; 0x28
   14890:	orr	r0, r0, #1
   14894:	str	r3, [sp]
   14898:	add	r3, r4, #8
   1489c:	str	r0, [sp, #36]	; 0x24
   148a0:	str	r0, [sp, #4]
   148a4:	str	r1, [sp, #16]
   148a8:	str	r2, [sp, #12]
   148ac:	str	r3, [sp, #8]
   148b0:	mov	r0, r7
   148b4:	mov	r1, r9
   148b8:	mov	r3, fp
   148bc:	mov	r2, sl
   148c0:	bl	12cf0 <ftello64@plt+0x1a90>
   148c4:	cmp	r9, r0
   148c8:	bhi	14934 <ftello64@plt+0x36d4>
   148cc:	add	r3, r4, #48	; 0x30
   148d0:	add	r9, r0, #1
   148d4:	cmp	r7, r3
   148d8:	str	r9, [r6, r5, lsl #3]
   148dc:	beq	148e8 <ftello64@plt+0x3688>
   148e0:	mov	r0, r7
   148e4:	bl	1a1a0 <ftello64@plt+0x8f40>
   148e8:	mov	r0, r9
   148ec:	bl	18914 <ftello64@plt+0x76b4>
   148f0:	ldr	ip, [sp, #32]
   148f4:	ldr	lr, [r4, #44]	; 0x2c
   148f8:	ldr	r5, [r4, #40]	; 0x28
   148fc:	mov	r3, fp
   14900:	mov	r2, sl
   14904:	mov	r1, r9
   14908:	str	r0, [ip, #4]
   1490c:	ldr	ip, [r4]
   14910:	ldr	r4, [pc, #108]	; 14984 <ftello64@plt+0x3724>
   14914:	str	lr, [sp, #16]
   14918:	str	r4, [sp, #8]
   1491c:	ldr	r4, [sp, #36]	; 0x24
   14920:	str	r5, [sp, #12]
   14924:	str	r4, [sp, #4]
   14928:	str	ip, [sp]
   1492c:	mov	r7, r0
   14930:	bl	12cf0 <ftello64@plt+0x1a90>
   14934:	ldr	r3, [sp, #28]
   14938:	mov	r0, r7
   1493c:	str	r3, [r8]
   14940:	add	sp, sp, #52	; 0x34
   14944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14948:	mov	r3, #8
   1494c:	sub	r2, r5, r2
   14950:	str	r3, [sp]
   14954:	add	r1, sp, #44	; 0x2c
   14958:	add	r2, r2, #1
   1495c:	mvn	r3, #-2147483648	; 0x80000000
   14960:	bl	18b30 <ftello64@plt+0x78d0>
   14964:	mov	r6, r0
   14968:	ldm	r7, {r0, r1}
   1496c:	str	r6, [r4]
   14970:	stm	r6, {r0, r1}
   14974:	b	14848 <ftello64@plt+0x35e8>
   14978:	bl	1123c <abort@plt>
   1497c:	andeq	lr, r2, r8, lsr #2
   14980:	muleq	r2, ip, r1
   14984:	andeq	lr, r2, r4, lsr #3
   14988:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1498c:	sub	sp, sp, #44	; 0x2c
   14990:	mov	sl, r0
   14994:	bl	1114c <__errno_location@plt>
   14998:	ldr	r4, [pc, #352]	; 14b00 <ftello64@plt+0x38a0>
   1499c:	ldr	r2, [r4, #4]
   149a0:	ldr	r5, [r4]
   149a4:	cmp	r2, #0
   149a8:	ldr	r3, [r0]
   149ac:	mov	r8, r0
   149b0:	str	r3, [sp, #28]
   149b4:	bgt	14a10 <ftello64@plt+0x37b0>
   149b8:	add	r6, r4, #8
   149bc:	cmp	r5, r6
   149c0:	str	r2, [sp, #36]	; 0x24
   149c4:	beq	14ad0 <ftello64@plt+0x3870>
   149c8:	mov	r3, #8
   149cc:	mov	r0, r5
   149d0:	str	r3, [sp]
   149d4:	rsb	r2, r2, #1
   149d8:	mvn	r3, #-2147483648	; 0x80000000
   149dc:	add	r1, sp, #36	; 0x24
   149e0:	bl	18b30 <ftello64@plt+0x78d0>
   149e4:	mov	r5, r0
   149e8:	str	r0, [r4]
   149ec:	ldr	r0, [r4, #4]
   149f0:	ldr	r2, [sp, #36]	; 0x24
   149f4:	mov	r1, #0
   149f8:	sub	r2, r2, r0
   149fc:	add	r0, r5, r0, lsl #3
   14a00:	lsl	r2, r2, #3
   14a04:	bl	11170 <memset@plt>
   14a08:	ldr	r3, [sp, #36]	; 0x24
   14a0c:	str	r3, [r4, #4]
   14a10:	ldr	r4, [pc, #236]	; 14b04 <ftello64@plt+0x38a4>
   14a14:	ldr	r9, [r5]
   14a18:	ldr	r6, [r5, #4]
   14a1c:	ldr	r7, [r4, #4]
   14a20:	ldr	r1, [r4, #44]	; 0x2c
   14a24:	ldr	r2, [r4, #40]	; 0x28
   14a28:	ldr	r3, [r4]
   14a2c:	orr	r7, r7, #1
   14a30:	add	fp, r4, #8
   14a34:	str	r1, [sp, #16]
   14a38:	str	r2, [sp, #12]
   14a3c:	str	r3, [sp]
   14a40:	str	r7, [sp, #4]
   14a44:	str	fp, [sp, #8]
   14a48:	mov	r1, r9
   14a4c:	mov	r0, r6
   14a50:	mvn	r3, #0
   14a54:	mov	r2, sl
   14a58:	bl	12cf0 <ftello64@plt+0x1a90>
   14a5c:	cmp	r9, r0
   14a60:	bhi	14abc <ftello64@plt+0x385c>
   14a64:	add	r3, r4, #48	; 0x30
   14a68:	add	r9, r0, #1
   14a6c:	cmp	r6, r3
   14a70:	str	r9, [r5]
   14a74:	beq	14a80 <ftello64@plt+0x3820>
   14a78:	mov	r0, r6
   14a7c:	bl	1a1a0 <ftello64@plt+0x8f40>
   14a80:	mov	r0, r9
   14a84:	bl	18914 <ftello64@plt+0x76b4>
   14a88:	ldr	ip, [r4, #44]	; 0x2c
   14a8c:	ldr	r3, [r4]
   14a90:	ldr	lr, [r4, #40]	; 0x28
   14a94:	mov	r2, sl
   14a98:	mov	r1, r9
   14a9c:	str	r0, [r5, #4]
   14aa0:	str	r3, [sp]
   14aa4:	stmib	sp, {r7, fp}
   14aa8:	str	ip, [sp, #16]
   14aac:	str	lr, [sp, #12]
   14ab0:	mvn	r3, #0
   14ab4:	mov	r6, r0
   14ab8:	bl	12cf0 <ftello64@plt+0x1a90>
   14abc:	ldr	r3, [sp, #28]
   14ac0:	mov	r0, r6
   14ac4:	str	r3, [r8]
   14ac8:	add	sp, sp, #44	; 0x2c
   14acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ad0:	mov	r3, #8
   14ad4:	str	r3, [sp]
   14ad8:	add	r1, sp, #36	; 0x24
   14adc:	rsb	r2, r2, #1
   14ae0:	mvn	r3, #-2147483648	; 0x80000000
   14ae4:	mov	r0, #0
   14ae8:	bl	18b30 <ftello64@plt+0x78d0>
   14aec:	mov	r5, r0
   14af0:	ldm	r6, {r0, r1}
   14af4:	str	r5, [r4]
   14af8:	stm	r5, {r0, r1}
   14afc:	b	149ec <ftello64@plt+0x378c>
   14b00:	andeq	lr, r2, r8, lsr #2
   14b04:	muleq	r2, ip, r1
   14b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b0c:	sub	sp, sp, #44	; 0x2c
   14b10:	mov	r9, r0
   14b14:	mov	sl, r1
   14b18:	bl	1114c <__errno_location@plt>
   14b1c:	ldr	r4, [pc, #364]	; 14c90 <ftello64@plt+0x3a30>
   14b20:	ldr	r2, [r4, #4]
   14b24:	ldr	r5, [r4]
   14b28:	cmp	r2, #0
   14b2c:	ldr	r3, [r0]
   14b30:	mov	r7, r0
   14b34:	str	r3, [sp, #24]
   14b38:	bgt	14b94 <ftello64@plt+0x3934>
   14b3c:	add	r6, r4, #8
   14b40:	cmp	r5, r6
   14b44:	str	r2, [sp, #36]	; 0x24
   14b48:	beq	14c60 <ftello64@plt+0x3a00>
   14b4c:	mov	r3, #8
   14b50:	mov	r0, r5
   14b54:	str	r3, [sp]
   14b58:	rsb	r2, r2, #1
   14b5c:	mvn	r3, #-2147483648	; 0x80000000
   14b60:	add	r1, sp, #36	; 0x24
   14b64:	bl	18b30 <ftello64@plt+0x78d0>
   14b68:	mov	r5, r0
   14b6c:	str	r0, [r4]
   14b70:	ldr	r0, [r4, #4]
   14b74:	ldr	r2, [sp, #36]	; 0x24
   14b78:	mov	r1, #0
   14b7c:	sub	r2, r2, r0
   14b80:	add	r0, r5, r0, lsl #3
   14b84:	lsl	r2, r2, #3
   14b88:	bl	11170 <memset@plt>
   14b8c:	ldr	r3, [sp, #36]	; 0x24
   14b90:	str	r3, [r4, #4]
   14b94:	ldr	r4, [pc, #248]	; 14c94 <ftello64@plt+0x3a34>
   14b98:	ldr	r8, [r5]
   14b9c:	ldr	r6, [r5, #4]
   14ba0:	ldr	r0, [r4, #4]
   14ba4:	ldr	r1, [r4, #44]	; 0x2c
   14ba8:	ldr	r2, [r4, #40]	; 0x28
   14bac:	ldr	r3, [r4]
   14bb0:	orr	r0, r0, #1
   14bb4:	add	fp, r4, #8
   14bb8:	str	r0, [sp, #28]
   14bbc:	str	r0, [sp, #4]
   14bc0:	str	r1, [sp, #16]
   14bc4:	str	r2, [sp, #12]
   14bc8:	str	r3, [sp]
   14bcc:	str	fp, [sp, #8]
   14bd0:	mov	r1, r8
   14bd4:	mov	r0, r6
   14bd8:	mov	r3, sl
   14bdc:	mov	r2, r9
   14be0:	bl	12cf0 <ftello64@plt+0x1a90>
   14be4:	cmp	r8, r0
   14be8:	bhi	14c4c <ftello64@plt+0x39ec>
   14bec:	add	r3, r4, #48	; 0x30
   14bf0:	add	r8, r0, #1
   14bf4:	cmp	r6, r3
   14bf8:	str	r8, [r5]
   14bfc:	beq	14c08 <ftello64@plt+0x39a8>
   14c00:	mov	r0, r6
   14c04:	bl	1a1a0 <ftello64@plt+0x8f40>
   14c08:	mov	r0, r8
   14c0c:	bl	18914 <ftello64@plt+0x76b4>
   14c10:	ldr	lr, [r4, #44]	; 0x2c
   14c14:	ldr	ip, [r4]
   14c18:	mov	r3, sl
   14c1c:	mov	r2, r9
   14c20:	mov	r1, r8
   14c24:	str	r0, [r5, #4]
   14c28:	ldr	r5, [r4, #40]	; 0x28
   14c2c:	ldr	r4, [sp, #28]
   14c30:	str	fp, [sp, #8]
   14c34:	str	r4, [sp, #4]
   14c38:	str	lr, [sp, #16]
   14c3c:	str	r5, [sp, #12]
   14c40:	str	ip, [sp]
   14c44:	mov	r6, r0
   14c48:	bl	12cf0 <ftello64@plt+0x1a90>
   14c4c:	ldr	r3, [sp, #24]
   14c50:	mov	r0, r6
   14c54:	str	r3, [r7]
   14c58:	add	sp, sp, #44	; 0x2c
   14c5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c60:	mov	r3, #8
   14c64:	str	r3, [sp]
   14c68:	add	r1, sp, #36	; 0x24
   14c6c:	rsb	r2, r2, #1
   14c70:	mvn	r3, #-2147483648	; 0x80000000
   14c74:	mov	r0, #0
   14c78:	bl	18b30 <ftello64@plt+0x78d0>
   14c7c:	mov	r5, r0
   14c80:	ldm	r6, {r0, r1}
   14c84:	str	r5, [r4]
   14c88:	stm	r5, {r0, r1}
   14c8c:	b	14b70 <ftello64@plt+0x3910>
   14c90:	andeq	lr, r2, r8, lsr #2
   14c94:	muleq	r2, ip, r1
   14c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c9c:	sub	sp, sp, #132	; 0x84
   14ca0:	mov	r5, r1
   14ca4:	mov	r4, r0
   14ca8:	mov	r9, r2
   14cac:	add	r0, sp, #80	; 0x50
   14cb0:	mov	r2, #48	; 0x30
   14cb4:	mov	r1, #0
   14cb8:	bl	11170 <memset@plt>
   14cbc:	cmp	r5, #10
   14cc0:	beq	14e78 <ftello64@plt+0x3c18>
   14cc4:	add	lr, sp, #80	; 0x50
   14cc8:	str	r5, [sp, #80]	; 0x50
   14ccc:	ldm	lr!, {r0, r1, r2, r3}
   14cd0:	add	ip, sp, #32
   14cd4:	ldr	r6, [pc, #416]	; 14e7c <ftello64@plt+0x3c1c>
   14cd8:	stmia	ip!, {r0, r1, r2, r3}
   14cdc:	ldm	lr!, {r0, r1, r2, r3}
   14ce0:	stmia	ip!, {r0, r1, r2, r3}
   14ce4:	ldm	lr, {r0, r1, r2, r3}
   14ce8:	stm	ip, {r0, r1, r2, r3}
   14cec:	bl	1114c <__errno_location@plt>
   14cf0:	cmn	r4, #-2147483647	; 0x80000001
   14cf4:	ldr	r5, [r6]
   14cf8:	mov	r7, r0
   14cfc:	movne	r0, #0
   14d00:	moveq	r0, #1
   14d04:	ldr	r3, [r7]
   14d08:	orrs	r0, r0, r4, lsr #31
   14d0c:	str	r3, [sp, #24]
   14d10:	bne	14e78 <ftello64@plt+0x3c18>
   14d14:	ldr	r2, [r6, #4]
   14d18:	cmp	r4, r2
   14d1c:	blt	14d7c <ftello64@plt+0x3b1c>
   14d20:	add	r8, r6, #8
   14d24:	cmp	r5, r8
   14d28:	str	r2, [sp, #80]	; 0x50
   14d2c:	beq	14e48 <ftello64@plt+0x3be8>
   14d30:	mov	r3, #8
   14d34:	sub	r2, r4, r2
   14d38:	mov	r0, r5
   14d3c:	str	r3, [sp]
   14d40:	add	r2, r2, #1
   14d44:	add	r1, sp, #80	; 0x50
   14d48:	mvn	r3, #-2147483648	; 0x80000000
   14d4c:	bl	18b30 <ftello64@plt+0x78d0>
   14d50:	mov	r5, r0
   14d54:	str	r0, [r6]
   14d58:	ldr	r0, [r6, #4]
   14d5c:	ldr	r2, [sp, #80]	; 0x50
   14d60:	mov	r1, #0
   14d64:	sub	r2, r2, r0
   14d68:	add	r0, r5, r0, lsl #3
   14d6c:	lsl	r2, r2, #3
   14d70:	bl	11170 <memset@plt>
   14d74:	ldr	r3, [sp, #80]	; 0x50
   14d78:	str	r3, [r6, #4]
   14d7c:	add	fp, r5, r4, lsl #3
   14d80:	ldr	r1, [sp, #36]	; 0x24
   14d84:	ldr	r8, [r5, r4, lsl #3]
   14d88:	ldr	r6, [fp, #4]
   14d8c:	ldr	r2, [sp, #72]	; 0x48
   14d90:	ldr	r3, [sp, #32]
   14d94:	ldr	ip, [sp, #76]	; 0x4c
   14d98:	orr	r1, r1, #1
   14d9c:	add	sl, sp, #40	; 0x28
   14da0:	str	r1, [sp, #28]
   14da4:	str	r1, [sp, #4]
   14da8:	str	r2, [sp, #12]
   14dac:	str	r3, [sp]
   14db0:	mov	r0, r6
   14db4:	mov	r1, r8
   14db8:	str	ip, [sp, #16]
   14dbc:	str	sl, [sp, #8]
   14dc0:	mvn	r3, #0
   14dc4:	mov	r2, r9
   14dc8:	bl	12cf0 <ftello64@plt+0x1a90>
   14dcc:	cmp	r8, r0
   14dd0:	bhi	14e34 <ftello64@plt+0x3bd4>
   14dd4:	ldr	r3, [pc, #164]	; 14e80 <ftello64@plt+0x3c20>
   14dd8:	add	r8, r0, #1
   14ddc:	cmp	r6, r3
   14de0:	str	r8, [r5, r4, lsl #3]
   14de4:	beq	14df0 <ftello64@plt+0x3b90>
   14de8:	mov	r0, r6
   14dec:	bl	1a1a0 <ftello64@plt+0x8f40>
   14df0:	mov	r0, r8
   14df4:	bl	18914 <ftello64@plt+0x76b4>
   14df8:	ldr	lr, [sp, #76]	; 0x4c
   14dfc:	ldr	r3, [sp, #32]
   14e00:	ldr	ip, [sp, #72]	; 0x48
   14e04:	ldr	r4, [sp, #28]
   14e08:	mov	r2, r9
   14e0c:	mov	r1, r8
   14e10:	str	r0, [fp, #4]
   14e14:	str	r3, [sp]
   14e18:	str	sl, [sp, #8]
   14e1c:	str	r4, [sp, #4]
   14e20:	str	lr, [sp, #16]
   14e24:	str	ip, [sp, #12]
   14e28:	mvn	r3, #0
   14e2c:	mov	r6, r0
   14e30:	bl	12cf0 <ftello64@plt+0x1a90>
   14e34:	ldr	r3, [sp, #24]
   14e38:	mov	r0, r6
   14e3c:	str	r3, [r7]
   14e40:	add	sp, sp, #132	; 0x84
   14e44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e48:	mov	r3, #8
   14e4c:	sub	r2, r4, r2
   14e50:	add	r1, sp, #80	; 0x50
   14e54:	str	r3, [sp]
   14e58:	add	r2, r2, #1
   14e5c:	mvn	r3, #-2147483648	; 0x80000000
   14e60:	bl	18b30 <ftello64@plt+0x78d0>
   14e64:	mov	r5, r0
   14e68:	ldm	r8, {r0, r1}
   14e6c:	str	r5, [r6]
   14e70:	stm	r5, {r0, r1}
   14e74:	b	14d58 <ftello64@plt+0x3af8>
   14e78:	bl	1123c <abort@plt>
   14e7c:	andeq	lr, r2, r8, lsr #2
   14e80:	andeq	lr, r2, ip, asr #3
   14e84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e88:	sub	sp, sp, #132	; 0x84
   14e8c:	mov	r5, r1
   14e90:	mov	r4, r0
   14e94:	mov	r9, r2
   14e98:	add	r0, sp, #80	; 0x50
   14e9c:	mov	r2, #48	; 0x30
   14ea0:	mov	r1, #0
   14ea4:	mov	sl, r3
   14ea8:	bl	11170 <memset@plt>
   14eac:	cmp	r5, #10
   14eb0:	beq	1506c <ftello64@plt+0x3e0c>
   14eb4:	add	lr, sp, #80	; 0x50
   14eb8:	str	r5, [sp, #80]	; 0x50
   14ebc:	ldm	lr!, {r0, r1, r2, r3}
   14ec0:	add	ip, sp, #32
   14ec4:	ldr	r6, [pc, #420]	; 15070 <ftello64@plt+0x3e10>
   14ec8:	stmia	ip!, {r0, r1, r2, r3}
   14ecc:	ldm	lr!, {r0, r1, r2, r3}
   14ed0:	stmia	ip!, {r0, r1, r2, r3}
   14ed4:	ldm	lr, {r0, r1, r2, r3}
   14ed8:	stm	ip, {r0, r1, r2, r3}
   14edc:	bl	1114c <__errno_location@plt>
   14ee0:	cmn	r4, #-2147483647	; 0x80000001
   14ee4:	ldr	r5, [r6]
   14ee8:	mov	r7, r0
   14eec:	movne	r0, #0
   14ef0:	moveq	r0, #1
   14ef4:	ldr	r3, [r7]
   14ef8:	orrs	r0, r0, r4, lsr #31
   14efc:	str	r3, [sp, #24]
   14f00:	bne	1506c <ftello64@plt+0x3e0c>
   14f04:	ldr	r2, [r6, #4]
   14f08:	cmp	r4, r2
   14f0c:	blt	14f6c <ftello64@plt+0x3d0c>
   14f10:	add	r8, r6, #8
   14f14:	cmp	r5, r8
   14f18:	str	r2, [sp, #80]	; 0x50
   14f1c:	beq	1503c <ftello64@plt+0x3ddc>
   14f20:	mov	r3, #8
   14f24:	sub	r2, r4, r2
   14f28:	mov	r0, r5
   14f2c:	str	r3, [sp]
   14f30:	add	r2, r2, #1
   14f34:	add	r1, sp, #80	; 0x50
   14f38:	mvn	r3, #-2147483648	; 0x80000000
   14f3c:	bl	18b30 <ftello64@plt+0x78d0>
   14f40:	mov	r5, r0
   14f44:	str	r0, [r6]
   14f48:	ldr	r0, [r6, #4]
   14f4c:	ldr	r2, [sp, #80]	; 0x50
   14f50:	mov	r1, #0
   14f54:	sub	r2, r2, r0
   14f58:	add	r0, r5, r0, lsl #3
   14f5c:	lsl	r2, r2, #3
   14f60:	bl	11170 <memset@plt>
   14f64:	ldr	r3, [sp, #80]	; 0x50
   14f68:	str	r3, [r6, #4]
   14f6c:	add	fp, r5, r4, lsl #3
   14f70:	ldr	r3, [sp, #32]
   14f74:	ldr	r1, [sp, #36]	; 0x24
   14f78:	ldr	r8, [r5, r4, lsl #3]
   14f7c:	ldr	r6, [fp, #4]
   14f80:	ldr	r2, [sp, #72]	; 0x48
   14f84:	ldr	ip, [sp, #76]	; 0x4c
   14f88:	orr	r1, r1, #1
   14f8c:	str	r3, [sp]
   14f90:	add	r3, sp, #40	; 0x28
   14f94:	str	r1, [sp, #28]
   14f98:	str	r1, [sp, #4]
   14f9c:	str	r2, [sp, #12]
   14fa0:	str	r3, [sp, #8]
   14fa4:	mov	r0, r6
   14fa8:	mov	r1, r8
   14fac:	str	ip, [sp, #16]
   14fb0:	mov	r3, sl
   14fb4:	mov	r2, r9
   14fb8:	bl	12cf0 <ftello64@plt+0x1a90>
   14fbc:	cmp	r8, r0
   14fc0:	bhi	15028 <ftello64@plt+0x3dc8>
   14fc4:	ldr	r3, [pc, #168]	; 15074 <ftello64@plt+0x3e14>
   14fc8:	add	r8, r0, #1
   14fcc:	cmp	r6, r3
   14fd0:	str	r8, [r5, r4, lsl #3]
   14fd4:	beq	14fe0 <ftello64@plt+0x3d80>
   14fd8:	mov	r0, r6
   14fdc:	bl	1a1a0 <ftello64@plt+0x8f40>
   14fe0:	mov	r0, r8
   14fe4:	bl	18914 <ftello64@plt+0x76b4>
   14fe8:	add	lr, sp, #40	; 0x28
   14fec:	ldr	ip, [sp, #76]	; 0x4c
   14ff0:	ldr	r4, [sp, #72]	; 0x48
   14ff4:	ldr	r5, [sp, #28]
   14ff8:	mov	r3, sl
   14ffc:	mov	r2, r9
   15000:	mov	r1, r8
   15004:	str	r0, [fp, #4]
   15008:	str	lr, [sp, #8]
   1500c:	ldr	lr, [sp, #32]
   15010:	str	r5, [sp, #4]
   15014:	str	ip, [sp, #16]
   15018:	str	r4, [sp, #12]
   1501c:	str	lr, [sp]
   15020:	mov	r6, r0
   15024:	bl	12cf0 <ftello64@plt+0x1a90>
   15028:	ldr	r3, [sp, #24]
   1502c:	mov	r0, r6
   15030:	str	r3, [r7]
   15034:	add	sp, sp, #132	; 0x84
   15038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1503c:	mov	r3, #8
   15040:	sub	r2, r4, r2
   15044:	add	r1, sp, #80	; 0x50
   15048:	str	r3, [sp]
   1504c:	add	r2, r2, #1
   15050:	mvn	r3, #-2147483648	; 0x80000000
   15054:	bl	18b30 <ftello64@plt+0x78d0>
   15058:	mov	r5, r0
   1505c:	ldm	r8, {r0, r1}
   15060:	str	r5, [r6]
   15064:	stm	r5, {r0, r1}
   15068:	b	14f48 <ftello64@plt+0x3ce8>
   1506c:	bl	1123c <abort@plt>
   15070:	andeq	lr, r2, r8, lsr #2
   15074:	andeq	lr, r2, ip, asr #3
   15078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1507c:	sub	sp, sp, #124	; 0x7c
   15080:	mov	r4, r0
   15084:	mov	r9, r1
   15088:	add	r0, sp, #72	; 0x48
   1508c:	mov	r2, #48	; 0x30
   15090:	mov	r1, #0
   15094:	bl	11170 <memset@plt>
   15098:	cmp	r4, #10
   1509c:	beq	15228 <ftello64@plt+0x3fc8>
   150a0:	add	lr, sp, #72	; 0x48
   150a4:	str	r4, [sp, #72]	; 0x48
   150a8:	ldm	lr!, {r0, r1, r2, r3}
   150ac:	add	ip, sp, #24
   150b0:	ldr	r5, [pc, #372]	; 1522c <ftello64@plt+0x3fcc>
   150b4:	stmia	ip!, {r0, r1, r2, r3}
   150b8:	ldm	lr!, {r0, r1, r2, r3}
   150bc:	stmia	ip!, {r0, r1, r2, r3}
   150c0:	ldm	lr, {r0, r1, r2, r3}
   150c4:	stm	ip, {r0, r1, r2, r3}
   150c8:	bl	1114c <__errno_location@plt>
   150cc:	ldr	r2, [r5, #4]
   150d0:	ldr	r4, [r5]
   150d4:	cmp	r2, #0
   150d8:	mov	r7, r0
   150dc:	ldr	fp, [r0]
   150e0:	bgt	1513c <ftello64@plt+0x3edc>
   150e4:	add	r6, r5, #8
   150e8:	cmp	r4, r6
   150ec:	str	r2, [sp, #72]	; 0x48
   150f0:	beq	151f8 <ftello64@plt+0x3f98>
   150f4:	mov	r3, #8
   150f8:	mov	r0, r4
   150fc:	str	r3, [sp]
   15100:	rsb	r2, r2, #1
   15104:	add	r1, sp, #72	; 0x48
   15108:	mvn	r3, #-2147483648	; 0x80000000
   1510c:	bl	18b30 <ftello64@plt+0x78d0>
   15110:	mov	r4, r0
   15114:	str	r0, [r5]
   15118:	ldr	r0, [r5, #4]
   1511c:	ldr	r2, [sp, #72]	; 0x48
   15120:	mov	r1, #0
   15124:	sub	r2, r2, r0
   15128:	add	r0, r4, r0, lsl #3
   1512c:	lsl	r2, r2, #3
   15130:	bl	11170 <memset@plt>
   15134:	ldr	r3, [sp, #72]	; 0x48
   15138:	str	r3, [r5, #4]
   1513c:	ldr	r6, [sp, #28]
   15140:	ldr	r8, [r4]
   15144:	ldr	r5, [r4, #4]
   15148:	ldr	r2, [sp, #64]	; 0x40
   1514c:	ldr	r3, [sp, #24]
   15150:	ldr	ip, [sp, #68]	; 0x44
   15154:	orr	r6, r6, #1
   15158:	add	sl, sp, #32
   1515c:	str	r2, [sp, #12]
   15160:	str	r3, [sp]
   15164:	str	r6, [sp, #4]
   15168:	mov	r1, r8
   1516c:	mov	r0, r5
   15170:	str	ip, [sp, #16]
   15174:	str	sl, [sp, #8]
   15178:	mvn	r3, #0
   1517c:	mov	r2, r9
   15180:	bl	12cf0 <ftello64@plt+0x1a90>
   15184:	cmp	r8, r0
   15188:	bhi	151e8 <ftello64@plt+0x3f88>
   1518c:	ldr	r3, [pc, #156]	; 15230 <ftello64@plt+0x3fd0>
   15190:	add	r8, r0, #1
   15194:	cmp	r5, r3
   15198:	str	r8, [r4]
   1519c:	beq	151a8 <ftello64@plt+0x3f48>
   151a0:	mov	r0, r5
   151a4:	bl	1a1a0 <ftello64@plt+0x8f40>
   151a8:	mov	r0, r8
   151ac:	bl	18914 <ftello64@plt+0x76b4>
   151b0:	ldr	lr, [sp, #68]	; 0x44
   151b4:	ldr	r3, [sp, #24]
   151b8:	ldr	ip, [sp, #64]	; 0x40
   151bc:	mov	r2, r9
   151c0:	mov	r1, r8
   151c4:	str	r0, [r4, #4]
   151c8:	str	r3, [sp]
   151cc:	str	sl, [sp, #8]
   151d0:	str	r6, [sp, #4]
   151d4:	str	lr, [sp, #16]
   151d8:	str	ip, [sp, #12]
   151dc:	mvn	r3, #0
   151e0:	mov	r5, r0
   151e4:	bl	12cf0 <ftello64@plt+0x1a90>
   151e8:	mov	r0, r5
   151ec:	str	fp, [r7]
   151f0:	add	sp, sp, #124	; 0x7c
   151f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151f8:	mov	r3, #8
   151fc:	add	r1, sp, #72	; 0x48
   15200:	str	r3, [sp]
   15204:	rsb	r2, r2, #1
   15208:	mvn	r3, #-2147483648	; 0x80000000
   1520c:	mov	r0, #0
   15210:	bl	18b30 <ftello64@plt+0x78d0>
   15214:	mov	r4, r0
   15218:	ldm	r6, {r0, r1}
   1521c:	str	r4, [r5]
   15220:	stm	r4, {r0, r1}
   15224:	b	15118 <ftello64@plt+0x3eb8>
   15228:	bl	1123c <abort@plt>
   1522c:	andeq	lr, r2, r8, lsr #2
   15230:	andeq	lr, r2, ip, asr #3
   15234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15238:	sub	sp, sp, #132	; 0x84
   1523c:	mov	r4, r0
   15240:	mov	r9, r1
   15244:	mov	sl, r2
   15248:	add	r0, sp, #80	; 0x50
   1524c:	mov	r2, #48	; 0x30
   15250:	mov	r1, #0
   15254:	bl	11170 <memset@plt>
   15258:	cmp	r4, #10
   1525c:	beq	153f0 <ftello64@plt+0x4190>
   15260:	add	lr, sp, #80	; 0x50
   15264:	str	r4, [sp, #80]	; 0x50
   15268:	ldm	lr!, {r0, r1, r2, r3}
   1526c:	add	ip, sp, #32
   15270:	ldr	r5, [pc, #380]	; 153f4 <ftello64@plt+0x4194>
   15274:	stmia	ip!, {r0, r1, r2, r3}
   15278:	ldm	lr!, {r0, r1, r2, r3}
   1527c:	stmia	ip!, {r0, r1, r2, r3}
   15280:	ldm	lr, {r0, r1, r2, r3}
   15284:	stm	ip, {r0, r1, r2, r3}
   15288:	bl	1114c <__errno_location@plt>
   1528c:	ldr	r2, [r5, #4]
   15290:	ldr	r4, [r5]
   15294:	cmp	r2, #0
   15298:	ldr	r3, [r0]
   1529c:	mov	r7, r0
   152a0:	str	r3, [sp, #28]
   152a4:	bgt	15300 <ftello64@plt+0x40a0>
   152a8:	add	r6, r5, #8
   152ac:	cmp	r4, r6
   152b0:	str	r2, [sp, #80]	; 0x50
   152b4:	beq	153c0 <ftello64@plt+0x4160>
   152b8:	mov	r3, #8
   152bc:	mov	r0, r4
   152c0:	str	r3, [sp]
   152c4:	rsb	r2, r2, #1
   152c8:	add	r1, sp, #80	; 0x50
   152cc:	mvn	r3, #-2147483648	; 0x80000000
   152d0:	bl	18b30 <ftello64@plt+0x78d0>
   152d4:	mov	r4, r0
   152d8:	str	r0, [r5]
   152dc:	ldr	r0, [r5, #4]
   152e0:	ldr	r2, [sp, #80]	; 0x50
   152e4:	mov	r1, #0
   152e8:	sub	r2, r2, r0
   152ec:	add	r0, r4, r0, lsl #3
   152f0:	lsl	r2, r2, #3
   152f4:	bl	11170 <memset@plt>
   152f8:	ldr	r3, [sp, #80]	; 0x50
   152fc:	str	r3, [r5, #4]
   15300:	ldr	r6, [sp, #36]	; 0x24
   15304:	ldr	r8, [r4]
   15308:	ldr	r5, [r4, #4]
   1530c:	ldr	r2, [sp, #72]	; 0x48
   15310:	ldr	r3, [sp, #32]
   15314:	ldr	ip, [sp, #76]	; 0x4c
   15318:	orr	r6, r6, #1
   1531c:	add	fp, sp, #40	; 0x28
   15320:	str	r2, [sp, #12]
   15324:	str	r3, [sp]
   15328:	str	r6, [sp, #4]
   1532c:	mov	r1, r8
   15330:	mov	r0, r5
   15334:	str	ip, [sp, #16]
   15338:	str	fp, [sp, #8]
   1533c:	mov	r3, sl
   15340:	mov	r2, r9
   15344:	bl	12cf0 <ftello64@plt+0x1a90>
   15348:	cmp	r8, r0
   1534c:	bhi	153ac <ftello64@plt+0x414c>
   15350:	ldr	r3, [pc, #160]	; 153f8 <ftello64@plt+0x4198>
   15354:	add	r8, r0, #1
   15358:	cmp	r5, r3
   1535c:	str	r8, [r4]
   15360:	beq	1536c <ftello64@plt+0x410c>
   15364:	mov	r0, r5
   15368:	bl	1a1a0 <ftello64@plt+0x8f40>
   1536c:	mov	r0, r8
   15370:	bl	18914 <ftello64@plt+0x76b4>
   15374:	ldr	ip, [sp, #76]	; 0x4c
   15378:	ldr	lr, [sp, #32]
   1537c:	mov	r3, sl
   15380:	mov	r2, r9
   15384:	mov	r1, r8
   15388:	str	r0, [r4, #4]
   1538c:	ldr	r4, [sp, #72]	; 0x48
   15390:	str	fp, [sp, #8]
   15394:	str	r6, [sp, #4]
   15398:	str	ip, [sp, #16]
   1539c:	str	r4, [sp, #12]
   153a0:	str	lr, [sp]
   153a4:	mov	r5, r0
   153a8:	bl	12cf0 <ftello64@plt+0x1a90>
   153ac:	ldr	r3, [sp, #28]
   153b0:	mov	r0, r5
   153b4:	str	r3, [r7]
   153b8:	add	sp, sp, #132	; 0x84
   153bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153c0:	mov	r3, #8
   153c4:	add	r1, sp, #80	; 0x50
   153c8:	str	r3, [sp]
   153cc:	rsb	r2, r2, #1
   153d0:	mvn	r3, #-2147483648	; 0x80000000
   153d4:	mov	r0, #0
   153d8:	bl	18b30 <ftello64@plt+0x78d0>
   153dc:	mov	r4, r0
   153e0:	ldm	r6, {r0, r1}
   153e4:	str	r4, [r5]
   153e8:	stm	r4, {r0, r1}
   153ec:	b	152dc <ftello64@plt+0x407c>
   153f0:	bl	1123c <abort@plt>
   153f4:	andeq	lr, r2, r8, lsr #2
   153f8:	andeq	lr, r2, ip, asr #3
   153fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15400:	mov	r4, r2
   15404:	ldr	lr, [pc, #432]	; 155bc <ftello64@plt+0x435c>
   15408:	mov	sl, r0
   1540c:	mov	fp, r1
   15410:	ldm	lr!, {r0, r1, r2, r3}
   15414:	sub	sp, sp, #92	; 0x5c
   15418:	add	ip, sp, #40	; 0x28
   1541c:	lsr	r7, r4, #5
   15420:	stmia	ip!, {r0, r1, r2, r3}
   15424:	add	r6, sp, #48	; 0x30
   15428:	ldm	lr!, {r0, r1, r2, r3}
   1542c:	and	r4, r4, #31
   15430:	ldr	r5, [pc, #392]	; 155c0 <ftello64@plt+0x4360>
   15434:	stmia	ip!, {r0, r1, r2, r3}
   15438:	ldm	lr, {r0, r1, r2, r3}
   1543c:	stm	ip, {r0, r1, r2, r3}
   15440:	ldr	r2, [r6, r7, lsl #2]
   15444:	lsr	r3, r2, r4
   15448:	eor	r3, r3, #1
   1544c:	and	r3, r3, #1
   15450:	eor	r4, r2, r3, lsl r4
   15454:	str	r4, [r6, r7, lsl #2]
   15458:	bl	1114c <__errno_location@plt>
   1545c:	ldr	r2, [r5, #4]
   15460:	ldr	r4, [r5]
   15464:	cmp	r2, #0
   15468:	ldr	r3, [r0]
   1546c:	mov	r8, r0
   15470:	str	r3, [sp, #28]
   15474:	bgt	154d0 <ftello64@plt+0x4270>
   15478:	add	r7, r5, #8
   1547c:	cmp	r4, r7
   15480:	str	r2, [sp, #36]	; 0x24
   15484:	beq	1558c <ftello64@plt+0x432c>
   15488:	mov	r3, #8
   1548c:	mov	r0, r4
   15490:	str	r3, [sp]
   15494:	rsb	r2, r2, #1
   15498:	mvn	r3, #-2147483648	; 0x80000000
   1549c:	add	r1, sp, #36	; 0x24
   154a0:	bl	18b30 <ftello64@plt+0x78d0>
   154a4:	mov	r4, r0
   154a8:	str	r0, [r5]
   154ac:	ldr	r0, [r5, #4]
   154b0:	ldr	r2, [sp, #36]	; 0x24
   154b4:	mov	r1, #0
   154b8:	sub	r2, r2, r0
   154bc:	add	r0, r4, r0, lsl #3
   154c0:	lsl	r2, r2, #3
   154c4:	bl	11170 <memset@plt>
   154c8:	ldr	r3, [sp, #36]	; 0x24
   154cc:	str	r3, [r5, #4]
   154d0:	ldr	r7, [sp, #44]	; 0x2c
   154d4:	ldr	r9, [r4]
   154d8:	ldr	r5, [r4, #4]
   154dc:	ldr	r2, [sp, #80]	; 0x50
   154e0:	ldr	r3, [sp, #40]	; 0x28
   154e4:	ldr	ip, [sp, #84]	; 0x54
   154e8:	orr	r7, r7, #1
   154ec:	str	r2, [sp, #12]
   154f0:	str	r3, [sp]
   154f4:	str	r7, [sp, #4]
   154f8:	str	r6, [sp, #8]
   154fc:	mov	r1, r9
   15500:	mov	r0, r5
   15504:	str	ip, [sp, #16]
   15508:	mov	r3, fp
   1550c:	mov	r2, sl
   15510:	bl	12cf0 <ftello64@plt+0x1a90>
   15514:	cmp	r9, r0
   15518:	bhi	15578 <ftello64@plt+0x4318>
   1551c:	ldr	r3, [pc, #160]	; 155c4 <ftello64@plt+0x4364>
   15520:	add	r9, r0, #1
   15524:	cmp	r5, r3
   15528:	str	r9, [r4]
   1552c:	beq	15538 <ftello64@plt+0x42d8>
   15530:	mov	r0, r5
   15534:	bl	1a1a0 <ftello64@plt+0x8f40>
   15538:	mov	r0, r9
   1553c:	bl	18914 <ftello64@plt+0x76b4>
   15540:	ldr	ip, [sp, #84]	; 0x54
   15544:	ldr	lr, [sp, #40]	; 0x28
   15548:	mov	r3, fp
   1554c:	mov	r2, sl
   15550:	mov	r1, r9
   15554:	str	r0, [r4, #4]
   15558:	ldr	r4, [sp, #80]	; 0x50
   1555c:	str	r6, [sp, #8]
   15560:	str	r7, [sp, #4]
   15564:	str	ip, [sp, #16]
   15568:	str	r4, [sp, #12]
   1556c:	str	lr, [sp]
   15570:	mov	r5, r0
   15574:	bl	12cf0 <ftello64@plt+0x1a90>
   15578:	ldr	r3, [sp, #28]
   1557c:	mov	r0, r5
   15580:	str	r3, [r8]
   15584:	add	sp, sp, #92	; 0x5c
   15588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1558c:	mov	r3, #8
   15590:	str	r3, [sp]
   15594:	add	r1, sp, #36	; 0x24
   15598:	rsb	r2, r2, #1
   1559c:	mvn	r3, #-2147483648	; 0x80000000
   155a0:	mov	r0, #0
   155a4:	bl	18b30 <ftello64@plt+0x78d0>
   155a8:	mov	r4, r0
   155ac:	ldm	r7, {r0, r1}
   155b0:	str	r4, [r5]
   155b4:	stm	r4, {r0, r1}
   155b8:	b	154ac <ftello64@plt+0x424c>
   155bc:	muleq	r2, ip, r1
   155c0:	andeq	lr, r2, r8, lsr #2
   155c4:	andeq	lr, r2, ip, asr #3
   155c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155cc:	mov	r4, r1
   155d0:	ldr	lr, [pc, #420]	; 1577c <ftello64@plt+0x451c>
   155d4:	mov	r6, r0
   155d8:	sub	sp, sp, #84	; 0x54
   155dc:	ldm	lr!, {r0, r1, r2, r3}
   155e0:	add	ip, sp, #32
   155e4:	lsr	r8, r4, #5
   155e8:	add	r5, sp, #40	; 0x28
   155ec:	stmia	ip!, {r0, r1, r2, r3}
   155f0:	and	r4, r4, #31
   155f4:	ldm	lr!, {r0, r1, r2, r3}
   155f8:	ldr	r7, [pc, #384]	; 15780 <ftello64@plt+0x4520>
   155fc:	stmia	ip!, {r0, r1, r2, r3}
   15600:	ldm	lr, {r0, r1, r2, r3}
   15604:	stm	ip, {r0, r1, r2, r3}
   15608:	ldr	r2, [r5, r8, lsl #2]
   1560c:	lsr	r3, r2, r4
   15610:	eor	r3, r3, #1
   15614:	and	r3, r3, #1
   15618:	eor	r4, r2, r3, lsl r4
   1561c:	str	r4, [r5, r8, lsl #2]
   15620:	bl	1114c <__errno_location@plt>
   15624:	ldr	r2, [r7, #4]
   15628:	ldr	r4, [r7]
   1562c:	cmp	r2, #0
   15630:	mov	r9, r0
   15634:	ldr	sl, [r0]
   15638:	bgt	15694 <ftello64@plt+0x4434>
   1563c:	add	r8, r7, #8
   15640:	cmp	r4, r8
   15644:	str	r2, [sp, #28]
   15648:	beq	1574c <ftello64@plt+0x44ec>
   1564c:	mov	r3, #8
   15650:	mov	r0, r4
   15654:	str	r3, [sp]
   15658:	rsb	r2, r2, #1
   1565c:	mvn	r3, #-2147483648	; 0x80000000
   15660:	add	r1, sp, #28
   15664:	bl	18b30 <ftello64@plt+0x78d0>
   15668:	mov	r4, r0
   1566c:	str	r0, [r7]
   15670:	ldr	r0, [r7, #4]
   15674:	ldr	r2, [sp, #28]
   15678:	mov	r1, #0
   1567c:	sub	r2, r2, r0
   15680:	add	r0, r4, r0, lsl #3
   15684:	lsl	r2, r2, #3
   15688:	bl	11170 <memset@plt>
   1568c:	ldr	r3, [sp, #28]
   15690:	str	r3, [r7, #4]
   15694:	ldr	r8, [sp, #36]	; 0x24
   15698:	ldr	fp, [r4]
   1569c:	ldr	r7, [r4, #4]
   156a0:	ldr	r2, [sp, #72]	; 0x48
   156a4:	ldr	r3, [sp, #32]
   156a8:	ldr	ip, [sp, #76]	; 0x4c
   156ac:	orr	r8, r8, #1
   156b0:	str	r2, [sp, #12]
   156b4:	str	r3, [sp]
   156b8:	str	r8, [sp, #4]
   156bc:	str	r5, [sp, #8]
   156c0:	mov	r1, fp
   156c4:	mov	r0, r7
   156c8:	str	ip, [sp, #16]
   156cc:	mvn	r3, #0
   156d0:	mov	r2, r6
   156d4:	bl	12cf0 <ftello64@plt+0x1a90>
   156d8:	cmp	fp, r0
   156dc:	bhi	1573c <ftello64@plt+0x44dc>
   156e0:	ldr	r3, [pc, #156]	; 15784 <ftello64@plt+0x4524>
   156e4:	add	fp, r0, #1
   156e8:	cmp	r7, r3
   156ec:	str	fp, [r4]
   156f0:	beq	156fc <ftello64@plt+0x449c>
   156f4:	mov	r0, r7
   156f8:	bl	1a1a0 <ftello64@plt+0x8f40>
   156fc:	mov	r0, fp
   15700:	bl	18914 <ftello64@plt+0x76b4>
   15704:	ldr	lr, [sp, #76]	; 0x4c
   15708:	ldr	r3, [sp, #32]
   1570c:	ldr	ip, [sp, #72]	; 0x48
   15710:	mov	r2, r6
   15714:	mov	r1, fp
   15718:	str	r0, [r4, #4]
   1571c:	str	r3, [sp]
   15720:	str	r5, [sp, #8]
   15724:	str	r8, [sp, #4]
   15728:	str	lr, [sp, #16]
   1572c:	str	ip, [sp, #12]
   15730:	mvn	r3, #0
   15734:	mov	r7, r0
   15738:	bl	12cf0 <ftello64@plt+0x1a90>
   1573c:	mov	r0, r7
   15740:	str	sl, [r9]
   15744:	add	sp, sp, #84	; 0x54
   15748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1574c:	mov	r3, #8
   15750:	str	r3, [sp]
   15754:	add	r1, sp, #28
   15758:	rsb	r2, r2, #1
   1575c:	mvn	r3, #-2147483648	; 0x80000000
   15760:	mov	r0, #0
   15764:	bl	18b30 <ftello64@plt+0x78d0>
   15768:	mov	r4, r0
   1576c:	ldm	r8, {r0, r1}
   15770:	str	r4, [r7]
   15774:	stm	r4, {r0, r1}
   15778:	b	15670 <ftello64@plt+0x4410>
   1577c:	muleq	r2, ip, r1
   15780:	andeq	lr, r2, r8, lsr #2
   15784:	andeq	lr, r2, ip, asr #3
   15788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1578c:	mov	r6, r0
   15790:	ldr	lr, [pc, #404]	; 1592c <ftello64@plt+0x46cc>
   15794:	sub	sp, sp, #84	; 0x54
   15798:	add	ip, sp, #32
   1579c:	ldm	lr!, {r0, r1, r2, r3}
   157a0:	ldr	r5, [pc, #392]	; 15930 <ftello64@plt+0x46d0>
   157a4:	stmia	ip!, {r0, r1, r2, r3}
   157a8:	ldm	lr!, {r0, r1, r2, r3}
   157ac:	ldr	r4, [sp, #44]	; 0x2c
   157b0:	stmia	ip!, {r0, r1, r2, r3}
   157b4:	ldm	lr, {r0, r1, r2, r3}
   157b8:	mvn	lr, r4
   157bc:	and	lr, lr, #67108864	; 0x4000000
   157c0:	eor	lr, lr, r4
   157c4:	stm	ip, {r0, r1, r2, r3}
   157c8:	str	lr, [sp, #44]	; 0x2c
   157cc:	bl	1114c <__errno_location@plt>
   157d0:	ldr	r2, [r5, #4]
   157d4:	ldr	r4, [r5]
   157d8:	cmp	r2, #0
   157dc:	mov	r8, r0
   157e0:	ldr	sl, [r0]
   157e4:	bgt	15840 <ftello64@plt+0x45e0>
   157e8:	add	r7, r5, #8
   157ec:	cmp	r4, r7
   157f0:	str	r2, [sp, #28]
   157f4:	beq	158fc <ftello64@plt+0x469c>
   157f8:	mov	r3, #8
   157fc:	mov	r0, r4
   15800:	str	r3, [sp]
   15804:	rsb	r2, r2, #1
   15808:	mvn	r3, #-2147483648	; 0x80000000
   1580c:	add	r1, sp, #28
   15810:	bl	18b30 <ftello64@plt+0x78d0>
   15814:	mov	r4, r0
   15818:	str	r0, [r5]
   1581c:	ldr	r0, [r5, #4]
   15820:	ldr	r2, [sp, #28]
   15824:	mov	r1, #0
   15828:	sub	r2, r2, r0
   1582c:	add	r0, r4, r0, lsl #3
   15830:	lsl	r2, r2, #3
   15834:	bl	11170 <memset@plt>
   15838:	ldr	r3, [sp, #28]
   1583c:	str	r3, [r5, #4]
   15840:	ldr	r7, [sp, #36]	; 0x24
   15844:	ldr	r9, [r4]
   15848:	ldr	r5, [r4, #4]
   1584c:	ldr	r2, [sp, #72]	; 0x48
   15850:	ldr	r3, [sp, #32]
   15854:	ldr	ip, [sp, #76]	; 0x4c
   15858:	orr	r7, r7, #1
   1585c:	add	fp, sp, #40	; 0x28
   15860:	str	r2, [sp, #12]
   15864:	str	r3, [sp]
   15868:	str	r7, [sp, #4]
   1586c:	mov	r1, r9
   15870:	mov	r0, r5
   15874:	str	ip, [sp, #16]
   15878:	str	fp, [sp, #8]
   1587c:	mvn	r3, #0
   15880:	mov	r2, r6
   15884:	bl	12cf0 <ftello64@plt+0x1a90>
   15888:	cmp	r9, r0
   1588c:	bhi	158ec <ftello64@plt+0x468c>
   15890:	ldr	r3, [pc, #156]	; 15934 <ftello64@plt+0x46d4>
   15894:	add	r9, r0, #1
   15898:	cmp	r5, r3
   1589c:	str	r9, [r4]
   158a0:	beq	158ac <ftello64@plt+0x464c>
   158a4:	mov	r0, r5
   158a8:	bl	1a1a0 <ftello64@plt+0x8f40>
   158ac:	mov	r0, r9
   158b0:	bl	18914 <ftello64@plt+0x76b4>
   158b4:	ldr	lr, [sp, #76]	; 0x4c
   158b8:	ldr	r3, [sp, #32]
   158bc:	ldr	ip, [sp, #72]	; 0x48
   158c0:	mov	r2, r6
   158c4:	mov	r1, r9
   158c8:	str	r0, [r4, #4]
   158cc:	str	r3, [sp]
   158d0:	str	fp, [sp, #8]
   158d4:	str	r7, [sp, #4]
   158d8:	str	lr, [sp, #16]
   158dc:	str	ip, [sp, #12]
   158e0:	mvn	r3, #0
   158e4:	mov	r5, r0
   158e8:	bl	12cf0 <ftello64@plt+0x1a90>
   158ec:	mov	r0, r5
   158f0:	str	sl, [r8]
   158f4:	add	sp, sp, #84	; 0x54
   158f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158fc:	mov	r3, #8
   15900:	str	r3, [sp]
   15904:	add	r1, sp, #28
   15908:	rsb	r2, r2, #1
   1590c:	mvn	r3, #-2147483648	; 0x80000000
   15910:	mov	r0, #0
   15914:	bl	18b30 <ftello64@plt+0x78d0>
   15918:	mov	r4, r0
   1591c:	ldm	r7, {r0, r1}
   15920:	str	r4, [r5]
   15924:	stm	r4, {r0, r1}
   15928:	b	1581c <ftello64@plt+0x45bc>
   1592c:	muleq	r2, ip, r1
   15930:	andeq	lr, r2, r8, lsr #2
   15934:	andeq	lr, r2, ip, asr #3
   15938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1593c:	mov	r9, r0
   15940:	ldr	lr, [pc, #416]	; 15ae8 <ftello64@plt+0x4888>
   15944:	mov	sl, r1
   15948:	sub	sp, sp, #92	; 0x5c
   1594c:	ldm	lr!, {r0, r1, r2, r3}
   15950:	add	ip, sp, #40	; 0x28
   15954:	ldr	r5, [pc, #400]	; 15aec <ftello64@plt+0x488c>
   15958:	stmia	ip!, {r0, r1, r2, r3}
   1595c:	ldm	lr!, {r0, r1, r2, r3}
   15960:	ldr	r4, [sp, #52]	; 0x34
   15964:	stmia	ip!, {r0, r1, r2, r3}
   15968:	ldm	lr, {r0, r1, r2, r3}
   1596c:	mvn	lr, r4
   15970:	and	lr, lr, #67108864	; 0x4000000
   15974:	eor	lr, lr, r4
   15978:	stm	ip, {r0, r1, r2, r3}
   1597c:	str	lr, [sp, #52]	; 0x34
   15980:	bl	1114c <__errno_location@plt>
   15984:	ldr	r2, [r5, #4]
   15988:	ldr	r4, [r5]
   1598c:	cmp	r2, #0
   15990:	ldr	r3, [r0]
   15994:	mov	r7, r0
   15998:	str	r3, [sp, #28]
   1599c:	bgt	159f8 <ftello64@plt+0x4798>
   159a0:	add	r6, r5, #8
   159a4:	cmp	r4, r6
   159a8:	str	r2, [sp, #36]	; 0x24
   159ac:	beq	15ab8 <ftello64@plt+0x4858>
   159b0:	mov	r3, #8
   159b4:	mov	r0, r4
   159b8:	str	r3, [sp]
   159bc:	rsb	r2, r2, #1
   159c0:	mvn	r3, #-2147483648	; 0x80000000
   159c4:	add	r1, sp, #36	; 0x24
   159c8:	bl	18b30 <ftello64@plt+0x78d0>
   159cc:	mov	r4, r0
   159d0:	str	r0, [r5]
   159d4:	ldr	r0, [r5, #4]
   159d8:	ldr	r2, [sp, #36]	; 0x24
   159dc:	mov	r1, #0
   159e0:	sub	r2, r2, r0
   159e4:	add	r0, r4, r0, lsl #3
   159e8:	lsl	r2, r2, #3
   159ec:	bl	11170 <memset@plt>
   159f0:	ldr	r3, [sp, #36]	; 0x24
   159f4:	str	r3, [r5, #4]
   159f8:	ldr	r6, [sp, #44]	; 0x2c
   159fc:	ldr	r8, [r4]
   15a00:	ldr	r5, [r4, #4]
   15a04:	ldr	r2, [sp, #80]	; 0x50
   15a08:	ldr	r3, [sp, #40]	; 0x28
   15a0c:	ldr	ip, [sp, #84]	; 0x54
   15a10:	orr	r6, r6, #1
   15a14:	add	fp, sp, #48	; 0x30
   15a18:	str	r2, [sp, #12]
   15a1c:	str	r3, [sp]
   15a20:	str	r6, [sp, #4]
   15a24:	mov	r1, r8
   15a28:	mov	r0, r5
   15a2c:	str	ip, [sp, #16]
   15a30:	str	fp, [sp, #8]
   15a34:	mov	r3, sl
   15a38:	mov	r2, r9
   15a3c:	bl	12cf0 <ftello64@plt+0x1a90>
   15a40:	cmp	r8, r0
   15a44:	bhi	15aa4 <ftello64@plt+0x4844>
   15a48:	ldr	r3, [pc, #160]	; 15af0 <ftello64@plt+0x4890>
   15a4c:	add	r8, r0, #1
   15a50:	cmp	r5, r3
   15a54:	str	r8, [r4]
   15a58:	beq	15a64 <ftello64@plt+0x4804>
   15a5c:	mov	r0, r5
   15a60:	bl	1a1a0 <ftello64@plt+0x8f40>
   15a64:	mov	r0, r8
   15a68:	bl	18914 <ftello64@plt+0x76b4>
   15a6c:	ldr	ip, [sp, #84]	; 0x54
   15a70:	ldr	lr, [sp, #40]	; 0x28
   15a74:	mov	r3, sl
   15a78:	mov	r2, r9
   15a7c:	mov	r1, r8
   15a80:	str	r0, [r4, #4]
   15a84:	ldr	r4, [sp, #80]	; 0x50
   15a88:	str	fp, [sp, #8]
   15a8c:	str	r6, [sp, #4]
   15a90:	str	ip, [sp, #16]
   15a94:	str	r4, [sp, #12]
   15a98:	str	lr, [sp]
   15a9c:	mov	r5, r0
   15aa0:	bl	12cf0 <ftello64@plt+0x1a90>
   15aa4:	ldr	r3, [sp, #28]
   15aa8:	mov	r0, r5
   15aac:	str	r3, [r7]
   15ab0:	add	sp, sp, #92	; 0x5c
   15ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ab8:	mov	r3, #8
   15abc:	str	r3, [sp]
   15ac0:	add	r1, sp, #36	; 0x24
   15ac4:	rsb	r2, r2, #1
   15ac8:	mvn	r3, #-2147483648	; 0x80000000
   15acc:	mov	r0, #0
   15ad0:	bl	18b30 <ftello64@plt+0x78d0>
   15ad4:	mov	r4, r0
   15ad8:	ldm	r6, {r0, r1}
   15adc:	str	r4, [r5]
   15ae0:	stm	r4, {r0, r1}
   15ae4:	b	159d4 <ftello64@plt+0x4774>
   15ae8:	muleq	r2, ip, r1
   15aec:	andeq	lr, r2, r8, lsr #2
   15af0:	andeq	lr, r2, ip, asr #3
   15af4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15af8:	sub	sp, sp, #180	; 0xb4
   15afc:	mov	r6, r1
   15b00:	mov	r4, r0
   15b04:	mov	r9, r2
   15b08:	add	r0, sp, #80	; 0x50
   15b0c:	mov	r2, #48	; 0x30
   15b10:	mov	r1, #0
   15b14:	bl	11170 <memset@plt>
   15b18:	cmp	r6, #10
   15b1c:	beq	15cfc <ftello64@plt+0x4a9c>
   15b20:	add	r5, sp, #80	; 0x50
   15b24:	str	r6, [sp, #80]	; 0x50
   15b28:	ldm	r5!, {r0, r1, r2, r3}
   15b2c:	add	ip, sp, #128	; 0x80
   15b30:	mov	r7, ip
   15b34:	add	lr, sp, #32
   15b38:	stmia	ip!, {r0, r1, r2, r3}
   15b3c:	mov	r8, #67108864	; 0x4000000
   15b40:	ldm	r5!, {r0, r1, r2, r3}
   15b44:	ldr	r6, [pc, #436]	; 15d00 <ftello64@plt+0x4aa0>
   15b48:	stmia	ip!, {r0, r1, r2, r3}
   15b4c:	ldm	r5, {r0, r1, r2, r3}
   15b50:	stm	ip, {r0, r1, r2, r3}
   15b54:	ldm	r7!, {r0, r1, r2, r3}
   15b58:	stmia	lr!, {r0, r1, r2, r3}
   15b5c:	ldm	r7!, {r0, r1, r2, r3}
   15b60:	str	r8, [sp, #44]	; 0x2c
   15b64:	stmia	lr!, {r0, r1, r2, r3}
   15b68:	ldm	ip, {r0, r1, r2, r3}
   15b6c:	stm	lr, {r0, r1, r2, r3}
   15b70:	bl	1114c <__errno_location@plt>
   15b74:	cmn	r4, #-2147483647	; 0x80000001
   15b78:	ldr	r5, [r6]
   15b7c:	mov	r7, r0
   15b80:	movne	r0, #0
   15b84:	moveq	r0, #1
   15b88:	ldr	r3, [r7]
   15b8c:	orrs	r0, r0, r4, lsr #31
   15b90:	str	r3, [sp, #24]
   15b94:	bne	15cfc <ftello64@plt+0x4a9c>
   15b98:	ldr	r2, [r6, #4]
   15b9c:	cmp	r4, r2
   15ba0:	blt	15c00 <ftello64@plt+0x49a0>
   15ba4:	add	r8, r6, #8
   15ba8:	cmp	r5, r8
   15bac:	str	r2, [sp, #80]	; 0x50
   15bb0:	beq	15ccc <ftello64@plt+0x4a6c>
   15bb4:	mov	r3, #8
   15bb8:	sub	r2, r4, r2
   15bbc:	mov	r0, r5
   15bc0:	str	r3, [sp]
   15bc4:	add	r2, r2, #1
   15bc8:	add	r1, sp, #80	; 0x50
   15bcc:	mvn	r3, #-2147483648	; 0x80000000
   15bd0:	bl	18b30 <ftello64@plt+0x78d0>
   15bd4:	mov	r5, r0
   15bd8:	str	r0, [r6]
   15bdc:	ldr	r0, [r6, #4]
   15be0:	ldr	r2, [sp, #80]	; 0x50
   15be4:	mov	r1, #0
   15be8:	sub	r2, r2, r0
   15bec:	add	r0, r5, r0, lsl #3
   15bf0:	lsl	r2, r2, #3
   15bf4:	bl	11170 <memset@plt>
   15bf8:	ldr	r3, [sp, #80]	; 0x50
   15bfc:	str	r3, [r6, #4]
   15c00:	add	fp, r5, r4, lsl #3
   15c04:	ldr	r1, [sp, #36]	; 0x24
   15c08:	ldr	r8, [r5, r4, lsl #3]
   15c0c:	ldr	r6, [fp, #4]
   15c10:	ldr	r2, [sp, #72]	; 0x48
   15c14:	ldr	r3, [sp, #32]
   15c18:	ldr	ip, [sp, #76]	; 0x4c
   15c1c:	orr	r1, r1, #1
   15c20:	add	sl, sp, #40	; 0x28
   15c24:	str	r1, [sp, #28]
   15c28:	str	r1, [sp, #4]
   15c2c:	str	r2, [sp, #12]
   15c30:	str	r3, [sp]
   15c34:	mov	r0, r6
   15c38:	mov	r1, r8
   15c3c:	str	ip, [sp, #16]
   15c40:	str	sl, [sp, #8]
   15c44:	mvn	r3, #0
   15c48:	mov	r2, r9
   15c4c:	bl	12cf0 <ftello64@plt+0x1a90>
   15c50:	cmp	r8, r0
   15c54:	bhi	15cb8 <ftello64@plt+0x4a58>
   15c58:	ldr	r3, [pc, #164]	; 15d04 <ftello64@plt+0x4aa4>
   15c5c:	add	r8, r0, #1
   15c60:	cmp	r6, r3
   15c64:	str	r8, [r5, r4, lsl #3]
   15c68:	beq	15c74 <ftello64@plt+0x4a14>
   15c6c:	mov	r0, r6
   15c70:	bl	1a1a0 <ftello64@plt+0x8f40>
   15c74:	mov	r0, r8
   15c78:	bl	18914 <ftello64@plt+0x76b4>
   15c7c:	ldr	lr, [sp, #76]	; 0x4c
   15c80:	ldr	r3, [sp, #32]
   15c84:	ldr	ip, [sp, #72]	; 0x48
   15c88:	ldr	r4, [sp, #28]
   15c8c:	mov	r2, r9
   15c90:	mov	r1, r8
   15c94:	str	r0, [fp, #4]
   15c98:	str	r3, [sp]
   15c9c:	str	sl, [sp, #8]
   15ca0:	str	r4, [sp, #4]
   15ca4:	str	lr, [sp, #16]
   15ca8:	str	ip, [sp, #12]
   15cac:	mvn	r3, #0
   15cb0:	mov	r6, r0
   15cb4:	bl	12cf0 <ftello64@plt+0x1a90>
   15cb8:	ldr	r3, [sp, #24]
   15cbc:	mov	r0, r6
   15cc0:	str	r3, [r7]
   15cc4:	add	sp, sp, #180	; 0xb4
   15cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ccc:	mov	r3, #8
   15cd0:	sub	r2, r4, r2
   15cd4:	add	r1, sp, #80	; 0x50
   15cd8:	str	r3, [sp]
   15cdc:	add	r2, r2, #1
   15ce0:	mvn	r3, #-2147483648	; 0x80000000
   15ce4:	bl	18b30 <ftello64@plt+0x78d0>
   15ce8:	mov	r5, r0
   15cec:	ldm	r8, {r0, r1}
   15cf0:	str	r5, [r6]
   15cf4:	stm	r5, {r0, r1}
   15cf8:	b	15bdc <ftello64@plt+0x497c>
   15cfc:	bl	1123c <abort@plt>
   15d00:	andeq	lr, r2, r8, lsr #2
   15d04:	andeq	lr, r2, ip, asr #3
   15d08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d0c:	mov	r7, r1
   15d10:	ldr	lr, [pc, #492]	; 15f04 <ftello64@plt+0x4ca4>
   15d14:	mov	r8, r2
   15d18:	mov	r4, r0
   15d1c:	mov	fp, r3
   15d20:	ldm	lr!, {r0, r1, r2, r3}
   15d24:	sub	sp, sp, #100	; 0x64
   15d28:	add	ip, sp, #48	; 0x30
   15d2c:	mov	sl, #10
   15d30:	stmia	ip!, {r0, r1, r2, r3}
   15d34:	cmp	r8, #0
   15d38:	cmpne	r7, #0
   15d3c:	ldm	lr!, {r0, r1, r2, r3}
   15d40:	str	sl, [sp, #48]	; 0x30
   15d44:	stmia	ip!, {r0, r1, r2, r3}
   15d48:	ldm	lr, {r0, r1, r2, r3}
   15d4c:	stm	ip, {r0, r1, r2, r3}
   15d50:	beq	15f00 <ftello64@plt+0x4ca0>
   15d54:	str	r7, [sp, #88]	; 0x58
   15d58:	str	r8, [sp, #92]	; 0x5c
   15d5c:	bl	1114c <__errno_location@plt>
   15d60:	ldr	r6, [pc, #416]	; 15f08 <ftello64@plt+0x4ca8>
   15d64:	cmn	r4, #-2147483647	; 0x80000001
   15d68:	ldr	r5, [r6]
   15d6c:	mov	r9, r0
   15d70:	movne	r0, #0
   15d74:	moveq	r0, #1
   15d78:	ldr	r3, [r9]
   15d7c:	orrs	r0, r0, r4, lsr #31
   15d80:	str	r3, [sp, #28]
   15d84:	bne	15f00 <ftello64@plt+0x4ca0>
   15d88:	ldr	r2, [r6, #4]
   15d8c:	cmp	r4, r2
   15d90:	movlt	r3, sl
   15d94:	blt	15e00 <ftello64@plt+0x4ba0>
   15d98:	add	r7, r6, #8
   15d9c:	cmp	r5, r7
   15da0:	str	r2, [sp, #44]	; 0x2c
   15da4:	beq	15ed0 <ftello64@plt+0x4c70>
   15da8:	mov	r3, #8
   15dac:	sub	r2, r4, r2
   15db0:	mov	r0, r5
   15db4:	str	r3, [sp]
   15db8:	add	r2, r2, #1
   15dbc:	mvn	r3, #-2147483648	; 0x80000000
   15dc0:	add	r1, sp, #44	; 0x2c
   15dc4:	bl	18b30 <ftello64@plt+0x78d0>
   15dc8:	mov	r5, r0
   15dcc:	str	r0, [r6]
   15dd0:	ldr	r0, [r6, #4]
   15dd4:	ldr	r2, [sp, #44]	; 0x2c
   15dd8:	mov	r1, #0
   15ddc:	sub	r2, r2, r0
   15de0:	add	r0, r5, r0, lsl #3
   15de4:	lsl	r2, r2, #3
   15de8:	bl	11170 <memset@plt>
   15dec:	ldr	r3, [sp, #48]	; 0x30
   15df0:	ldr	r7, [sp, #88]	; 0x58
   15df4:	ldr	r8, [sp, #92]	; 0x5c
   15df8:	ldr	r2, [sp, #44]	; 0x2c
   15dfc:	str	r2, [r6, #4]
   15e00:	add	r2, r5, r4, lsl #3
   15e04:	mov	r1, r2
   15e08:	str	r2, [sp, #32]
   15e0c:	ldr	r2, [sp, #52]	; 0x34
   15e10:	ldr	r6, [r1, #4]
   15e14:	ldr	sl, [r5, r4, lsl #3]
   15e18:	orr	r2, r2, #1
   15e1c:	str	r3, [sp]
   15e20:	add	r3, sp, #56	; 0x38
   15e24:	str	r2, [sp, #36]	; 0x24
   15e28:	str	r2, [sp, #4]
   15e2c:	str	r3, [sp, #8]
   15e30:	mov	r0, r6
   15e34:	str	r8, [sp, #16]
   15e38:	str	r7, [sp, #12]
   15e3c:	mov	r1, sl
   15e40:	mvn	r3, #0
   15e44:	mov	r2, fp
   15e48:	bl	12cf0 <ftello64@plt+0x1a90>
   15e4c:	cmp	sl, r0
   15e50:	bhi	15ebc <ftello64@plt+0x4c5c>
   15e54:	ldr	r3, [pc, #176]	; 15f0c <ftello64@plt+0x4cac>
   15e58:	add	r7, r0, #1
   15e5c:	cmp	r6, r3
   15e60:	str	r7, [r5, r4, lsl #3]
   15e64:	beq	15e70 <ftello64@plt+0x4c10>
   15e68:	mov	r0, r6
   15e6c:	bl	1a1a0 <ftello64@plt+0x8f40>
   15e70:	mov	r0, r7
   15e74:	bl	18914 <ftello64@plt+0x76b4>
   15e78:	ldr	r3, [sp, #32]
   15e7c:	ldr	lr, [sp, #92]	; 0x5c
   15e80:	ldr	ip, [sp, #88]	; 0x58
   15e84:	ldr	r4, [sp, #36]	; 0x24
   15e88:	mov	r2, fp
   15e8c:	mov	r1, r7
   15e90:	str	r0, [r3, #4]
   15e94:	add	r3, sp, #56	; 0x38
   15e98:	str	r3, [sp, #8]
   15e9c:	ldr	r3, [sp, #48]	; 0x30
   15ea0:	str	r4, [sp, #4]
   15ea4:	str	r3, [sp]
   15ea8:	str	lr, [sp, #16]
   15eac:	str	ip, [sp, #12]
   15eb0:	mvn	r3, #0
   15eb4:	mov	r6, r0
   15eb8:	bl	12cf0 <ftello64@plt+0x1a90>
   15ebc:	ldr	r3, [sp, #28]
   15ec0:	mov	r0, r6
   15ec4:	str	r3, [r9]
   15ec8:	add	sp, sp, #100	; 0x64
   15ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ed0:	mov	r3, #8
   15ed4:	sub	r2, r4, r2
   15ed8:	str	r3, [sp]
   15edc:	add	r1, sp, #44	; 0x2c
   15ee0:	add	r2, r2, #1
   15ee4:	mvn	r3, #-2147483648	; 0x80000000
   15ee8:	bl	18b30 <ftello64@plt+0x78d0>
   15eec:	mov	r5, r0
   15ef0:	ldm	r7, {r0, r1}
   15ef4:	str	r5, [r6]
   15ef8:	stm	r5, {r0, r1}
   15efc:	b	15dd0 <ftello64@plt+0x4b70>
   15f00:	bl	1123c <abort@plt>
   15f04:	muleq	r2, ip, r1
   15f08:	andeq	lr, r2, r8, lsr #2
   15f0c:	andeq	lr, r2, ip, asr #3
   15f10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f14:	mov	r7, r1
   15f18:	ldr	lr, [pc, #492]	; 1610c <ftello64@plt+0x4eac>
   15f1c:	mov	r8, r2
   15f20:	mov	r4, r0
   15f24:	mov	fp, r3
   15f28:	ldm	lr!, {r0, r1, r2, r3}
   15f2c:	sub	sp, sp, #100	; 0x64
   15f30:	add	ip, sp, #48	; 0x30
   15f34:	mov	sl, #10
   15f38:	stmia	ip!, {r0, r1, r2, r3}
   15f3c:	cmp	r8, #0
   15f40:	cmpne	r7, #0
   15f44:	ldm	lr!, {r0, r1, r2, r3}
   15f48:	str	sl, [sp, #48]	; 0x30
   15f4c:	stmia	ip!, {r0, r1, r2, r3}
   15f50:	ldm	lr, {r0, r1, r2, r3}
   15f54:	stm	ip, {r0, r1, r2, r3}
   15f58:	beq	16108 <ftello64@plt+0x4ea8>
   15f5c:	str	r7, [sp, #88]	; 0x58
   15f60:	str	r8, [sp, #92]	; 0x5c
   15f64:	bl	1114c <__errno_location@plt>
   15f68:	ldr	r6, [pc, #416]	; 16110 <ftello64@plt+0x4eb0>
   15f6c:	cmn	r4, #-2147483647	; 0x80000001
   15f70:	ldr	r5, [r6]
   15f74:	mov	r9, r0
   15f78:	movne	r0, #0
   15f7c:	moveq	r0, #1
   15f80:	ldr	r3, [r9]
   15f84:	orrs	r0, r0, r4, lsr #31
   15f88:	str	r3, [sp, #28]
   15f8c:	bne	16108 <ftello64@plt+0x4ea8>
   15f90:	ldr	r2, [r6, #4]
   15f94:	cmp	r4, r2
   15f98:	movlt	r3, sl
   15f9c:	blt	16008 <ftello64@plt+0x4da8>
   15fa0:	add	r7, r6, #8
   15fa4:	cmp	r5, r7
   15fa8:	str	r2, [sp, #44]	; 0x2c
   15fac:	beq	160d8 <ftello64@plt+0x4e78>
   15fb0:	mov	r3, #8
   15fb4:	sub	r2, r4, r2
   15fb8:	mov	r0, r5
   15fbc:	str	r3, [sp]
   15fc0:	add	r2, r2, #1
   15fc4:	mvn	r3, #-2147483648	; 0x80000000
   15fc8:	add	r1, sp, #44	; 0x2c
   15fcc:	bl	18b30 <ftello64@plt+0x78d0>
   15fd0:	mov	r5, r0
   15fd4:	str	r0, [r6]
   15fd8:	ldr	r0, [r6, #4]
   15fdc:	ldr	r2, [sp, #44]	; 0x2c
   15fe0:	mov	r1, #0
   15fe4:	sub	r2, r2, r0
   15fe8:	add	r0, r5, r0, lsl #3
   15fec:	lsl	r2, r2, #3
   15ff0:	bl	11170 <memset@plt>
   15ff4:	ldr	r3, [sp, #48]	; 0x30
   15ff8:	ldr	r7, [sp, #88]	; 0x58
   15ffc:	ldr	r8, [sp, #92]	; 0x5c
   16000:	ldr	r2, [sp, #44]	; 0x2c
   16004:	str	r2, [r6, #4]
   16008:	add	r2, r5, r4, lsl #3
   1600c:	mov	r1, r2
   16010:	str	r2, [sp, #32]
   16014:	ldr	r2, [sp, #52]	; 0x34
   16018:	ldr	r6, [r1, #4]
   1601c:	ldr	sl, [r5, r4, lsl #3]
   16020:	orr	r2, r2, #1
   16024:	str	r3, [sp]
   16028:	add	r3, sp, #56	; 0x38
   1602c:	str	r2, [sp, #36]	; 0x24
   16030:	str	r2, [sp, #4]
   16034:	str	r3, [sp, #8]
   16038:	mov	r0, r6
   1603c:	str	r8, [sp, #16]
   16040:	str	r7, [sp, #12]
   16044:	mov	r1, sl
   16048:	ldr	r3, [sp, #136]	; 0x88
   1604c:	mov	r2, fp
   16050:	bl	12cf0 <ftello64@plt+0x1a90>
   16054:	cmp	sl, r0
   16058:	bhi	160c4 <ftello64@plt+0x4e64>
   1605c:	ldr	r3, [pc, #176]	; 16114 <ftello64@plt+0x4eb4>
   16060:	add	r7, r0, #1
   16064:	cmp	r6, r3
   16068:	str	r7, [r5, r4, lsl #3]
   1606c:	beq	16078 <ftello64@plt+0x4e18>
   16070:	mov	r0, r6
   16074:	bl	1a1a0 <ftello64@plt+0x8f40>
   16078:	mov	r0, r7
   1607c:	bl	18914 <ftello64@plt+0x76b4>
   16080:	ldr	r3, [sp, #32]
   16084:	ldr	lr, [sp, #92]	; 0x5c
   16088:	ldr	ip, [sp, #88]	; 0x58
   1608c:	ldr	r4, [sp, #36]	; 0x24
   16090:	mov	r2, fp
   16094:	mov	r1, r7
   16098:	str	r0, [r3, #4]
   1609c:	add	r3, sp, #56	; 0x38
   160a0:	str	r3, [sp, #8]
   160a4:	ldr	r3, [sp, #48]	; 0x30
   160a8:	str	r4, [sp, #4]
   160ac:	str	r3, [sp]
   160b0:	str	lr, [sp, #16]
   160b4:	str	ip, [sp, #12]
   160b8:	ldr	r3, [sp, #136]	; 0x88
   160bc:	mov	r6, r0
   160c0:	bl	12cf0 <ftello64@plt+0x1a90>
   160c4:	ldr	r3, [sp, #28]
   160c8:	mov	r0, r6
   160cc:	str	r3, [r9]
   160d0:	add	sp, sp, #100	; 0x64
   160d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160d8:	mov	r3, #8
   160dc:	sub	r2, r4, r2
   160e0:	str	r3, [sp]
   160e4:	add	r1, sp, #44	; 0x2c
   160e8:	add	r2, r2, #1
   160ec:	mvn	r3, #-2147483648	; 0x80000000
   160f0:	bl	18b30 <ftello64@plt+0x78d0>
   160f4:	mov	r5, r0
   160f8:	ldm	r7, {r0, r1}
   160fc:	str	r5, [r6]
   16100:	stm	r5, {r0, r1}
   16104:	b	15fd8 <ftello64@plt+0x4d78>
   16108:	bl	1123c <abort@plt>
   1610c:	muleq	r2, ip, r1
   16110:	andeq	lr, r2, r8, lsr #2
   16114:	andeq	lr, r2, ip, asr #3
   16118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1611c:	mov	r5, r0
   16120:	ldr	lr, [pc, #452]	; 162ec <ftello64@plt+0x508c>
   16124:	mov	r6, r1
   16128:	mov	sl, r2
   1612c:	ldm	lr!, {r0, r1, r2, r3}
   16130:	sub	sp, sp, #92	; 0x5c
   16134:	add	ip, sp, #40	; 0x28
   16138:	cmp	r6, #0
   1613c:	cmpne	r5, #0
   16140:	stmia	ip!, {r0, r1, r2, r3}
   16144:	mov	r9, #10
   16148:	ldm	lr!, {r0, r1, r2, r3}
   1614c:	moveq	fp, #1
   16150:	movne	fp, #0
   16154:	str	r9, [sp, #40]	; 0x28
   16158:	stmia	ip!, {r0, r1, r2, r3}
   1615c:	ldm	lr, {r0, r1, r2, r3}
   16160:	stm	ip, {r0, r1, r2, r3}
   16164:	beq	162e8 <ftello64@plt+0x5088>
   16168:	str	r5, [sp, #80]	; 0x50
   1616c:	str	r6, [sp, #84]	; 0x54
   16170:	bl	1114c <__errno_location@plt>
   16174:	ldr	r7, [pc, #372]	; 162f0 <ftello64@plt+0x5090>
   16178:	ldr	r2, [r7, #4]
   1617c:	ldr	r4, [r7]
   16180:	cmp	r2, #0
   16184:	ldr	r3, [r0]
   16188:	mov	r8, r0
   1618c:	str	r3, [sp, #24]
   16190:	movgt	r3, r9
   16194:	bgt	161fc <ftello64@plt+0x4f9c>
   16198:	add	r5, r7, #8
   1619c:	cmp	r4, r5
   161a0:	str	r2, [sp, #36]	; 0x24
   161a4:	beq	162b8 <ftello64@plt+0x5058>
   161a8:	mov	r3, #8
   161ac:	mov	r0, r4
   161b0:	str	r3, [sp]
   161b4:	rsb	r2, r2, #1
   161b8:	mvn	r3, #-2147483648	; 0x80000000
   161bc:	add	r1, sp, #36	; 0x24
   161c0:	bl	18b30 <ftello64@plt+0x78d0>
   161c4:	mov	r4, r0
   161c8:	str	r0, [r7]
   161cc:	ldr	r0, [r7, #4]
   161d0:	ldr	r2, [sp, #36]	; 0x24
   161d4:	mov	r1, #0
   161d8:	sub	r2, r2, r0
   161dc:	add	r0, r4, r0, lsl #3
   161e0:	lsl	r2, r2, #3
   161e4:	bl	11170 <memset@plt>
   161e8:	ldr	r3, [sp, #40]	; 0x28
   161ec:	ldr	r5, [sp, #80]	; 0x50
   161f0:	ldr	r6, [sp, #84]	; 0x54
   161f4:	ldr	r2, [sp, #36]	; 0x24
   161f8:	str	r2, [r7, #4]
   161fc:	ldr	r2, [sp, #44]	; 0x2c
   16200:	ldr	r9, [r4]
   16204:	ldr	r7, [r4, #4]
   16208:	orr	r2, r2, #1
   1620c:	add	fp, sp, #48	; 0x30
   16210:	str	r2, [sp, #28]
   16214:	str	r2, [sp, #4]
   16218:	str	r3, [sp]
   1621c:	str	r6, [sp, #16]
   16220:	str	r5, [sp, #12]
   16224:	mov	r1, r9
   16228:	mov	r0, r7
   1622c:	str	fp, [sp, #8]
   16230:	mvn	r3, #0
   16234:	mov	r2, sl
   16238:	bl	12cf0 <ftello64@plt+0x1a90>
   1623c:	cmp	r9, r0
   16240:	bhi	162a4 <ftello64@plt+0x5044>
   16244:	ldr	r3, [pc, #168]	; 162f4 <ftello64@plt+0x5094>
   16248:	add	r5, r0, #1
   1624c:	cmp	r7, r3
   16250:	str	r5, [r4]
   16254:	beq	16260 <ftello64@plt+0x5000>
   16258:	mov	r0, r7
   1625c:	bl	1a1a0 <ftello64@plt+0x8f40>
   16260:	mov	r0, r5
   16264:	bl	18914 <ftello64@plt+0x76b4>
   16268:	ldr	lr, [sp, #84]	; 0x54
   1626c:	ldr	r3, [sp, #40]	; 0x28
   16270:	ldr	ip, [sp, #80]	; 0x50
   16274:	mov	r2, sl
   16278:	mov	r1, r5
   1627c:	str	r0, [r4, #4]
   16280:	ldr	r4, [sp, #28]
   16284:	str	r3, [sp]
   16288:	str	fp, [sp, #8]
   1628c:	str	r4, [sp, #4]
   16290:	str	lr, [sp, #16]
   16294:	str	ip, [sp, #12]
   16298:	mvn	r3, #0
   1629c:	mov	r7, r0
   162a0:	bl	12cf0 <ftello64@plt+0x1a90>
   162a4:	ldr	r3, [sp, #24]
   162a8:	mov	r0, r7
   162ac:	str	r3, [r8]
   162b0:	add	sp, sp, #92	; 0x5c
   162b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162b8:	mov	r3, #8
   162bc:	str	r3, [sp]
   162c0:	add	r1, sp, #36	; 0x24
   162c4:	rsb	r2, r2, #1
   162c8:	mov	r0, fp
   162cc:	mvn	r3, #-2147483648	; 0x80000000
   162d0:	bl	18b30 <ftello64@plt+0x78d0>
   162d4:	mov	r4, r0
   162d8:	ldm	r5, {r0, r1}
   162dc:	str	r4, [r7]
   162e0:	stm	r4, {r0, r1}
   162e4:	b	161cc <ftello64@plt+0x4f6c>
   162e8:	bl	1123c <abort@plt>
   162ec:	muleq	r2, ip, r1
   162f0:	andeq	lr, r2, r8, lsr #2
   162f4:	andeq	lr, r2, ip, asr #3
   162f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162fc:	mov	r5, r0
   16300:	ldr	lr, [pc, #464]	; 164d8 <ftello64@plt+0x5278>
   16304:	mov	r6, r1
   16308:	mov	sl, r2
   1630c:	mov	fp, r3
   16310:	ldm	lr!, {r0, r1, r2, r3}
   16314:	sub	sp, sp, #92	; 0x5c
   16318:	add	ip, sp, #40	; 0x28
   1631c:	cmp	r6, #0
   16320:	cmpne	r5, #0
   16324:	stmia	ip!, {r0, r1, r2, r3}
   16328:	moveq	r4, #1
   1632c:	ldm	lr!, {r0, r1, r2, r3}
   16330:	movne	r4, #0
   16334:	mov	r9, #10
   16338:	str	r4, [sp, #28]
   1633c:	stmia	ip!, {r0, r1, r2, r3}
   16340:	ldm	lr, {r0, r1, r2, r3}
   16344:	str	r9, [sp, #40]	; 0x28
   16348:	stm	ip, {r0, r1, r2, r3}
   1634c:	beq	164d4 <ftello64@plt+0x5274>
   16350:	str	r5, [sp, #80]	; 0x50
   16354:	str	r6, [sp, #84]	; 0x54
   16358:	bl	1114c <__errno_location@plt>
   1635c:	ldr	r7, [pc, #376]	; 164dc <ftello64@plt+0x527c>
   16360:	ldr	r2, [r7, #4]
   16364:	ldr	r4, [r7]
   16368:	cmp	r2, #0
   1636c:	ldr	r3, [r0]
   16370:	mov	r8, r0
   16374:	str	r3, [sp, #24]
   16378:	movgt	r3, r9
   1637c:	bgt	163e4 <ftello64@plt+0x5184>
   16380:	add	r5, r7, #8
   16384:	cmp	r4, r5
   16388:	str	r2, [sp, #36]	; 0x24
   1638c:	beq	164a4 <ftello64@plt+0x5244>
   16390:	mov	r3, #8
   16394:	mov	r0, r4
   16398:	str	r3, [sp]
   1639c:	rsb	r2, r2, #1
   163a0:	mvn	r3, #-2147483648	; 0x80000000
   163a4:	add	r1, sp, #36	; 0x24
   163a8:	bl	18b30 <ftello64@plt+0x78d0>
   163ac:	mov	r4, r0
   163b0:	str	r0, [r7]
   163b4:	ldr	r0, [r7, #4]
   163b8:	ldr	r2, [sp, #36]	; 0x24
   163bc:	mov	r1, #0
   163c0:	sub	r2, r2, r0
   163c4:	add	r0, r4, r0, lsl #3
   163c8:	lsl	r2, r2, #3
   163cc:	bl	11170 <memset@plt>
   163d0:	ldr	r3, [sp, #40]	; 0x28
   163d4:	ldr	r5, [sp, #80]	; 0x50
   163d8:	ldr	r6, [sp, #84]	; 0x54
   163dc:	ldr	r2, [sp, #36]	; 0x24
   163e0:	str	r2, [r7, #4]
   163e4:	ldr	r2, [sp, #44]	; 0x2c
   163e8:	ldr	r9, [r4]
   163ec:	ldr	r7, [r4, #4]
   163f0:	orr	r2, r2, #1
   163f4:	str	r3, [sp]
   163f8:	add	r3, sp, #48	; 0x30
   163fc:	str	r2, [sp, #28]
   16400:	str	r2, [sp, #4]
   16404:	str	r3, [sp, #8]
   16408:	str	r6, [sp, #16]
   1640c:	str	r5, [sp, #12]
   16410:	mov	r1, r9
   16414:	mov	r0, r7
   16418:	mov	r3, fp
   1641c:	mov	r2, sl
   16420:	bl	12cf0 <ftello64@plt+0x1a90>
   16424:	cmp	r9, r0
   16428:	bhi	16490 <ftello64@plt+0x5230>
   1642c:	ldr	r3, [pc, #172]	; 164e0 <ftello64@plt+0x5280>
   16430:	add	r5, r0, #1
   16434:	cmp	r7, r3
   16438:	str	r5, [r4]
   1643c:	beq	16448 <ftello64@plt+0x51e8>
   16440:	mov	r0, r7
   16444:	bl	1a1a0 <ftello64@plt+0x8f40>
   16448:	mov	r0, r5
   1644c:	bl	18914 <ftello64@plt+0x76b4>
   16450:	add	lr, sp, #48	; 0x30
   16454:	ldr	ip, [sp, #84]	; 0x54
   16458:	mov	r1, r5
   1645c:	ldr	r5, [sp, #28]
   16460:	mov	r3, fp
   16464:	mov	r2, sl
   16468:	str	r0, [r4, #4]
   1646c:	ldr	r4, [sp, #80]	; 0x50
   16470:	str	lr, [sp, #8]
   16474:	ldr	lr, [sp, #40]	; 0x28
   16478:	str	r5, [sp, #4]
   1647c:	str	ip, [sp, #16]
   16480:	str	r4, [sp, #12]
   16484:	str	lr, [sp]
   16488:	mov	r7, r0
   1648c:	bl	12cf0 <ftello64@plt+0x1a90>
   16490:	ldr	r3, [sp, #24]
   16494:	mov	r0, r7
   16498:	str	r3, [r8]
   1649c:	add	sp, sp, #92	; 0x5c
   164a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164a4:	mov	r3, #8
   164a8:	str	r3, [sp]
   164ac:	add	r1, sp, #36	; 0x24
   164b0:	rsb	r2, r2, #1
   164b4:	ldr	r0, [sp, #28]
   164b8:	mvn	r3, #-2147483648	; 0x80000000
   164bc:	bl	18b30 <ftello64@plt+0x78d0>
   164c0:	mov	r4, r0
   164c4:	ldm	r5, {r0, r1}
   164c8:	str	r4, [r7]
   164cc:	stm	r4, {r0, r1}
   164d0:	b	163b4 <ftello64@plt+0x5154>
   164d4:	bl	1123c <abort@plt>
   164d8:	muleq	r2, ip, r1
   164dc:	andeq	lr, r2, r8, lsr #2
   164e0:	andeq	lr, r2, ip, asr #3
   164e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164e8:	sub	sp, sp, #52	; 0x34
   164ec:	mov	r5, r0
   164f0:	mov	sl, r1
   164f4:	mov	fp, r2
   164f8:	bl	1114c <__errno_location@plt>
   164fc:	ldr	r4, [pc, #404]	; 16698 <ftello64@plt+0x5438>
   16500:	cmn	r5, #-2147483647	; 0x80000001
   16504:	ldr	r6, [r4]
   16508:	mov	r8, r0
   1650c:	movne	r0, #0
   16510:	moveq	r0, #1
   16514:	ldr	r3, [r8]
   16518:	orrs	r0, r0, r5, lsr #31
   1651c:	str	r3, [sp, #28]
   16520:	bne	16694 <ftello64@plt+0x5434>
   16524:	ldr	r2, [r4, #4]
   16528:	cmp	r5, r2
   1652c:	blt	1658c <ftello64@plt+0x532c>
   16530:	add	r7, r4, #8
   16534:	cmp	r6, r7
   16538:	str	r2, [sp, #44]	; 0x2c
   1653c:	beq	16664 <ftello64@plt+0x5404>
   16540:	mov	r3, #8
   16544:	sub	r2, r5, r2
   16548:	mov	r0, r6
   1654c:	str	r3, [sp]
   16550:	add	r2, r2, #1
   16554:	mvn	r3, #-2147483648	; 0x80000000
   16558:	add	r1, sp, #44	; 0x2c
   1655c:	bl	18b30 <ftello64@plt+0x78d0>
   16560:	mov	r6, r0
   16564:	str	r0, [r4]
   16568:	ldr	r0, [r4, #4]
   1656c:	ldr	r2, [sp, #44]	; 0x2c
   16570:	mov	r1, #0
   16574:	sub	r2, r2, r0
   16578:	add	r0, r6, r0, lsl #3
   1657c:	lsl	r2, r2, #3
   16580:	bl	11170 <memset@plt>
   16584:	ldr	r3, [sp, #44]	; 0x2c
   16588:	str	r3, [r4, #4]
   1658c:	ldr	r2, [r4, #56]	; 0x38
   16590:	add	r3, r6, r5, lsl #3
   16594:	ldr	r1, [r4, #20]
   16598:	ldr	r7, [r3, #4]
   1659c:	ldr	r9, [r6, r5, lsl #3]
   165a0:	ldr	ip, [r4, #60]	; 0x3c
   165a4:	str	r3, [sp, #32]
   165a8:	ldr	r3, [r4, #16]
   165ac:	str	r2, [sp, #12]
   165b0:	ldr	r2, [pc, #228]	; 1669c <ftello64@plt+0x543c>
   165b4:	orr	r1, r1, #1
   165b8:	str	r1, [sp, #36]	; 0x24
   165bc:	str	r1, [sp, #4]
   165c0:	str	r2, [sp, #8]
   165c4:	str	r3, [sp]
   165c8:	mov	r0, r7
   165cc:	mov	r1, r9
   165d0:	str	ip, [sp, #16]
   165d4:	mov	r3, fp
   165d8:	mov	r2, sl
   165dc:	bl	12cf0 <ftello64@plt+0x1a90>
   165e0:	cmp	r9, r0
   165e4:	bhi	16650 <ftello64@plt+0x53f0>
   165e8:	ldr	r3, [pc, #176]	; 166a0 <ftello64@plt+0x5440>
   165ec:	add	r9, r0, #1
   165f0:	cmp	r7, r3
   165f4:	str	r9, [r6, r5, lsl #3]
   165f8:	beq	16604 <ftello64@plt+0x53a4>
   165fc:	mov	r0, r7
   16600:	bl	1a1a0 <ftello64@plt+0x8f40>
   16604:	mov	r0, r9
   16608:	bl	18914 <ftello64@plt+0x76b4>
   1660c:	ldr	ip, [sp, #32]
   16610:	ldr	lr, [r4, #60]	; 0x3c
   16614:	ldr	r5, [r4, #56]	; 0x38
   16618:	mov	r3, fp
   1661c:	mov	r2, sl
   16620:	mov	r1, r9
   16624:	str	r0, [ip, #4]
   16628:	ldr	ip, [r4, #16]
   1662c:	ldr	r4, [pc, #104]	; 1669c <ftello64@plt+0x543c>
   16630:	str	lr, [sp, #16]
   16634:	str	r4, [sp, #8]
   16638:	ldr	r4, [sp, #36]	; 0x24
   1663c:	str	r5, [sp, #12]
   16640:	str	r4, [sp, #4]
   16644:	str	ip, [sp]
   16648:	mov	r7, r0
   1664c:	bl	12cf0 <ftello64@plt+0x1a90>
   16650:	ldr	r3, [sp, #28]
   16654:	mov	r0, r7
   16658:	str	r3, [r8]
   1665c:	add	sp, sp, #52	; 0x34
   16660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16664:	mov	r3, #8
   16668:	sub	r2, r5, r2
   1666c:	str	r3, [sp]
   16670:	add	r1, sp, #44	; 0x2c
   16674:	add	r2, r2, #1
   16678:	mvn	r3, #-2147483648	; 0x80000000
   1667c:	bl	18b30 <ftello64@plt+0x78d0>
   16680:	mov	r6, r0
   16684:	ldm	r7, {r0, r1}
   16688:	str	r6, [r4]
   1668c:	stm	r6, {r0, r1}
   16690:	b	16568 <ftello64@plt+0x5308>
   16694:	bl	1123c <abort@plt>
   16698:	andeq	lr, r2, r8, lsr #2
   1669c:	andeq	lr, r2, r0, asr #2
   166a0:	andeq	lr, r2, ip, asr #3
   166a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166a8:	sub	sp, sp, #44	; 0x2c
   166ac:	mov	r9, r0
   166b0:	mov	sl, r1
   166b4:	bl	1114c <__errno_location@plt>
   166b8:	ldr	r4, [pc, #360]	; 16828 <ftello64@plt+0x55c8>
   166bc:	ldr	r2, [r4, #4]
   166c0:	ldr	r5, [r4]
   166c4:	cmp	r2, #0
   166c8:	ldr	r3, [r0]
   166cc:	mov	r7, r0
   166d0:	str	r3, [sp, #24]
   166d4:	bgt	16730 <ftello64@plt+0x54d0>
   166d8:	add	r6, r4, #8
   166dc:	cmp	r5, r6
   166e0:	str	r2, [sp, #36]	; 0x24
   166e4:	beq	167f8 <ftello64@plt+0x5598>
   166e8:	mov	r3, #8
   166ec:	mov	r0, r5
   166f0:	str	r3, [sp]
   166f4:	rsb	r2, r2, #1
   166f8:	mvn	r3, #-2147483648	; 0x80000000
   166fc:	add	r1, sp, #36	; 0x24
   16700:	bl	18b30 <ftello64@plt+0x78d0>
   16704:	mov	r5, r0
   16708:	str	r0, [r4]
   1670c:	ldr	r0, [r4, #4]
   16710:	ldr	r2, [sp, #36]	; 0x24
   16714:	mov	r1, #0
   16718:	sub	r2, r2, r0
   1671c:	add	r0, r5, r0, lsl #3
   16720:	lsl	r2, r2, #3
   16724:	bl	11170 <memset@plt>
   16728:	ldr	r3, [sp, #36]	; 0x24
   1672c:	str	r3, [r4, #4]
   16730:	ldr	r1, [r4, #20]
   16734:	ldr	r8, [r5]
   16738:	ldr	r6, [r5, #4]
   1673c:	ldr	r2, [r4, #56]	; 0x38
   16740:	ldr	r3, [r4, #16]
   16744:	ldr	ip, [r4, #60]	; 0x3c
   16748:	ldr	fp, [pc, #220]	; 1682c <ftello64@plt+0x55cc>
   1674c:	orr	r1, r1, #1
   16750:	str	r1, [sp, #28]
   16754:	str	r1, [sp, #4]
   16758:	str	r2, [sp, #12]
   1675c:	str	r3, [sp]
   16760:	mov	r1, r8
   16764:	mov	r0, r6
   16768:	str	ip, [sp, #16]
   1676c:	str	fp, [sp, #8]
   16770:	mov	r3, sl
   16774:	mov	r2, r9
   16778:	bl	12cf0 <ftello64@plt+0x1a90>
   1677c:	cmp	r8, r0
   16780:	bhi	167e4 <ftello64@plt+0x5584>
   16784:	ldr	r3, [pc, #164]	; 16830 <ftello64@plt+0x55d0>
   16788:	add	r8, r0, #1
   1678c:	cmp	r6, r3
   16790:	str	r8, [r5]
   16794:	beq	167a0 <ftello64@plt+0x5540>
   16798:	mov	r0, r6
   1679c:	bl	1a1a0 <ftello64@plt+0x8f40>
   167a0:	mov	r0, r8
   167a4:	bl	18914 <ftello64@plt+0x76b4>
   167a8:	ldr	lr, [r4, #60]	; 0x3c
   167ac:	ldr	ip, [r4, #16]
   167b0:	mov	r3, sl
   167b4:	mov	r2, r9
   167b8:	mov	r1, r8
   167bc:	str	r0, [r5, #4]
   167c0:	ldr	r5, [r4, #56]	; 0x38
   167c4:	ldr	r4, [sp, #28]
   167c8:	str	fp, [sp, #8]
   167cc:	str	r4, [sp, #4]
   167d0:	str	lr, [sp, #16]
   167d4:	str	r5, [sp, #12]
   167d8:	str	ip, [sp]
   167dc:	mov	r6, r0
   167e0:	bl	12cf0 <ftello64@plt+0x1a90>
   167e4:	ldr	r3, [sp, #24]
   167e8:	mov	r0, r6
   167ec:	str	r3, [r7]
   167f0:	add	sp, sp, #44	; 0x2c
   167f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167f8:	mov	r3, #8
   167fc:	str	r3, [sp]
   16800:	add	r1, sp, #36	; 0x24
   16804:	rsb	r2, r2, #1
   16808:	mvn	r3, #-2147483648	; 0x80000000
   1680c:	mov	r0, #0
   16810:	bl	18b30 <ftello64@plt+0x78d0>
   16814:	mov	r5, r0
   16818:	ldm	r6, {r0, r1}
   1681c:	str	r5, [r4]
   16820:	stm	r5, {r0, r1}
   16824:	b	1670c <ftello64@plt+0x54ac>
   16828:	andeq	lr, r2, r8, lsr #2
   1682c:	andeq	lr, r2, r0, asr #2
   16830:	andeq	lr, r2, ip, asr #3
   16834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16838:	sub	sp, sp, #44	; 0x2c
   1683c:	mov	r5, r0
   16840:	mov	sl, r1
   16844:	bl	1114c <__errno_location@plt>
   16848:	ldr	r4, [pc, #396]	; 169dc <ftello64@plt+0x577c>
   1684c:	cmn	r5, #-2147483647	; 0x80000001
   16850:	ldr	r6, [r4]
   16854:	mov	r8, r0
   16858:	movne	r0, #0
   1685c:	moveq	r0, #1
   16860:	ldr	r3, [r8]
   16864:	orrs	r0, r0, r5, lsr #31
   16868:	str	r3, [sp, #24]
   1686c:	bne	169d8 <ftello64@plt+0x5778>
   16870:	ldr	r2, [r4, #4]
   16874:	cmp	r5, r2
   16878:	blt	168d8 <ftello64@plt+0x5678>
   1687c:	add	r7, r4, #8
   16880:	cmp	r6, r7
   16884:	str	r2, [sp, #36]	; 0x24
   16888:	beq	169a8 <ftello64@plt+0x5748>
   1688c:	mov	r3, #8
   16890:	sub	r2, r5, r2
   16894:	mov	r0, r6
   16898:	str	r3, [sp]
   1689c:	add	r2, r2, #1
   168a0:	mvn	r3, #-2147483648	; 0x80000000
   168a4:	add	r1, sp, #36	; 0x24
   168a8:	bl	18b30 <ftello64@plt+0x78d0>
   168ac:	mov	r6, r0
   168b0:	str	r0, [r4]
   168b4:	ldr	r0, [r4, #4]
   168b8:	ldr	r2, [sp, #36]	; 0x24
   168bc:	mov	r1, #0
   168c0:	sub	r2, r2, r0
   168c4:	add	r0, r6, r0, lsl #3
   168c8:	lsl	r2, r2, #3
   168cc:	bl	11170 <memset@plt>
   168d0:	ldr	r3, [sp, #36]	; 0x24
   168d4:	str	r3, [r4, #4]
   168d8:	ldr	r2, [r4, #56]	; 0x38
   168dc:	add	fp, r6, r5, lsl #3
   168e0:	ldr	r1, [r4, #20]
   168e4:	ldr	r9, [r6, r5, lsl #3]
   168e8:	ldr	r7, [fp, #4]
   168ec:	ldr	r3, [r4, #16]
   168f0:	ldr	ip, [r4, #60]	; 0x3c
   168f4:	str	r2, [sp, #12]
   168f8:	ldr	r2, [pc, #224]	; 169e0 <ftello64@plt+0x5780>
   168fc:	orr	r1, r1, #1
   16900:	str	r1, [sp, #28]
   16904:	str	r1, [sp, #4]
   16908:	str	r2, [sp, #8]
   1690c:	str	r3, [sp]
   16910:	mov	r0, r7
   16914:	mov	r1, r9
   16918:	str	ip, [sp, #16]
   1691c:	mvn	r3, #0
   16920:	mov	r2, sl
   16924:	bl	12cf0 <ftello64@plt+0x1a90>
   16928:	cmp	r9, r0
   1692c:	bhi	16994 <ftello64@plt+0x5734>
   16930:	ldr	r3, [pc, #172]	; 169e4 <ftello64@plt+0x5784>
   16934:	add	r9, r0, #1
   16938:	cmp	r7, r3
   1693c:	str	r9, [r6, r5, lsl #3]
   16940:	beq	1694c <ftello64@plt+0x56ec>
   16944:	mov	r0, r7
   16948:	bl	1a1a0 <ftello64@plt+0x8f40>
   1694c:	mov	r0, r9
   16950:	bl	18914 <ftello64@plt+0x76b4>
   16954:	ldr	ip, [r4, #60]	; 0x3c
   16958:	ldr	r3, [r4, #16]
   1695c:	ldr	lr, [r4, #56]	; 0x38
   16960:	ldr	r4, [pc, #120]	; 169e0 <ftello64@plt+0x5780>
   16964:	mov	r2, sl
   16968:	mov	r1, r9
   1696c:	str	r0, [fp, #4]
   16970:	str	r4, [sp, #8]
   16974:	ldr	r4, [sp, #28]
   16978:	str	r3, [sp]
   1697c:	str	r4, [sp, #4]
   16980:	str	ip, [sp, #16]
   16984:	str	lr, [sp, #12]
   16988:	mvn	r3, #0
   1698c:	mov	r7, r0
   16990:	bl	12cf0 <ftello64@plt+0x1a90>
   16994:	ldr	r3, [sp, #24]
   16998:	mov	r0, r7
   1699c:	str	r3, [r8]
   169a0:	add	sp, sp, #44	; 0x2c
   169a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169a8:	mov	r3, #8
   169ac:	sub	r2, r5, r2
   169b0:	str	r3, [sp]
   169b4:	add	r1, sp, #36	; 0x24
   169b8:	add	r2, r2, #1
   169bc:	mvn	r3, #-2147483648	; 0x80000000
   169c0:	bl	18b30 <ftello64@plt+0x78d0>
   169c4:	mov	r6, r0
   169c8:	ldm	r7, {r0, r1}
   169cc:	str	r6, [r4]
   169d0:	stm	r6, {r0, r1}
   169d4:	b	168b4 <ftello64@plt+0x5654>
   169d8:	bl	1123c <abort@plt>
   169dc:	andeq	lr, r2, r8, lsr #2
   169e0:	andeq	lr, r2, r0, asr #2
   169e4:	andeq	lr, r2, ip, asr #3
   169e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169ec:	sub	sp, sp, #44	; 0x2c
   169f0:	mov	sl, r0
   169f4:	bl	1114c <__errno_location@plt>
   169f8:	ldr	r4, [pc, #348]	; 16b5c <ftello64@plt+0x58fc>
   169fc:	ldr	r2, [r4, #4]
   16a00:	ldr	r5, [r4]
   16a04:	cmp	r2, #0
   16a08:	ldr	r3, [r0]
   16a0c:	mov	r8, r0
   16a10:	str	r3, [sp, #28]
   16a14:	bgt	16a70 <ftello64@plt+0x5810>
   16a18:	add	r6, r4, #8
   16a1c:	cmp	r5, r6
   16a20:	str	r2, [sp, #36]	; 0x24
   16a24:	beq	16b2c <ftello64@plt+0x58cc>
   16a28:	mov	r3, #8
   16a2c:	mov	r0, r5
   16a30:	str	r3, [sp]
   16a34:	rsb	r2, r2, #1
   16a38:	mvn	r3, #-2147483648	; 0x80000000
   16a3c:	add	r1, sp, #36	; 0x24
   16a40:	bl	18b30 <ftello64@plt+0x78d0>
   16a44:	mov	r5, r0
   16a48:	str	r0, [r4]
   16a4c:	ldr	r0, [r4, #4]
   16a50:	ldr	r2, [sp, #36]	; 0x24
   16a54:	mov	r1, #0
   16a58:	sub	r2, r2, r0
   16a5c:	add	r0, r5, r0, lsl #3
   16a60:	lsl	r2, r2, #3
   16a64:	bl	11170 <memset@plt>
   16a68:	ldr	r3, [sp, #36]	; 0x24
   16a6c:	str	r3, [r4, #4]
   16a70:	ldr	r7, [r4, #20]
   16a74:	ldr	r9, [r5]
   16a78:	ldr	r6, [r5, #4]
   16a7c:	ldr	r2, [r4, #56]	; 0x38
   16a80:	ldr	r3, [r4, #16]
   16a84:	ldr	ip, [r4, #60]	; 0x3c
   16a88:	ldr	fp, [pc, #208]	; 16b60 <ftello64@plt+0x5900>
   16a8c:	orr	r7, r7, #1
   16a90:	str	r2, [sp, #12]
   16a94:	str	r3, [sp]
   16a98:	str	r7, [sp, #4]
   16a9c:	mov	r1, r9
   16aa0:	mov	r0, r6
   16aa4:	str	ip, [sp, #16]
   16aa8:	str	fp, [sp, #8]
   16aac:	mvn	r3, #0
   16ab0:	mov	r2, sl
   16ab4:	bl	12cf0 <ftello64@plt+0x1a90>
   16ab8:	cmp	r9, r0
   16abc:	bhi	16b18 <ftello64@plt+0x58b8>
   16ac0:	ldr	r3, [pc, #156]	; 16b64 <ftello64@plt+0x5904>
   16ac4:	add	r9, r0, #1
   16ac8:	cmp	r6, r3
   16acc:	str	r9, [r5]
   16ad0:	beq	16adc <ftello64@plt+0x587c>
   16ad4:	mov	r0, r6
   16ad8:	bl	1a1a0 <ftello64@plt+0x8f40>
   16adc:	mov	r0, r9
   16ae0:	bl	18914 <ftello64@plt+0x76b4>
   16ae4:	ldr	ip, [r4, #60]	; 0x3c
   16ae8:	ldr	r3, [r4, #16]
   16aec:	ldr	lr, [r4, #56]	; 0x38
   16af0:	mov	r2, sl
   16af4:	mov	r1, r9
   16af8:	str	r0, [r5, #4]
   16afc:	str	r3, [sp]
   16b00:	stmib	sp, {r7, fp}
   16b04:	str	ip, [sp, #16]
   16b08:	str	lr, [sp, #12]
   16b0c:	mvn	r3, #0
   16b10:	mov	r6, r0
   16b14:	bl	12cf0 <ftello64@plt+0x1a90>
   16b18:	ldr	r3, [sp, #28]
   16b1c:	mov	r0, r6
   16b20:	str	r3, [r8]
   16b24:	add	sp, sp, #44	; 0x2c
   16b28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b2c:	mov	r3, #8
   16b30:	str	r3, [sp]
   16b34:	add	r1, sp, #36	; 0x24
   16b38:	rsb	r2, r2, #1
   16b3c:	mvn	r3, #-2147483648	; 0x80000000
   16b40:	mov	r0, #0
   16b44:	bl	18b30 <ftello64@plt+0x78d0>
   16b48:	mov	r5, r0
   16b4c:	ldm	r6, {r0, r1}
   16b50:	str	r5, [r4]
   16b54:	stm	r5, {r0, r1}
   16b58:	b	16a4c <ftello64@plt+0x57ec>
   16b5c:	andeq	lr, r2, r8, lsr #2
   16b60:	andeq	lr, r2, r0, asr #2
   16b64:	andeq	lr, r2, ip, asr #3
   16b68:	push	{r4, r5, r6, lr}
   16b6c:	mov	r6, r0
   16b70:	mov	r0, #24
   16b74:	bl	188ec <ftello64@plt+0x768c>
   16b78:	mov	r4, #0
   16b7c:	mov	r5, #0
   16b80:	str	r6, [r0]
   16b84:	strd	r4, [r0, #16]
   16b88:	strd	r4, [r0, #8]
   16b8c:	pop	{r4, r5, r6, pc}
   16b90:	push	{r4, lr}
   16b94:	bl	173f0 <ftello64@plt+0x6190>
   16b98:	subs	r4, r0, #0
   16b9c:	beq	16bc0 <ftello64@plt+0x5960>
   16ba0:	mov	r0, #24
   16ba4:	bl	188ec <ftello64@plt+0x768c>
   16ba8:	mov	r2, #0
   16bac:	mov	r3, #0
   16bb0:	str	r4, [r0]
   16bb4:	strd	r2, [r0, #16]
   16bb8:	strd	r2, [r0, #8]
   16bbc:	pop	{r4, pc}
   16bc0:	mov	r0, r4
   16bc4:	pop	{r4, pc}
   16bc8:	ldr	r0, [r0]
   16bcc:	bx	lr
   16bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bd4:	mov	r8, r2
   16bd8:	sub	sp, sp, #164	; 0xa4
   16bdc:	ldr	r2, [r0]
   16be0:	mov	r9, r3
   16be4:	str	r2, [sp, #144]	; 0x90
   16be8:	ldrd	r4, [r0, #8]
   16bec:	adds	r2, r8, #1
   16bf0:	ldrd	sl, [r0, #16]
   16bf4:	adc	r3, r9, #0
   16bf8:	str	r0, [sp, #148]	; 0x94
   16bfc:	strd	r2, [sp, #128]	; 0x80
   16c00:	cmp	fp, r9
   16c04:	cmpeq	sl, r8
   16c08:	bcs	16f3c <ftello64@plt+0x5cdc>
   16c0c:	mov	r0, sl
   16c10:	mov	r1, fp
   16c14:	mov	r2, #0
   16c18:	lsl	r7, r1, #8
   16c1c:	lsl	r6, r0, #8
   16c20:	orr	r7, r7, r0, lsr #24
   16c24:	adds	r0, r6, #255	; 0xff
   16c28:	adc	r1, r7, #0
   16c2c:	cmp	r9, r1
   16c30:	cmpeq	r8, r0
   16c34:	add	r2, r2, #1
   16c38:	bhi	16c18 <ftello64@plt+0x59b8>
   16c3c:	lsl	r3, fp, #8
   16c40:	orr	r3, r3, sl, lsr #24
   16c44:	str	r3, [sp, #28]
   16c48:	lsl	r3, r5, #8
   16c4c:	str	r3, [sp, #20]
   16c50:	lsl	r3, sl, #8
   16c54:	str	r3, [sp, #24]
   16c58:	ldr	r3, [sp, #20]
   16c5c:	add	r1, sp, #152	; 0x98
   16c60:	orr	r3, r3, r4, lsr #24
   16c64:	str	r3, [sp, #20]
   16c68:	ldr	r0, [sp, #144]	; 0x90
   16c6c:	lsl	r3, r4, #8
   16c70:	str	r3, [sp, #16]
   16c74:	bl	17558 <ftello64@plt+0x62f8>
   16c78:	ldrd	sl, [sp, #24]
   16c7c:	ldrb	r4, [sp, #152]	; 0x98
   16c80:	ldrd	r2, [sp, #16]
   16c84:	adds	sl, sl, #255	; 0xff
   16c88:	adc	fp, fp, #0
   16c8c:	mov	r5, #0
   16c90:	adds	r2, r2, r4
   16c94:	adc	r3, r3, r5
   16c98:	cmp	r9, fp
   16c9c:	cmpeq	r8, sl
   16ca0:	mov	r4, r2
   16ca4:	mov	r5, r3
   16ca8:	bls	16f3c <ftello64@plt+0x5cdc>
   16cac:	lsl	r3, fp, #8
   16cb0:	orr	r3, r3, sl, lsr #24
   16cb4:	str	r3, [sp, #44]	; 0x2c
   16cb8:	lsl	r3, r5, #8
   16cbc:	str	r3, [sp, #36]	; 0x24
   16cc0:	lsl	r3, sl, #8
   16cc4:	str	r3, [sp, #40]	; 0x28
   16cc8:	ldr	r3, [sp, #36]	; 0x24
   16ccc:	ldrd	sl, [sp, #40]	; 0x28
   16cd0:	orr	r3, r3, r2, lsr #24
   16cd4:	str	r3, [sp, #36]	; 0x24
   16cd8:	lsl	r3, r2, #8
   16cdc:	str	r3, [sp, #32]
   16ce0:	ldrb	r4, [sp, #153]	; 0x99
   16ce4:	ldrd	r2, [sp, #32]
   16ce8:	adds	sl, sl, #255	; 0xff
   16cec:	adc	fp, fp, #0
   16cf0:	mov	r5, #0
   16cf4:	adds	r2, r2, r4
   16cf8:	adc	r3, r3, r5
   16cfc:	cmp	r9, fp
   16d00:	cmpeq	r8, sl
   16d04:	mov	r4, r2
   16d08:	mov	r5, r3
   16d0c:	bls	16f3c <ftello64@plt+0x5cdc>
   16d10:	lsl	r3, fp, #8
   16d14:	orr	r3, r3, sl, lsr #24
   16d18:	str	r3, [sp, #60]	; 0x3c
   16d1c:	lsl	r3, r5, #8
   16d20:	str	r3, [sp, #52]	; 0x34
   16d24:	lsl	r3, sl, #8
   16d28:	str	r3, [sp, #56]	; 0x38
   16d2c:	ldr	r3, [sp, #52]	; 0x34
   16d30:	ldrd	sl, [sp, #56]	; 0x38
   16d34:	orr	r3, r3, r2, lsr #24
   16d38:	str	r3, [sp, #52]	; 0x34
   16d3c:	lsl	r3, r2, #8
   16d40:	str	r3, [sp, #48]	; 0x30
   16d44:	ldrb	r4, [sp, #154]	; 0x9a
   16d48:	ldrd	r2, [sp, #48]	; 0x30
   16d4c:	adds	sl, sl, #255	; 0xff
   16d50:	adc	fp, fp, #0
   16d54:	mov	r5, #0
   16d58:	adds	r2, r2, r4
   16d5c:	adc	r3, r3, r5
   16d60:	cmp	r9, fp
   16d64:	cmpeq	r8, sl
   16d68:	mov	r4, r2
   16d6c:	mov	r5, r3
   16d70:	bls	16f3c <ftello64@plt+0x5cdc>
   16d74:	lsl	r3, fp, #8
   16d78:	orr	r3, r3, sl, lsr #24
   16d7c:	str	r3, [sp, #76]	; 0x4c
   16d80:	lsl	r3, r5, #8
   16d84:	str	r3, [sp, #68]	; 0x44
   16d88:	lsl	r3, sl, #8
   16d8c:	str	r3, [sp, #72]	; 0x48
   16d90:	ldr	r3, [sp, #68]	; 0x44
   16d94:	ldrd	sl, [sp, #72]	; 0x48
   16d98:	orr	r3, r3, r2, lsr #24
   16d9c:	str	r3, [sp, #68]	; 0x44
   16da0:	lsl	r3, r2, #8
   16da4:	str	r3, [sp, #64]	; 0x40
   16da8:	ldrb	r4, [sp, #155]	; 0x9b
   16dac:	ldrd	r2, [sp, #64]	; 0x40
   16db0:	adds	sl, sl, #255	; 0xff
   16db4:	adc	fp, fp, #0
   16db8:	mov	r5, #0
   16dbc:	adds	r2, r2, r4
   16dc0:	adc	r3, r3, r5
   16dc4:	cmp	r9, fp
   16dc8:	cmpeq	r8, sl
   16dcc:	mov	r4, r2
   16dd0:	mov	r5, r3
   16dd4:	bls	16f3c <ftello64@plt+0x5cdc>
   16dd8:	lsl	r3, fp, #8
   16ddc:	orr	r3, r3, sl, lsr #24
   16de0:	str	r3, [sp, #92]	; 0x5c
   16de4:	lsl	r3, r5, #8
   16de8:	str	r3, [sp, #84]	; 0x54
   16dec:	lsl	r3, sl, #8
   16df0:	str	r3, [sp, #88]	; 0x58
   16df4:	ldr	r3, [sp, #84]	; 0x54
   16df8:	ldrd	sl, [sp, #88]	; 0x58
   16dfc:	orr	r3, r3, r2, lsr #24
   16e00:	str	r3, [sp, #84]	; 0x54
   16e04:	lsl	r3, r2, #8
   16e08:	str	r3, [sp, #80]	; 0x50
   16e0c:	ldrb	r4, [sp, #156]	; 0x9c
   16e10:	ldrd	r2, [sp, #80]	; 0x50
   16e14:	adds	sl, sl, #255	; 0xff
   16e18:	adc	fp, fp, #0
   16e1c:	mov	r5, #0
   16e20:	adds	r2, r2, r4
   16e24:	adc	r3, r3, r5
   16e28:	cmp	r9, fp
   16e2c:	cmpeq	r8, sl
   16e30:	mov	r4, r2
   16e34:	mov	r5, r3
   16e38:	bls	16f3c <ftello64@plt+0x5cdc>
   16e3c:	lsl	r3, fp, #8
   16e40:	orr	r3, r3, sl, lsr #24
   16e44:	str	r3, [sp, #108]	; 0x6c
   16e48:	lsl	r3, r5, #8
   16e4c:	str	r3, [sp, #100]	; 0x64
   16e50:	lsl	r3, sl, #8
   16e54:	str	r3, [sp, #104]	; 0x68
   16e58:	ldr	r3, [sp, #100]	; 0x64
   16e5c:	ldrd	sl, [sp, #104]	; 0x68
   16e60:	orr	r3, r3, r2, lsr #24
   16e64:	str	r3, [sp, #100]	; 0x64
   16e68:	lsl	r3, r2, #8
   16e6c:	str	r3, [sp, #96]	; 0x60
   16e70:	ldrb	r4, [sp, #157]	; 0x9d
   16e74:	ldrd	r2, [sp, #96]	; 0x60
   16e78:	adds	sl, sl, #255	; 0xff
   16e7c:	adc	fp, fp, #0
   16e80:	mov	r5, #0
   16e84:	adds	r2, r2, r4
   16e88:	adc	r3, r3, r5
   16e8c:	cmp	r9, fp
   16e90:	cmpeq	r8, sl
   16e94:	mov	r4, r2
   16e98:	mov	r5, r3
   16e9c:	bls	16f3c <ftello64@plt+0x5cdc>
   16ea0:	lsl	r3, fp, #8
   16ea4:	orr	r3, r3, sl, lsr #24
   16ea8:	str	r3, [sp, #124]	; 0x7c
   16eac:	lsl	r3, r5, #8
   16eb0:	str	r3, [sp, #116]	; 0x74
   16eb4:	lsl	r3, sl, #8
   16eb8:	str	r3, [sp, #120]	; 0x78
   16ebc:	ldr	r3, [sp, #116]	; 0x74
   16ec0:	ldrd	sl, [sp, #120]	; 0x78
   16ec4:	orr	r3, r3, r2, lsr #24
   16ec8:	str	r3, [sp, #116]	; 0x74
   16ecc:	lsl	r3, r2, #8
   16ed0:	str	r3, [sp, #112]	; 0x70
   16ed4:	ldrb	r4, [sp, #158]	; 0x9e
   16ed8:	ldrd	r2, [sp, #112]	; 0x70
   16edc:	adds	sl, sl, #255	; 0xff
   16ee0:	adc	fp, fp, #0
   16ee4:	mov	r5, #0
   16ee8:	adds	r2, r2, r4
   16eec:	adc	r3, r3, r5
   16ef0:	cmp	r9, fp
   16ef4:	cmpeq	r8, sl
   16ef8:	mov	r4, r2
   16efc:	mov	r5, r3
   16f00:	bls	16f3c <ftello64@plt+0x5cdc>
   16f04:	lsl	r3, r3, #8
   16f08:	orr	r3, r3, r2, lsr #24
   16f0c:	str	r3, [sp, #12]
   16f10:	lsl	r3, r2, #8
   16f14:	str	r3, [sp, #8]
   16f18:	ldrb	r4, [sp, #159]	; 0x9f
   16f1c:	ldrd	r2, [sp, #8]
   16f20:	mov	r5, #0
   16f24:	mvn	sl, #0
   16f28:	adds	r2, r2, r4
   16f2c:	adc	r3, r3, r5
   16f30:	mov	fp, sl
   16f34:	mov	r4, r2
   16f38:	mov	r5, r3
   16f3c:	cmp	fp, r9
   16f40:	cmpeq	sl, r8
   16f44:	beq	16fa8 <ftello64@plt+0x5d48>
   16f48:	subs	r2, sl, r8
   16f4c:	sbc	r3, fp, r9
   16f50:	mov	r0, r2
   16f54:	strd	r2, [sp, #136]	; 0x88
   16f58:	mov	r1, r3
   16f5c:	ldrd	r2, [sp, #128]	; 0x80
   16f60:	bl	1c278 <ftello64@plt+0xb018>
   16f64:	mov	r0, r4
   16f68:	mov	r1, r5
   16f6c:	strd	r2, [sp]
   16f70:	ldrd	r2, [sp, #128]	; 0x80
   16f74:	bl	1c278 <ftello64@plt+0xb018>
   16f78:	ldrd	r0, [sp]
   16f7c:	subs	r0, sl, r0
   16f80:	sbc	r1, fp, r1
   16f84:	cmp	r5, r1
   16f88:	cmpeq	r4, r0
   16f8c:	bls	16fcc <ftello64@plt+0x5d6c>
   16f90:	ldrd	sl, [sp]
   16f94:	mov	r4, r2
   16f98:	mov	r5, r3
   16f9c:	subs	sl, sl, #1
   16fa0:	sbc	fp, fp, #0
   16fa4:	b	16c00 <ftello64@plt+0x59a0>
   16fa8:	ldr	r1, [sp, #148]	; 0x94
   16fac:	mov	r2, #0
   16fb0:	mov	r3, #0
   16fb4:	mov	r0, r4
   16fb8:	strd	r2, [r1, #16]
   16fbc:	strd	r2, [r1, #8]
   16fc0:	mov	r1, r5
   16fc4:	add	sp, sp, #164	; 0xa4
   16fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16fcc:	mov	r0, r4
   16fd0:	mov	r1, r5
   16fd4:	ldrd	r4, [sp, #128]	; 0x80
   16fd8:	mov	r8, r2
   16fdc:	mov	r7, r3
   16fe0:	mov	r2, r4
   16fe4:	mov	r3, r5
   16fe8:	bl	1c278 <ftello64@plt+0xb018>
   16fec:	ldr	r6, [sp, #148]	; 0x94
   16ff0:	mov	r2, r4
   16ff4:	mov	r3, r5
   16ff8:	mov	r4, r8
   16ffc:	mov	r5, r7
   17000:	strd	r0, [r6, #8]
   17004:	ldrd	r0, [sp, #136]	; 0x88
   17008:	bl	1c278 <ftello64@plt+0xb018>
   1700c:	strd	r0, [r6, #16]
   17010:	mov	r0, r4
   17014:	mov	r1, r5
   17018:	add	sp, sp, #164	; 0xa4
   1701c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17020:	push	{r4, lr}
   17024:	mvn	r2, #0
   17028:	mov	r4, r0
   1702c:	mov	r1, #24
   17030:	bl	111dc <__explicit_bzero_chk@plt>
   17034:	mov	r0, r4
   17038:	pop	{r4, lr}
   1703c:	b	1a1a0 <ftello64@plt+0x8f40>
   17040:	push	{r4, r5, r6, r7, r8, lr}
   17044:	mov	r4, r0
   17048:	ldr	r0, [r0]
   1704c:	bl	176b0 <ftello64@plt+0x6450>
   17050:	mov	r6, r0
   17054:	bl	1114c <__errno_location@plt>
   17058:	mvn	r2, #0
   1705c:	mov	r1, #24
   17060:	ldr	r7, [r0]
   17064:	mov	r5, r0
   17068:	mov	r0, r4
   1706c:	bl	111dc <__explicit_bzero_chk@plt>
   17070:	mov	r0, r4
   17074:	bl	1a1a0 <ftello64@plt+0x8f40>
   17078:	str	r7, [r5]
   1707c:	mov	r0, r6
   17080:	pop	{r4, r5, r6, r7, r8, pc}
   17084:	push	{r4, lr}
   17088:	ldr	r0, [r0]
   1708c:	bl	1c018 <ftello64@plt+0xadb8>
   17090:	mov	r0, r1
   17094:	pop	{r4, pc}
   17098:	ldr	r0, [r0]
   1709c:	ldr	r3, [r1]
   170a0:	sub	r0, r0, r3
   170a4:	clz	r0, r0
   170a8:	lsr	r0, r0, #5
   170ac:	bx	lr
   170b0:	cmp	r1, #0
   170b4:	beq	170e8 <ftello64@plt+0x5e88>
   170b8:	clz	r2, r1
   170bc:	rsb	r2, r2, #32
   170c0:	push	{r4, r5}
   170c4:	asr	r5, r2, #31
   170c8:	umull	r2, r3, r2, r0
   170cc:	mla	r3, r0, r5, r3
   170d0:	adds	r2, r2, #7
   170d4:	adc	r3, r3, #0
   170d8:	lsr	r0, r2, #3
   170dc:	orr	r0, r0, r3, lsl #29
   170e0:	pop	{r4, r5}
   170e4:	bx	lr
   170e8:	mov	r0, r1
   170ec:	bx	lr
   170f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170f4:	subs	sl, r1, #0
   170f8:	sub	sp, sp, #44	; 0x2c
   170fc:	beq	172b0 <ftello64@plt+0x6050>
   17100:	cmp	sl, #1
   17104:	mov	r8, r2
   17108:	mov	r9, r0
   1710c:	bne	17140 <ftello64@plt+0x5ee0>
   17110:	mov	r0, #4
   17114:	bl	188ec <ftello64@plt+0x768c>
   17118:	subs	r2, r8, #1
   1711c:	mov	r3, #0
   17120:	sbc	r3, r3, #0
   17124:	mov	r7, r0
   17128:	mov	r0, r9
   1712c:	bl	16bd0 <ftello64@plt+0x5970>
   17130:	str	r0, [r7]
   17134:	mov	r0, r7
   17138:	add	sp, sp, #44	; 0x2c
   1713c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17140:	cmp	r2, #131072	; 0x20000
   17144:	bcs	172c0 <ftello64@plt+0x6060>
   17148:	mov	r1, #4
   1714c:	mov	r0, r2
   17150:	bl	189d0 <ftello64@plt+0x7770>
   17154:	cmp	r8, #0
   17158:	mov	r7, r0
   1715c:	beq	17178 <ftello64@plt+0x5f18>
   17160:	sub	r2, r7, #4
   17164:	mov	r3, #0
   17168:	str	r3, [r2, #4]!
   1716c:	add	r3, r3, #1
   17170:	cmp	r8, r3
   17174:	bne	17168 <ftello64@plt+0x5f08>
   17178:	cmp	sl, #0
   1717c:	beq	17290 <ftello64@plt+0x6030>
   17180:	mov	r3, #0
   17184:	str	r3, [sp, #12]
   17188:	str	r3, [sp, #16]
   1718c:	mov	r4, #0
   17190:	mov	r5, r7
   17194:	b	171b8 <ftello64@plt+0x5f58>
   17198:	ldr	r3, [r5]
   1719c:	ldr	r2, [r7, r6, lsl #2]
   171a0:	add	r4, r4, #1
   171a4:	cmp	sl, r4
   171a8:	str	r2, [r5]
   171ac:	str	r3, [r7, r6, lsl #2]
   171b0:	add	r5, r5, #4
   171b4:	bls	17284 <ftello64@plt+0x6024>
   171b8:	sub	r2, r8, r4
   171bc:	subs	r2, r2, #1
   171c0:	mov	r3, #0
   171c4:	sbc	r3, r3, #0
   171c8:	mov	r0, r9
   171cc:	bl	16bd0 <ftello64@plt+0x5970>
   171d0:	ldr	r3, [sp, #12]
   171d4:	cmp	r3, #0
   171d8:	add	r6, r4, r0
   171dc:	beq	17198 <ftello64@plt+0x5f38>
   171e0:	mov	r3, #0
   171e4:	add	r1, sp, #32
   171e8:	ldr	r0, [sp, #16]
   171ec:	str	r3, [sp, #36]	; 0x24
   171f0:	str	r4, [sp, #32]
   171f4:	bl	1b5a4 <ftello64@plt+0xa344>
   171f8:	mov	r3, #0
   171fc:	add	r1, sp, #24
   17200:	str	r6, [sp, #24]
   17204:	str	r3, [sp, #28]
   17208:	mov	fp, r0
   1720c:	ldr	r0, [sp, #16]
   17210:	bl	1b5a4 <ftello64@plt+0xa344>
   17214:	cmp	fp, #0
   17218:	mov	r2, r0
   1721c:	beq	17358 <ftello64@plt+0x60f8>
   17220:	cmp	r2, #0
   17224:	beq	17340 <ftello64@plt+0x60e0>
   17228:	ldr	r6, [r2, #4]
   1722c:	ldr	r0, [fp, #4]
   17230:	str	r6, [fp, #4]
   17234:	ldr	r6, [sp, #16]
   17238:	str	r0, [r2, #4]
   1723c:	mov	r1, fp
   17240:	mov	r0, r6
   17244:	str	r2, [sp, #20]
   17248:	bl	1b2e0 <ftello64@plt+0xa080>
   1724c:	cmp	r0, #0
   17250:	beq	17378 <ftello64@plt+0x6118>
   17254:	ldr	r2, [sp, #20]
   17258:	mov	r0, r6
   1725c:	mov	r1, r2
   17260:	bl	1b2e0 <ftello64@plt+0xa080>
   17264:	cmp	r0, #0
   17268:	beq	17378 <ftello64@plt+0x6118>
   1726c:	ldr	r3, [fp, #4]
   17270:	add	r4, r4, #1
   17274:	cmp	sl, r4
   17278:	str	r3, [r5]
   1727c:	add	r5, r5, #4
   17280:	bhi	171b8 <ftello64@plt+0x5f58>
   17284:	ldr	r3, [sp, #12]
   17288:	cmp	r3, #0
   1728c:	bne	1732c <ftello64@plt+0x60cc>
   17290:	mov	r1, sl
   17294:	mov	r0, r7
   17298:	mov	r2, #4
   1729c:	bl	18978 <ftello64@plt+0x7718>
   172a0:	mov	r7, r0
   172a4:	mov	r0, r7
   172a8:	add	sp, sp, #44	; 0x2c
   172ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   172b0:	mov	r7, sl
   172b4:	mov	r0, r7
   172b8:	add	sp, sp, #44	; 0x2c
   172bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   172c0:	mov	r0, r2
   172c4:	bl	1be2c <ftello64@plt+0xabcc>
   172c8:	cmp	r0, #31
   172cc:	bhi	172e4 <ftello64@plt+0x6084>
   172d0:	mov	r1, #4
   172d4:	mov	r0, r8
   172d8:	bl	189d0 <ftello64@plt+0x7770>
   172dc:	mov	r7, r0
   172e0:	b	17160 <ftello64@plt+0x5f00>
   172e4:	ldr	r2, [pc, #144]	; 1737c <ftello64@plt+0x611c>
   172e8:	ldr	r3, [pc, #144]	; 17380 <ftello64@plt+0x6120>
   172ec:	str	r2, [sp]
   172f0:	mov	r1, #0
   172f4:	ldr	r2, [pc, #136]	; 17384 <ftello64@plt+0x6124>
   172f8:	lsl	r0, sl, #1
   172fc:	bl	1a978 <ftello64@plt+0x9718>
   17300:	subs	r3, r0, #0
   17304:	str	r3, [sp, #16]
   17308:	beq	17378 <ftello64@plt+0x6118>
   1730c:	mov	r1, #4
   17310:	mov	r0, sl
   17314:	bl	189d0 <ftello64@plt+0x7770>
   17318:	cmp	sl, #0
   1731c:	movne	r3, #1
   17320:	mov	r7, r0
   17324:	strne	r3, [sp, #12]
   17328:	bne	1718c <ftello64@plt+0x5f2c>
   1732c:	ldr	r0, [sp, #16]
   17330:	bl	1ac68 <ftello64@plt+0x9a08>
   17334:	mov	r0, r7
   17338:	add	sp, sp, #44	; 0x2c
   1733c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17340:	mov	r0, #8
   17344:	bl	188ec <ftello64@plt+0x768c>
   17348:	mov	r2, r0
   1734c:	str	r6, [r0, #4]
   17350:	str	r6, [r0]
   17354:	b	1722c <ftello64@plt+0x5fcc>
   17358:	str	r0, [sp, #20]
   1735c:	mov	r0, #8
   17360:	bl	188ec <ftello64@plt+0x768c>
   17364:	ldr	r2, [sp, #20]
   17368:	mov	fp, r0
   1736c:	str	r4, [r0, #4]
   17370:	str	r4, [r0]
   17374:	b	17220 <ftello64@plt+0x5fc0>
   17378:	bl	18f34 <ftello64@plt+0x7cd4>
   1737c:	andeq	sl, r1, r0, lsr #3
   17380:	muleq	r1, r8, r0
   17384:	andeq	r7, r1, r4, lsl #1
   17388:	subs	r5, r0, #0
   1738c:	push	{r7, lr}
   17390:	beq	173e0 <ftello64@plt+0x6180>
   17394:	ldr	r3, [pc, #72]	; 173e4 <ftello64@plt+0x6184>
   17398:	ldr	r6, [r3]
   1739c:	bl	1114c <__errno_location@plt>
   173a0:	mov	r2, #5
   173a4:	ldr	r4, [r0]
   173a8:	cmp	r4, #0
   173ac:	moveq	r0, r4
   173b0:	ldreq	r1, [pc, #48]	; 173e8 <ftello64@plt+0x6188>
   173b4:	ldrne	r1, [pc, #48]	; 173ec <ftello64@plt+0x618c>
   173b8:	movne	r0, #0
   173bc:	bl	11020 <dcgettext@plt>
   173c0:	mov	r7, r0
   173c4:	mov	r0, r5
   173c8:	bl	169e8 <ftello64@plt+0x5788>
   173cc:	mov	r2, r7
   173d0:	mov	r1, r4
   173d4:	mov	r3, r0
   173d8:	mov	r0, r6
   173dc:	bl	110bc <error@plt>
   173e0:	bl	1123c <abort@plt>
   173e4:	andeq	lr, r2, r4, lsr #2
   173e8:	andeq	ip, r1, r8, lsl #26
   173ec:	andeq	ip, r1, r8, lsl sp
   173f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   173f4:	subs	r5, r1, #0
   173f8:	beq	17458 <ftello64@plt+0x61f8>
   173fc:	cmp	r0, #0
   17400:	mov	r4, r0
   17404:	beq	17478 <ftello64@plt+0x6218>
   17408:	ldr	r1, [pc, #300]	; 1753c <ftello64@plt+0x62dc>
   1740c:	bl	1a108 <ftello64@plt+0x8ea8>
   17410:	subs	r6, r0, #0
   17414:	beq	17524 <ftello64@plt+0x62c4>
   17418:	ldr	r0, [pc, #288]	; 17540 <ftello64@plt+0x62e0>
   1741c:	bl	188ec <ftello64@plt+0x768c>
   17420:	ldr	r2, [pc, #284]	; 17544 <ftello64@plt+0x62e4>
   17424:	cmp	r5, #2048	; 0x800
   17428:	movcc	r3, r5
   1742c:	movcs	r3, #2048	; 0x800
   17430:	mov	r7, r0
   17434:	str	r6, [r0]
   17438:	str	r4, [r0, #8]
   1743c:	add	r1, r7, #12
   17440:	str	r2, [r7, #4]
   17444:	mov	r0, r6
   17448:	mov	r2, #0
   1744c:	bl	11164 <setvbuf@plt>
   17450:	mov	r0, r7
   17454:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17458:	ldr	r0, [pc, #224]	; 17540 <ftello64@plt+0x62e0>
   1745c:	bl	188ec <ftello64@plt+0x768c>
   17460:	ldr	r3, [pc, #220]	; 17544 <ftello64@plt+0x62e4>
   17464:	mov	r7, r0
   17468:	str	r5, [r0]
   1746c:	stmib	r0, {r3, r5}
   17470:	mov	r0, r7
   17474:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17478:	ldr	r0, [pc, #192]	; 17540 <ftello64@plt+0x62e0>
   1747c:	bl	188ec <ftello64@plt+0x768c>
   17480:	ldr	r3, [pc, #188]	; 17544 <ftello64@plt+0x62e4>
   17484:	add	r8, r0, #16
   17488:	cmp	r5, #1024	; 0x400
   1748c:	addls	r5, r8, r5
   17490:	addhi	r5, r8, #1024	; 0x400
   17494:	cmp	r8, r5
   17498:	mov	r7, r0
   1749c:	str	r4, [r0]
   174a0:	str	r4, [r0, #8]
   174a4:	str	r4, [r0, #12]
   174a8:	str	r3, [r0, #4]
   174ac:	bcs	1752c <ftello64@plt+0x62cc>
   174b0:	mov	r6, r4
   174b4:	mov	r4, r8
   174b8:	b	174c4 <ftello64@plt+0x6264>
   174bc:	cmp	r5, r4
   174c0:	bls	1752c <ftello64@plt+0x62cc>
   174c4:	sub	r1, r5, r4
   174c8:	mov	r0, r4
   174cc:	mov	r2, r6
   174d0:	bl	11224 <getrandom@plt>
   174d4:	cmp	r0, #0
   174d8:	addge	r4, r4, r0
   174dc:	bge	174bc <ftello64@plt+0x625c>
   174e0:	bl	1114c <__errno_location@plt>
   174e4:	ldr	sl, [r0]
   174e8:	mov	r9, r0
   174ec:	cmp	sl, #4
   174f0:	beq	174bc <ftello64@plt+0x625c>
   174f4:	ldr	r2, [pc, #68]	; 17540 <ftello64@plt+0x62e0>
   174f8:	ldr	r4, [r7]
   174fc:	mov	r1, r2
   17500:	mov	r0, r7
   17504:	bl	111dc <__explicit_bzero_chk@plt>
   17508:	mov	r0, r7
   1750c:	bl	1a1a0 <ftello64@plt+0x8f40>
   17510:	cmp	r4, #0
   17514:	beq	17520 <ftello64@plt+0x62c0>
   17518:	mov	r0, r4
   1751c:	bl	12528 <ftello64@plt+0x12c8>
   17520:	str	sl, [r9]
   17524:	mov	r7, #0
   17528:	b	17450 <ftello64@plt+0x61f0>
   1752c:	mov	r0, r8
   17530:	bl	1790c <ftello64@plt+0x66ac>
   17534:	mov	r0, r7
   17538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1753c:	andeq	ip, r1, r8, lsr #26
   17540:	andeq	r0, r0, ip, lsl r8
   17544:	andeq	r7, r1, r8, lsl #7
   17548:	str	r1, [r0, #4]
   1754c:	bx	lr
   17550:	str	r1, [r0, #8]
   17554:	bx	lr
   17558:	ldr	r3, [r0]
   1755c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17560:	sub	sp, sp, #8
   17564:	cmp	r3, #0
   17568:	mov	r6, r0
   1756c:	mov	r5, r1
   17570:	mov	r4, r2
   17574:	str	r3, [sp, #4]
   17578:	beq	175dc <ftello64@plt+0x637c>
   1757c:	bl	1114c <__errno_location@plt>
   17580:	mov	r8, #1
   17584:	ldr	r3, [sp, #4]
   17588:	mov	r7, r0
   1758c:	b	175b4 <ftello64@plt+0x6354>
   17590:	ldr	r3, [r6]
   17594:	ldr	r1, [r6, #4]
   17598:	ldr	r0, [r6, #8]
   1759c:	ldr	r3, [r3]
   175a0:	ands	r3, r3, #32
   175a4:	movne	r3, r2
   175a8:	str	r3, [r7]
   175ac:	blx	r1
   175b0:	ldr	r3, [r6]
   175b4:	mov	r2, r4
   175b8:	mov	r0, r5
   175bc:	mov	r1, r8
   175c0:	bl	11218 <fread_unlocked@plt>
   175c4:	ldr	r2, [r7]
   175c8:	subs	r4, r4, r0
   175cc:	add	r5, r5, r0
   175d0:	bne	17590 <ftello64@plt+0x6330>
   175d4:	add	sp, sp, #8
   175d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   175dc:	ldr	r7, [r0, #12]
   175e0:	add	r9, r0, #12
   175e4:	cmp	r2, r7
   175e8:	add	r9, r9, #1040	; 0x410
   175ec:	addhi	r8, r0, #16
   175f0:	movhi	sl, #1024	; 0x400
   175f4:	bls	176a4 <ftello64@plt+0x6444>
   175f8:	rsb	r1, r7, #1024	; 0x400
   175fc:	mov	r0, r5
   17600:	add	r1, r9, r1
   17604:	mov	r2, r7
   17608:	add	r5, r5, r7
   1760c:	bl	10fcc <memcpy@plt>
   17610:	tst	r5, #3
   17614:	sub	r4, r4, r7
   17618:	bne	17688 <ftello64@plt+0x6428>
   1761c:	ldr	r7, [pc, #136]	; 176ac <ftello64@plt+0x644c>
   17620:	cmp	r4, r7
   17624:	bhi	17634 <ftello64@plt+0x63d4>
   17628:	b	17658 <ftello64@plt+0x63f8>
   1762c:	cmp	r4, r7
   17630:	bls	17658 <ftello64@plt+0x63f8>
   17634:	mov	r1, r5
   17638:	mov	r0, r8
   1763c:	bl	176e8 <ftello64@plt+0x6488>
   17640:	subs	r4, r4, #1024	; 0x400
   17644:	add	r5, r5, #1024	; 0x400
   17648:	bne	1762c <ftello64@plt+0x63cc>
   1764c:	str	r4, [r6, #12]
   17650:	add	sp, sp, #8
   17654:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17658:	mov	r0, r8
   1765c:	mov	r1, r9
   17660:	bl	176e8 <ftello64@plt+0x6488>
   17664:	mov	r1, #0
   17668:	mov	r7, #1024	; 0x400
   1766c:	mov	r2, r4
   17670:	add	r1, r9, r1
   17674:	mov	r0, r5
   17678:	sub	r4, r7, r4
   1767c:	bl	10fcc <memcpy@plt>
   17680:	str	r4, [r6, #12]
   17684:	b	175d4 <ftello64@plt+0x6374>
   17688:	mov	r1, r9
   1768c:	mov	r0, r8
   17690:	bl	176e8 <ftello64@plt+0x6488>
   17694:	cmp	r4, #1024	; 0x400
   17698:	mov	r7, sl
   1769c:	bhi	175f8 <ftello64@plt+0x6398>
   176a0:	b	17664 <ftello64@plt+0x6404>
   176a4:	rsb	r1, r7, #1024	; 0x400
   176a8:	b	1766c <ftello64@plt+0x640c>
   176ac:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   176b0:	push	{r4, r5, r6, lr}
   176b4:	mvn	r2, #0
   176b8:	ldr	r5, [r0]
   176bc:	mov	r4, r0
   176c0:	ldr	r1, [pc, #28]	; 176e4 <ftello64@plt+0x6484>
   176c4:	bl	111dc <__explicit_bzero_chk@plt>
   176c8:	mov	r0, r4
   176cc:	bl	1a1a0 <ftello64@plt+0x8f40>
   176d0:	subs	r0, r5, #0
   176d4:	beq	176e0 <ftello64@plt+0x6480>
   176d8:	pop	{r4, r5, r6, lr}
   176dc:	b	12528 <ftello64@plt+0x12c8>
   176e0:	pop	{r4, r5, r6, pc}
   176e4:	andeq	r0, r0, ip, lsl r8
   176e8:	ldr	r2, [r0, #1032]	; 0x408
   176ec:	push	{r4, r5, r6, r7, r8, lr}
   176f0:	add	r2, r2, #1
   176f4:	ldr	r5, [r0, #1028]	; 0x404
   176f8:	ldr	r3, [r0, #1024]	; 0x400
   176fc:	add	r1, r1, #16
   17700:	add	r5, r5, r2
   17704:	add	r4, r0, #512	; 0x200
   17708:	add	ip, r0, #16
   1770c:	str	r2, [r0, #1032]	; 0x408
   17710:	ldr	lr, [ip, #-16]
   17714:	ldr	r6, [ip, #496]	; 0x1f0
   17718:	and	r2, lr, #1020	; 0x3fc
   1771c:	eor	r3, r3, r3, lsl #13
   17720:	ldr	r2, [r0, r2]
   17724:	add	r3, r3, r6
   17728:	add	r2, r3, r2
   1772c:	add	r5, r2, r5
   17730:	str	r5, [ip, #-16]
   17734:	lsr	r5, r5, #8
   17738:	and	r5, r5, #1020	; 0x3fc
   1773c:	eor	r3, r3, r3, lsr #6
   17740:	ldr	r6, [r0, r5]
   17744:	cmp	r4, ip
   17748:	add	r6, lr, r6
   1774c:	str	r6, [r1, #-16]
   17750:	ldr	r5, [ip, #-12]
   17754:	ldr	r7, [ip, #500]	; 0x1f4
   17758:	and	lr, r5, #1020	; 0x3fc
   1775c:	add	r3, r3, r7
   17760:	ldr	r7, [r0, lr]
   17764:	eor	lr, r3, r3, lsl #2
   17768:	add	r3, r3, r7
   1776c:	add	r3, r3, r6
   17770:	str	r3, [ip, #-12]
   17774:	lsr	r3, r3, #8
   17778:	and	r3, r3, #1020	; 0x3fc
   1777c:	mov	r2, ip
   17780:	ldr	r3, [r0, r3]
   17784:	add	ip, ip, #16
   17788:	add	r5, r5, r3
   1778c:	str	r5, [r1, #-12]
   17790:	ldr	r7, [ip, #-24]	; 0xffffffe8
   17794:	ldr	r8, [ip, #488]	; 0x1e8
   17798:	and	r3, r7, #1020	; 0x3fc
   1779c:	add	lr, lr, r8
   177a0:	ldr	r8, [r0, r3]
   177a4:	eor	r3, lr, lr, lsr #16
   177a8:	add	lr, lr, r8
   177ac:	add	lr, lr, r5
   177b0:	str	lr, [ip, #-24]	; 0xffffffe8
   177b4:	lsr	lr, lr, #8
   177b8:	and	lr, lr, #1020	; 0x3fc
   177bc:	add	r1, r1, #16
   177c0:	ldr	lr, [r0, lr]
   177c4:	add	r7, r7, lr
   177c8:	str	r7, [r1, #-24]	; 0xffffffe8
   177cc:	ldr	r5, [ip, #-20]	; 0xffffffec
   177d0:	ldr	r8, [ip, #492]	; 0x1ec
   177d4:	and	lr, r5, #1020	; 0x3fc
   177d8:	add	r3, r3, r8
   177dc:	ldr	lr, [r0, lr]
   177e0:	add	lr, r3, lr
   177e4:	add	lr, lr, r7
   177e8:	str	lr, [ip, #-20]	; 0xffffffec
   177ec:	lsr	lr, lr, #8
   177f0:	and	lr, lr, #1020	; 0x3fc
   177f4:	ldr	lr, [r0, lr]
   177f8:	add	r5, r5, lr
   177fc:	str	r5, [r1, #-20]	; 0xffffffec
   17800:	bhi	17710 <ftello64@plt+0x64b0>
   17804:	mov	ip, r1
   17808:	add	r2, r2, #16
   1780c:	add	lr, r0, #1024	; 0x400
   17810:	ldr	r4, [r2, #-16]
   17814:	ldr	r6, [r2, #-528]	; 0xfffffdf0
   17818:	and	r1, r4, #1020	; 0x3fc
   1781c:	eor	r3, r3, r3, lsl #13
   17820:	ldr	r1, [r0, r1]
   17824:	add	r3, r3, r6
   17828:	add	r1, r3, r1
   1782c:	add	r5, r1, r5
   17830:	str	r5, [r2, #-16]
   17834:	lsr	r5, r5, #8
   17838:	and	r5, r5, #1020	; 0x3fc
   1783c:	eor	r3, r3, r3, lsr #6
   17840:	ldr	r1, [r0, r5]
   17844:	cmp	r2, lr
   17848:	add	r4, r4, r1
   1784c:	str	r4, [ip, #-16]
   17850:	ldr	r5, [r2, #-12]
   17854:	ldr	r7, [r2, #-524]	; 0xfffffdf4
   17858:	and	r1, r5, #1020	; 0x3fc
   1785c:	add	r3, r3, r7
   17860:	ldr	r7, [r0, r1]
   17864:	eor	r1, r3, r3, lsl #2
   17868:	add	r3, r3, r7
   1786c:	add	r3, r3, r4
   17870:	str	r3, [r2, #-12]
   17874:	lsr	r3, r3, #8
   17878:	and	r3, r3, #1020	; 0x3fc
   1787c:	add	r2, r2, #16
   17880:	ldr	r3, [r0, r3]
   17884:	add	ip, ip, #16
   17888:	add	r5, r5, r3
   1788c:	str	r5, [ip, #-28]	; 0xffffffe4
   17890:	ldr	r4, [r2, #-24]	; 0xffffffe8
   17894:	ldr	r6, [r2, #-536]	; 0xfffffde8
   17898:	and	r3, r4, #1020	; 0x3fc
   1789c:	add	r1, r1, r6
   178a0:	ldr	r6, [r0, r3]
   178a4:	eor	r3, r1, r1, lsr #16
   178a8:	add	r1, r1, r6
   178ac:	add	r1, r1, r5
   178b0:	str	r1, [r2, #-24]	; 0xffffffe8
   178b4:	lsr	r1, r1, #8
   178b8:	and	r1, r1, #1020	; 0x3fc
   178bc:	ldr	r1, [r0, r1]
   178c0:	add	r4, r4, r1
   178c4:	str	r4, [ip, #-24]	; 0xffffffe8
   178c8:	ldr	r5, [r2, #-20]	; 0xffffffec
   178cc:	ldr	r6, [r2, #-532]	; 0xfffffdec
   178d0:	and	r1, r5, #1020	; 0x3fc
   178d4:	add	r3, r3, r6
   178d8:	ldr	r1, [r0, r1]
   178dc:	add	r1, r3, r1
   178e0:	add	r1, r1, r4
   178e4:	str	r1, [r2, #-20]	; 0xffffffec
   178e8:	lsr	r1, r1, #8
   178ec:	and	r1, r1, #1020	; 0x3fc
   178f0:	ldr	r1, [r0, r1]
   178f4:	add	r5, r5, r1
   178f8:	str	r5, [ip, #-20]	; 0xffffffec
   178fc:	bcc	17810 <ftello64@plt+0x65b0>
   17900:	str	r3, [r0, #1024]	; 0x400
   17904:	str	r5, [r0, #1028]	; 0x404
   17908:	pop	{r4, r5, r6, r7, r8, pc}
   1790c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17910:	mov	r2, r0
   17914:	ldr	r8, [pc, #452]	; 17ae0 <ftello64@plt+0x6880>
   17918:	ldr	r7, [pc, #452]	; 17ae4 <ftello64@plt+0x6884>
   1791c:	ldr	r6, [pc, #452]	; 17ae8 <ftello64@plt+0x6888>
   17920:	ldr	r4, [pc, #452]	; 17aec <ftello64@plt+0x688c>
   17924:	ldr	lr, [pc, #452]	; 17af0 <ftello64@plt+0x6890>
   17928:	ldr	ip, [pc, #452]	; 17af4 <ftello64@plt+0x6894>
   1792c:	ldr	r1, [pc, #452]	; 17af8 <ftello64@plt+0x6898>
   17930:	ldr	r9, [pc, #452]	; 17afc <ftello64@plt+0x689c>
   17934:	add	fp, r0, #1024	; 0x400
   17938:	mov	r3, r0
   1793c:	ldm	r3, {r5, sl}
   17940:	add	r3, r3, #32
   17944:	add	r1, r1, sl
   17948:	add	r9, r9, r5
   1794c:	ldr	sl, [r3, #-24]	; 0xffffffe8
   17950:	ldr	r5, [r3, #-20]	; 0xffffffec
   17954:	eor	r9, r9, r1, lsl #11
   17958:	add	ip, ip, sl
   1795c:	add	r5, r9, r5
   17960:	ldr	sl, [r3, #-16]
   17964:	add	lr, r5, lr
   17968:	add	r1, r1, ip
   1796c:	ldr	r5, [r3, #-12]
   17970:	eor	r1, r1, ip, lsr #2
   17974:	add	ip, ip, lr
   17978:	add	sl, r1, sl
   1797c:	eor	ip, ip, lr, lsl #8
   17980:	add	r4, sl, r4
   17984:	add	r5, ip, r5
   17988:	add	r6, r5, r6
   1798c:	add	lr, lr, r4
   17990:	ldr	r5, [r3, #-8]
   17994:	eor	lr, lr, r4, lsr #16
   17998:	ldr	sl, [r3, #-4]
   1799c:	add	r4, r4, r6
   179a0:	add	r5, lr, r5
   179a4:	eor	r4, r4, r6, lsl #10
   179a8:	add	r7, r5, r7
   179ac:	add	r6, r6, r7
   179b0:	add	sl, r4, sl
   179b4:	add	r8, sl, r8
   179b8:	eor	r6, r6, r7, lsr #4
   179bc:	add	r9, r9, r6
   179c0:	add	r7, r7, r8
   179c4:	eor	r7, r7, r8, lsl #8
   179c8:	add	r8, r8, r9
   179cc:	eor	r8, r8, r9, lsr #9
   179d0:	add	r1, r1, r7
   179d4:	add	r9, r9, r1
   179d8:	add	ip, ip, r8
   179dc:	str	r4, [r3, #-16]
   179e0:	str	lr, [r3, #-20]	; 0xffffffec
   179e4:	str	r1, [r3, #-28]	; 0xffffffe4
   179e8:	str	r9, [r3, #-32]	; 0xffffffe0
   179ec:	str	ip, [r3, #-24]	; 0xffffffe8
   179f0:	str	r7, [r3, #-8]
   179f4:	str	r8, [r3, #-4]
   179f8:	str	r6, [r3, #-12]
   179fc:	cmp	fp, r3
   17a00:	bne	1793c <ftello64@plt+0x66dc>
   17a04:	ldm	r2, {r5, sl}
   17a08:	add	r2, r2, #32
   17a0c:	add	r1, r1, sl
   17a10:	ldr	sl, [r2, #-24]	; 0xffffffe8
   17a14:	add	r9, r9, r5
   17a18:	ldr	r5, [r2, #-20]	; 0xffffffec
   17a1c:	add	ip, ip, sl
   17a20:	eor	r9, r9, r1, lsl #11
   17a24:	ldr	sl, [r2, #-16]
   17a28:	add	r5, r9, r5
   17a2c:	add	r1, r1, ip
   17a30:	add	lr, r5, lr
   17a34:	eor	r1, r1, ip, lsr #2
   17a38:	ldr	r5, [r2, #-12]
   17a3c:	add	sl, r1, sl
   17a40:	add	ip, ip, lr
   17a44:	add	r4, sl, r4
   17a48:	eor	ip, ip, lr, lsl #8
   17a4c:	ldr	sl, [r2, #-8]
   17a50:	add	r5, ip, r5
   17a54:	add	lr, lr, r4
   17a58:	add	r6, r5, r6
   17a5c:	eor	lr, lr, r4, lsr #16
   17a60:	ldr	r5, [r2, #-4]
   17a64:	add	r4, r4, r6
   17a68:	add	sl, lr, sl
   17a6c:	eor	r4, r4, r6, lsl #10
   17a70:	add	r7, sl, r7
   17a74:	add	r6, r6, r7
   17a78:	add	r5, r4, r5
   17a7c:	add	r8, r5, r8
   17a80:	eor	r6, r6, r7, lsr #4
   17a84:	add	r9, r9, r6
   17a88:	add	r7, r7, r8
   17a8c:	eor	r7, r7, r8, lsl #8
   17a90:	add	r8, r8, r9
   17a94:	eor	r8, r8, r9, lsr #9
   17a98:	add	r1, r1, r7
   17a9c:	add	r9, r9, r1
   17aa0:	add	ip, ip, r8
   17aa4:	str	r4, [r2, #-16]
   17aa8:	str	lr, [r2, #-20]	; 0xffffffec
   17aac:	str	r1, [r2, #-28]	; 0xffffffe4
   17ab0:	str	r9, [r2, #-32]	; 0xffffffe0
   17ab4:	str	ip, [r2, #-24]	; 0xffffffe8
   17ab8:	str	r7, [r2, #-8]
   17abc:	str	r8, [r2, #-4]
   17ac0:	str	r6, [r2, #-12]
   17ac4:	cmp	r3, r2
   17ac8:	bne	17a04 <ftello64@plt+0x67a4>
   17acc:	mov	r3, #0
   17ad0:	str	r3, [r0, #1032]	; 0x408
   17ad4:	str	r3, [r0, #1028]	; 0x404
   17ad8:	str	r3, [r0, #1024]	; 0x400
   17adc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ae0:	rsbcc	r9, r0, r9, lsl r1
   17ae4:	strbtgt	lr, [pc], #2587	; 17aec <ftello64@plt+0x688c>
   17ae8:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   17aec:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   17af0:	svceq	0x00421ad8
   17af4:	tstgt	r6, #1200	; 0x4b0
   17af8:	ldrbls	r0, [r9, #89]	; 0x59
   17afc:	cmnne	r7, #360	; 0x168
   17b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b04:	sub	sp, sp, #116	; 0x74
   17b08:	mov	r5, r1
   17b0c:	str	r2, [sp, #4]
   17b10:	mov	r9, r0
   17b14:	bl	11188 <fileno@plt>
   17b18:	add	r2, sp, #8
   17b1c:	mov	r1, r0
   17b20:	mov	r0, #3
   17b24:	bl	11068 <__fxstat64@plt>
   17b28:	cmp	r0, #0
   17b2c:	blt	17b40 <ftello64@plt+0x68e0>
   17b30:	ldr	r3, [sp, #24]
   17b34:	and	r3, r3, #61440	; 0xf000
   17b38:	cmp	r3, #32768	; 0x8000
   17b3c:	beq	17d70 <ftello64@plt+0x6b10>
   17b40:	mov	r4, #8192	; 0x2000
   17b44:	mov	r0, r4
   17b48:	bl	1a004 <ftello64@plt+0x8da4>
   17b4c:	subs	r6, r0, #0
   17b50:	beq	17c48 <ftello64@plt+0x69e8>
   17b54:	ands	r3, r5, #2
   17b58:	str	r3, [sp]
   17b5c:	bne	17c54 <ftello64@plt+0x69f4>
   17b60:	mov	r5, r3
   17b64:	mov	sl, #1
   17b68:	mvn	r8, #-2147483648	; 0x80000000
   17b6c:	b	17b9c <ftello64@plt+0x693c>
   17b70:	cmn	r4, #-2147483647	; 0x80000001
   17b74:	beq	17d04 <ftello64@plt+0x6aa4>
   17b78:	cmp	r4, r2
   17b7c:	addcc	r4, r4, r3
   17b80:	mvncs	r4, #-2147483648	; 0x80000000
   17b84:	mov	r1, r4
   17b88:	mov	r0, r6
   17b8c:	bl	1a030 <ftello64@plt+0x8dd0>
   17b90:	cmp	r0, #0
   17b94:	beq	17d58 <ftello64@plt+0x6af8>
   17b98:	mov	r6, r0
   17b9c:	sub	r7, r4, r5
   17ba0:	mov	r2, r7
   17ba4:	mov	r3, r9
   17ba8:	add	r0, r6, r5
   17bac:	mov	r1, sl
   17bb0:	bl	11098 <fread@plt>
   17bb4:	lsr	r3, r4, #1
   17bb8:	sub	r2, r8, r3
   17bbc:	cmp	r0, r7
   17bc0:	add	r5, r5, r0
   17bc4:	beq	17b70 <ftello64@plt+0x6910>
   17bc8:	bl	1114c <__errno_location@plt>
   17bcc:	mov	r8, r0
   17bd0:	mov	r0, r9
   17bd4:	ldr	r9, [r8]
   17bd8:	bl	10fb4 <ferror@plt>
   17bdc:	cmp	r0, #0
   17be0:	bne	17d1c <ftello64@plt+0x6abc>
   17be4:	sub	r3, r4, #1
   17be8:	cmp	r3, r5
   17bec:	bls	17d68 <ftello64@plt+0x6b08>
   17bf0:	ldr	r3, [sp]
   17bf4:	cmp	r3, #0
   17bf8:	beq	17dc8 <ftello64@plt+0x6b68>
   17bfc:	add	r0, r5, #1
   17c00:	bl	1a004 <ftello64@plt+0x8da4>
   17c04:	subs	r8, r0, #0
   17c08:	beq	17df0 <ftello64@plt+0x6b90>
   17c0c:	mov	r1, r6
   17c10:	mov	r2, r5
   17c14:	bl	10fcc <memcpy@plt>
   17c18:	mov	r0, r6
   17c1c:	mov	r1, r4
   17c20:	mvn	r2, #0
   17c24:	bl	111dc <__explicit_bzero_chk@plt>
   17c28:	mov	r0, r6
   17c2c:	bl	1a1a0 <ftello64@plt+0x8f40>
   17c30:	add	r7, r8, r5
   17c34:	mov	r6, r8
   17c38:	mov	r3, #0
   17c3c:	strb	r3, [r7]
   17c40:	ldr	r3, [sp, #4]
   17c44:	str	r5, [r3]
   17c48:	mov	r0, r6
   17c4c:	add	sp, sp, #116	; 0x74
   17c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c54:	mov	r5, #0
   17c58:	mov	fp, #1
   17c5c:	mvn	sl, #-2147483648	; 0x80000000
   17c60:	b	17cb0 <ftello64@plt+0x6a50>
   17c64:	cmn	r4, #-2147483647	; 0x80000001
   17c68:	beq	17d04 <ftello64@plt+0x6aa4>
   17c6c:	cmp	r4, r2
   17c70:	addcc	r7, r4, r3
   17c74:	mov	r0, r7
   17c78:	bl	1a004 <ftello64@plt+0x8da4>
   17c7c:	mov	r2, r4
   17c80:	mov	r1, r6
   17c84:	subs	r8, r0, #0
   17c88:	beq	17d38 <ftello64@plt+0x6ad8>
   17c8c:	bl	10fcc <memcpy@plt>
   17c90:	mov	r1, r4
   17c94:	mov	r0, r6
   17c98:	mvn	r2, #0
   17c9c:	bl	111dc <__explicit_bzero_chk@plt>
   17ca0:	mov	r0, r6
   17ca4:	bl	1a1a0 <ftello64@plt+0x8f40>
   17ca8:	mov	r4, r7
   17cac:	mov	r6, r8
   17cb0:	sub	r8, r4, r5
   17cb4:	mov	r2, r8
   17cb8:	mov	r3, r9
   17cbc:	add	r0, r6, r5
   17cc0:	mov	r1, fp
   17cc4:	bl	11098 <fread@plt>
   17cc8:	lsr	r3, r4, #1
   17ccc:	sub	r2, sl, r3
   17cd0:	mov	r7, sl
   17cd4:	cmp	r8, r0
   17cd8:	add	r5, r5, r0
   17cdc:	beq	17c64 <ftello64@plt+0x6a04>
   17ce0:	bl	1114c <__errno_location@plt>
   17ce4:	mov	r8, r0
   17ce8:	mov	r0, r9
   17cec:	ldr	r9, [r8]
   17cf0:	bl	10fb4 <ferror@plt>
   17cf4:	cmp	r0, #0
   17cf8:	beq	17be4 <ftello64@plt+0x6984>
   17cfc:	mov	r7, r4
   17d00:	b	17d44 <ftello64@plt+0x6ae4>
   17d04:	bl	1114c <__errno_location@plt>
   17d08:	ldr	r3, [sp]
   17d0c:	mov	r9, #12
   17d10:	cmp	r3, #0
   17d14:	mov	r8, r0
   17d18:	bne	17de8 <ftello64@plt+0x6b88>
   17d1c:	mov	r0, r6
   17d20:	bl	1a1a0 <ftello64@plt+0x8f40>
   17d24:	mov	r6, #0
   17d28:	mov	r0, r6
   17d2c:	str	r9, [r8]
   17d30:	add	sp, sp, #116	; 0x74
   17d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d38:	bl	1114c <__errno_location@plt>
   17d3c:	ldr	r9, [r0]
   17d40:	mov	r8, r0
   17d44:	mov	r1, r7
   17d48:	mvn	r2, #0
   17d4c:	mov	r0, r6
   17d50:	bl	111dc <__explicit_bzero_chk@plt>
   17d54:	b	17d1c <ftello64@plt+0x6abc>
   17d58:	bl	1114c <__errno_location@plt>
   17d5c:	mov	r8, r0
   17d60:	ldr	r9, [r0]
   17d64:	b	17d1c <ftello64@plt+0x6abc>
   17d68:	add	r7, r6, r5
   17d6c:	b	17c38 <ftello64@plt+0x69d8>
   17d70:	mov	r0, r9
   17d74:	bl	11260 <ftello64@plt>
   17d78:	cmp	r0, #0
   17d7c:	sbcs	r3, r1, #0
   17d80:	blt	17b40 <ftello64@plt+0x68e0>
   17d84:	ldrd	r2, [sp, #56]	; 0x38
   17d88:	cmp	r0, r2
   17d8c:	sbcs	ip, r1, r3
   17d90:	bge	17b40 <ftello64@plt+0x68e0>
   17d94:	subs	r2, r2, r0
   17d98:	mvn	r0, #-2147483647	; 0x80000001
   17d9c:	sbc	r3, r3, r1
   17da0:	mov	r1, #0
   17da4:	cmp	r0, r2
   17da8:	sbcs	r1, r1, r3
   17dac:	addge	r4, r2, #1
   17db0:	bge	17b44 <ftello64@plt+0x68e4>
   17db4:	bl	1114c <__errno_location@plt>
   17db8:	mov	r3, #12
   17dbc:	mov	r6, #0
   17dc0:	str	r3, [r0]
   17dc4:	b	17c48 <ftello64@plt+0x69e8>
   17dc8:	add	r1, r5, #1
   17dcc:	mov	r0, r6
   17dd0:	bl	1a030 <ftello64@plt+0x8dd0>
   17dd4:	cmp	r0, #0
   17dd8:	beq	17d68 <ftello64@plt+0x6b08>
   17ddc:	add	r7, r0, r5
   17de0:	mov	r6, r0
   17de4:	b	17c38 <ftello64@plt+0x69d8>
   17de8:	mvn	r7, #-2147483648	; 0x80000000
   17dec:	b	17d44 <ftello64@plt+0x6ae4>
   17df0:	add	r7, r6, r5
   17df4:	sub	r1, r4, r5
   17df8:	mov	r0, r7
   17dfc:	mvn	r2, #0
   17e00:	bl	111dc <__explicit_bzero_chk@plt>
   17e04:	b	17c38 <ftello64@plt+0x69d8>
   17e08:	push	{r4, r5, r6, r7, r8, lr}
   17e0c:	mov	r4, r1
   17e10:	ldr	r3, [pc, #144]	; 17ea8 <ftello64@plt+0x6c48>
   17e14:	tst	r4, #1
   17e18:	ldr	r1, [pc, #140]	; 17eac <ftello64@plt+0x6c4c>
   17e1c:	moveq	r1, r3
   17e20:	mov	r6, r2
   17e24:	bl	11200 <fopen64@plt>
   17e28:	subs	r5, r0, #0
   17e2c:	beq	17e74 <ftello64@plt+0x6c14>
   17e30:	ands	r7, r4, #2
   17e34:	bne	17e80 <ftello64@plt+0x6c20>
   17e38:	mov	r1, r4
   17e3c:	mov	r2, r6
   17e40:	mov	r0, r5
   17e44:	bl	17b00 <ftello64@plt+0x68a0>
   17e48:	mov	r4, r0
   17e4c:	mov	r0, r5
   17e50:	bl	12528 <ftello64@plt+0x12c8>
   17e54:	cmp	r0, #0
   17e58:	beq	17e78 <ftello64@plt+0x6c18>
   17e5c:	cmp	r4, #0
   17e60:	beq	17e74 <ftello64@plt+0x6c14>
   17e64:	cmp	r7, #0
   17e68:	bne	17e94 <ftello64@plt+0x6c34>
   17e6c:	mov	r0, r4
   17e70:	bl	1a1a0 <ftello64@plt+0x8f40>
   17e74:	mov	r4, #0
   17e78:	mov	r0, r4
   17e7c:	pop	{r4, r5, r6, r7, r8, pc}
   17e80:	mov	r3, #0
   17e84:	mov	r1, r3
   17e88:	mov	r2, #2
   17e8c:	bl	11164 <setvbuf@plt>
   17e90:	b	17e38 <ftello64@plt+0x6bd8>
   17e94:	ldr	r1, [r6]
   17e98:	mvn	r2, #0
   17e9c:	mov	r0, r4
   17ea0:	bl	111dc <__explicit_bzero_chk@plt>
   17ea4:	b	17e6c <ftello64@plt+0x6c0c>
   17ea8:	andeq	ip, r1, r0, lsr sp
   17eac:	andeq	ip, r1, ip, lsr #26
   17eb0:	push	{r4, r5, r6, lr}
   17eb4:	sub	sp, sp, #32
   17eb8:	cmp	r1, #0
   17ebc:	mov	r4, r0
   17ec0:	ldr	r5, [sp, #48]	; 0x30
   17ec4:	ldr	r6, [sp, #52]	; 0x34
   17ec8:	beq	181e0 <ftello64@plt+0x6f80>
   17ecc:	stm	sp, {r2, r3}
   17ed0:	mov	r3, r1
   17ed4:	ldr	r2, [pc, #808]	; 18204 <ftello64@plt+0x6fa4>
   17ed8:	mov	r1, #1
   17edc:	bl	11194 <__fprintf_chk@plt>
   17ee0:	mov	r2, #5
   17ee4:	ldr	r1, [pc, #796]	; 18208 <ftello64@plt+0x6fa8>
   17ee8:	mov	r0, #0
   17eec:	bl	11020 <dcgettext@plt>
   17ef0:	ldr	r3, [pc, #788]	; 1820c <ftello64@plt+0x6fac>
   17ef4:	ldr	r2, [pc, #788]	; 18210 <ftello64@plt+0x6fb0>
   17ef8:	str	r3, [sp]
   17efc:	mov	r1, #1
   17f00:	mov	r3, r0
   17f04:	mov	r0, r4
   17f08:	bl	11194 <__fprintf_chk@plt>
   17f0c:	mov	r1, r4
   17f10:	mov	r0, #10
   17f14:	bl	11014 <fputc_unlocked@plt>
   17f18:	mov	r2, #5
   17f1c:	ldr	r1, [pc, #752]	; 18214 <ftello64@plt+0x6fb4>
   17f20:	mov	r0, #0
   17f24:	bl	11020 <dcgettext@plt>
   17f28:	mov	r1, #1
   17f2c:	ldr	r3, [pc, #740]	; 18218 <ftello64@plt+0x6fb8>
   17f30:	mov	r2, r0
   17f34:	mov	r0, r4
   17f38:	bl	11194 <__fprintf_chk@plt>
   17f3c:	mov	r1, r4
   17f40:	mov	r0, #10
   17f44:	bl	11014 <fputc_unlocked@plt>
   17f48:	cmp	r6, #9
   17f4c:	ldrls	pc, [pc, r6, lsl #2]
   17f50:	b	181f8 <ftello64@plt+0x6f98>
   17f54:	ldrdeq	r7, [r1], -r8
   17f58:	andeq	r7, r1, r0, ror #31
   17f5c:	andeq	r8, r1, ip
   17f60:	andeq	r8, r1, r0, asr #32
   17f64:	andeq	r8, r1, ip, ror r0
   17f68:	strheq	r8, [r1], -r8	; <UNPREDICTABLE>
   17f6c:	strdeq	r8, [r1], -r4
   17f70:	andeq	r8, r1, r8, lsr r1
   17f74:	andeq	r8, r1, r8, lsl #3
   17f78:	andeq	r7, r1, ip, ror pc
   17f7c:	ldr	r1, [pc, #664]	; 1821c <ftello64@plt+0x6fbc>
   17f80:	mov	r2, #5
   17f84:	mov	r0, #0
   17f88:	bl	11020 <dcgettext@plt>
   17f8c:	ldr	ip, [r5, #32]
   17f90:	ldr	r1, [r5, #28]
   17f94:	ldr	r2, [r5, #24]
   17f98:	ldr	r3, [r5]
   17f9c:	ldr	r6, [r5, #20]
   17fa0:	str	ip, [sp, #28]
   17fa4:	ldr	lr, [r5, #16]
   17fa8:	str	r1, [sp, #24]
   17fac:	ldr	ip, [r5, #12]
   17fb0:	str	r2, [sp, #20]
   17fb4:	ldr	r1, [r5, #8]
   17fb8:	ldr	r2, [r5, #4]
   17fbc:	str	r6, [sp, #16]
   17fc0:	stmib	sp, {r1, ip, lr}
   17fc4:	mov	r1, #1
   17fc8:	str	r2, [sp]
   17fcc:	mov	r2, r0
   17fd0:	mov	r0, r4
   17fd4:	bl	11194 <__fprintf_chk@plt>
   17fd8:	add	sp, sp, #32
   17fdc:	pop	{r4, r5, r6, pc}
   17fe0:	mov	r2, #5
   17fe4:	ldr	r1, [pc, #564]	; 18220 <ftello64@plt+0x6fc0>
   17fe8:	mov	r0, #0
   17fec:	bl	11020 <dcgettext@plt>
   17ff0:	ldr	r3, [r5]
   17ff4:	mov	r1, #1
   17ff8:	mov	r2, r0
   17ffc:	mov	r0, r4
   18000:	add	sp, sp, #32
   18004:	pop	{r4, r5, r6, lr}
   18008:	b	11194 <__fprintf_chk@plt>
   1800c:	mov	r2, #5
   18010:	ldr	r1, [pc, #524]	; 18224 <ftello64@plt+0x6fc4>
   18014:	mov	r0, #0
   18018:	bl	11020 <dcgettext@plt>
   1801c:	ldr	r2, [r5, #4]
   18020:	ldr	r3, [r5]
   18024:	mov	r1, #1
   18028:	str	r2, [sp, #48]	; 0x30
   1802c:	mov	r2, r0
   18030:	mov	r0, r4
   18034:	add	sp, sp, #32
   18038:	pop	{r4, r5, r6, lr}
   1803c:	b	11194 <__fprintf_chk@plt>
   18040:	mov	r2, #5
   18044:	ldr	r1, [pc, #476]	; 18228 <ftello64@plt+0x6fc8>
   18048:	mov	r0, #0
   1804c:	bl	11020 <dcgettext@plt>
   18050:	ldr	r1, [r5, #8]
   18054:	ldr	r2, [r5, #4]
   18058:	ldr	r3, [r5]
   1805c:	str	r1, [sp, #52]	; 0x34
   18060:	str	r2, [sp, #48]	; 0x30
   18064:	mov	r1, #1
   18068:	mov	r2, r0
   1806c:	mov	r0, r4
   18070:	add	sp, sp, #32
   18074:	pop	{r4, r5, r6, lr}
   18078:	b	11194 <__fprintf_chk@plt>
   1807c:	mov	r2, #5
   18080:	ldr	r1, [pc, #420]	; 1822c <ftello64@plt+0x6fcc>
   18084:	mov	r0, #0
   18088:	bl	11020 <dcgettext@plt>
   1808c:	ldr	r1, [r5, #8]
   18090:	ldr	ip, [r5, #12]
   18094:	ldr	r2, [r5, #4]
   18098:	ldr	r3, [r5]
   1809c:	stmib	sp, {r1, ip}
   180a0:	str	r2, [sp]
   180a4:	mov	r1, #1
   180a8:	mov	r2, r0
   180ac:	mov	r0, r4
   180b0:	bl	11194 <__fprintf_chk@plt>
   180b4:	b	17fd8 <ftello64@plt+0x6d78>
   180b8:	mov	r2, #5
   180bc:	ldr	r1, [pc, #364]	; 18230 <ftello64@plt+0x6fd0>
   180c0:	mov	r0, #0
   180c4:	bl	11020 <dcgettext@plt>
   180c8:	add	r1, r5, #8
   180cc:	ldr	r2, [r5, #4]
   180d0:	ldm	r1, {r1, ip, lr}
   180d4:	ldr	r3, [r5]
   180d8:	str	r2, [sp]
   180dc:	stmib	sp, {r1, ip, lr}
   180e0:	mov	r1, #1
   180e4:	mov	r2, r0
   180e8:	mov	r0, r4
   180ec:	bl	11194 <__fprintf_chk@plt>
   180f0:	b	17fd8 <ftello64@plt+0x6d78>
   180f4:	mov	r2, #5
   180f8:	ldr	r1, [pc, #308]	; 18234 <ftello64@plt+0x6fd4>
   180fc:	mov	r0, #0
   18100:	bl	11020 <dcgettext@plt>
   18104:	add	r1, r5, #8
   18108:	ldr	r2, [r5, #4]
   1810c:	ldm	r1, {r1, ip, lr}
   18110:	ldr	r6, [r5, #20]
   18114:	ldr	r3, [r5]
   18118:	stmib	sp, {r1, ip, lr}
   1811c:	mov	r1, #1
   18120:	str	r2, [sp]
   18124:	str	r6, [sp, #16]
   18128:	mov	r2, r0
   1812c:	mov	r0, r4
   18130:	bl	11194 <__fprintf_chk@plt>
   18134:	b	17fd8 <ftello64@plt+0x6d78>
   18138:	mov	r2, #5
   1813c:	ldr	r1, [pc, #244]	; 18238 <ftello64@plt+0x6fd8>
   18140:	mov	r0, #0
   18144:	bl	11020 <dcgettext@plt>
   18148:	ldr	r2, [r5, #24]
   1814c:	ldr	r3, [r5]
   18150:	ldr	r6, [r5, #20]
   18154:	ldr	lr, [r5, #16]
   18158:	ldr	ip, [r5, #12]
   1815c:	str	r2, [sp, #20]
   18160:	ldr	r1, [r5, #8]
   18164:	ldr	r2, [r5, #4]
   18168:	str	r6, [sp, #16]
   1816c:	stmib	sp, {r1, ip, lr}
   18170:	mov	r1, #1
   18174:	str	r2, [sp]
   18178:	mov	r2, r0
   1817c:	mov	r0, r4
   18180:	bl	11194 <__fprintf_chk@plt>
   18184:	b	17fd8 <ftello64@plt+0x6d78>
   18188:	mov	r2, #5
   1818c:	ldr	r1, [pc, #168]	; 1823c <ftello64@plt+0x6fdc>
   18190:	mov	r0, #0
   18194:	bl	11020 <dcgettext@plt>
   18198:	ldr	r1, [r5, #28]
   1819c:	ldr	r2, [r5, #24]
   181a0:	ldr	r3, [r5]
   181a4:	ldr	r6, [r5, #20]
   181a8:	ldr	lr, [r5, #16]
   181ac:	str	r1, [sp, #24]
   181b0:	ldr	ip, [r5, #12]
   181b4:	str	r2, [sp, #20]
   181b8:	ldr	r1, [r5, #8]
   181bc:	ldr	r2, [r5, #4]
   181c0:	str	r6, [sp, #16]
   181c4:	stmib	sp, {r1, ip, lr}
   181c8:	mov	r1, #1
   181cc:	str	r2, [sp]
   181d0:	mov	r2, r0
   181d4:	mov	r0, r4
   181d8:	bl	11194 <__fprintf_chk@plt>
   181dc:	b	17fd8 <ftello64@plt+0x6d78>
   181e0:	str	r3, [sp]
   181e4:	mov	r1, #1
   181e8:	mov	r3, r2
   181ec:	ldr	r2, [pc, #76]	; 18240 <ftello64@plt+0x6fe0>
   181f0:	bl	11194 <__fprintf_chk@plt>
   181f4:	b	17ee0 <ftello64@plt+0x6c80>
   181f8:	mov	r2, #5
   181fc:	ldr	r1, [pc, #64]	; 18244 <ftello64@plt+0x6fe4>
   18200:	b	17f84 <ftello64@plt+0x6d24>
   18204:	andeq	ip, r1, r4, lsr sp
   18208:	andeq	ip, r1, r8, asr #26
   1820c:	andeq	r0, r0, r6, ror #15
   18210:	andeq	sp, r1, r0, lsr #32
   18214:	andeq	ip, r1, ip, asr #26
   18218:	strdeq	ip, [r1], -r8
   1821c:	andeq	ip, r1, r8, lsr #30
   18220:	andeq	ip, r1, ip, lsl lr
   18224:	andeq	ip, r1, ip, lsr #28
   18228:	andeq	ip, r1, r4, asr #28
   1822c:	andeq	ip, r1, r0, ror #28
   18230:	andeq	ip, r1, r0, lsl #29
   18234:	andeq	ip, r1, r4, lsr #29
   18238:	andeq	ip, r1, ip, asr #29
   1823c:	strdeq	ip, [r1], -r8
   18240:	andeq	ip, r1, r0, asr #26
   18244:	andeq	ip, r1, ip, asr pc
   18248:	push	{r4, r5, lr}
   1824c:	sub	sp, sp, #12
   18250:	ldr	r5, [sp, #24]
   18254:	ldr	ip, [r5]
   18258:	cmp	ip, #0
   1825c:	beq	18278 <ftello64@plt+0x7018>
   18260:	mov	lr, r5
   18264:	mov	ip, #0
   18268:	ldr	r4, [lr, #4]!
   1826c:	add	ip, ip, #1
   18270:	cmp	r4, #0
   18274:	bne	18268 <ftello64@plt+0x7008>
   18278:	stm	sp, {r5, ip}
   1827c:	bl	17eb0 <ftello64@plt+0x6c50>
   18280:	add	sp, sp, #12
   18284:	pop	{r4, r5, pc}
   18288:	push	{r4, r5, lr}
   1828c:	sub	sp, sp, #76	; 0x4c
   18290:	mov	r5, r0
   18294:	ldr	ip, [sp, #88]	; 0x58
   18298:	ldr	r0, [ip]
   1829c:	cmp	r0, #0
   182a0:	str	r0, [sp, #32]
   182a4:	beq	18678 <ftello64@plt+0x7418>
   182a8:	ldr	r0, [ip, #4]
   182ac:	cmp	r0, #0
   182b0:	str	r0, [sp, #36]	; 0x24
   182b4:	beq	18680 <ftello64@plt+0x7420>
   182b8:	ldr	r0, [ip, #8]
   182bc:	cmp	r0, #0
   182c0:	str	r0, [sp, #40]	; 0x28
   182c4:	beq	18688 <ftello64@plt+0x7428>
   182c8:	ldr	r0, [ip, #12]
   182cc:	cmp	r0, #0
   182d0:	str	r0, [sp, #44]	; 0x2c
   182d4:	beq	18690 <ftello64@plt+0x7430>
   182d8:	ldr	r0, [ip, #16]
   182dc:	cmp	r0, #0
   182e0:	str	r0, [sp, #48]	; 0x30
   182e4:	beq	18698 <ftello64@plt+0x7438>
   182e8:	ldr	r0, [ip, #20]
   182ec:	cmp	r0, #0
   182f0:	str	r0, [sp, #52]	; 0x34
   182f4:	beq	186a0 <ftello64@plt+0x7440>
   182f8:	ldr	r0, [ip, #24]
   182fc:	cmp	r0, #0
   18300:	str	r0, [sp, #56]	; 0x38
   18304:	beq	186a8 <ftello64@plt+0x7448>
   18308:	ldr	r0, [ip, #28]
   1830c:	cmp	r0, #0
   18310:	str	r0, [sp, #60]	; 0x3c
   18314:	beq	186b0 <ftello64@plt+0x7450>
   18318:	ldr	r0, [ip, #32]
   1831c:	cmp	r0, #0
   18320:	str	r0, [sp, #64]	; 0x40
   18324:	beq	186b8 <ftello64@plt+0x7458>
   18328:	ldr	r0, [ip, #36]	; 0x24
   1832c:	cmp	r0, #0
   18330:	movne	r4, #10
   18334:	moveq	r4, #9
   18338:	cmp	r1, #0
   1833c:	beq	18650 <ftello64@plt+0x73f0>
   18340:	stm	sp, {r2, r3}
   18344:	mov	r0, r5
   18348:	mov	r3, r1
   1834c:	ldr	r2, [pc, #876]	; 186c0 <ftello64@plt+0x7460>
   18350:	mov	r1, #1
   18354:	bl	11194 <__fprintf_chk@plt>
   18358:	mov	r2, #5
   1835c:	ldr	r1, [pc, #864]	; 186c4 <ftello64@plt+0x7464>
   18360:	mov	r0, #0
   18364:	bl	11020 <dcgettext@plt>
   18368:	ldr	r3, [pc, #856]	; 186c8 <ftello64@plt+0x7468>
   1836c:	ldr	r2, [pc, #856]	; 186cc <ftello64@plt+0x746c>
   18370:	str	r3, [sp]
   18374:	mov	r1, #1
   18378:	mov	r3, r0
   1837c:	mov	r0, r5
   18380:	bl	11194 <__fprintf_chk@plt>
   18384:	mov	r1, r5
   18388:	mov	r0, #10
   1838c:	bl	11014 <fputc_unlocked@plt>
   18390:	mov	r2, #5
   18394:	ldr	r1, [pc, #820]	; 186d0 <ftello64@plt+0x7470>
   18398:	mov	r0, #0
   1839c:	bl	11020 <dcgettext@plt>
   183a0:	mov	r1, #1
   183a4:	ldr	r3, [pc, #808]	; 186d4 <ftello64@plt+0x7474>
   183a8:	mov	r2, r0
   183ac:	mov	r0, r5
   183b0:	bl	11194 <__fprintf_chk@plt>
   183b4:	mov	r1, r5
   183b8:	mov	r0, #10
   183bc:	bl	11014 <fputc_unlocked@plt>
   183c0:	cmp	r4, #9
   183c4:	ldrls	pc, [pc, r4, lsl #2]
   183c8:	b	1866c <ftello64@plt+0x740c>
   183cc:	andeq	r8, r1, r0, asr r4
   183d0:	andeq	r8, r1, r8, asr r4
   183d4:	andeq	r8, r1, r4, lsl #9
   183d8:			; <UNDEFINED> instruction: 0x000184b8
   183dc:	strdeq	r8, [r1], -r0
   183e0:	andeq	r8, r1, ip, lsr #10
   183e4:	andeq	r8, r1, r8, ror #10
   183e8:	andeq	r8, r1, ip, lsr #11
   183ec:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   183f0:	strdeq	r8, [r1], -r4
   183f4:	ldr	r1, [pc, #732]	; 186d8 <ftello64@plt+0x7478>
   183f8:	mov	r2, #5
   183fc:	mov	r0, #0
   18400:	bl	11020 <dcgettext@plt>
   18404:	ldr	ip, [sp, #64]	; 0x40
   18408:	ldr	r1, [sp, #60]	; 0x3c
   1840c:	ldr	r2, [sp, #56]	; 0x38
   18410:	ldr	lr, [sp, #48]	; 0x30
   18414:	str	ip, [sp, #28]
   18418:	str	r1, [sp, #24]
   1841c:	ldr	ip, [sp, #44]	; 0x2c
   18420:	ldr	r1, [sp, #40]	; 0x28
   18424:	ldr	r4, [sp, #52]	; 0x34
   18428:	str	r2, [sp, #20]
   1842c:	ldr	r2, [sp, #36]	; 0x24
   18430:	stmib	sp, {r1, ip, lr}
   18434:	mov	r1, #1
   18438:	str	r2, [sp]
   1843c:	ldr	r3, [sp, #32]
   18440:	str	r4, [sp, #16]
   18444:	mov	r2, r0
   18448:	mov	r0, r5
   1844c:	bl	11194 <__fprintf_chk@plt>
   18450:	add	sp, sp, #76	; 0x4c
   18454:	pop	{r4, r5, pc}
   18458:	mov	r2, #5
   1845c:	ldr	r1, [pc, #632]	; 186dc <ftello64@plt+0x747c>
   18460:	mov	r0, #0
   18464:	bl	11020 <dcgettext@plt>
   18468:	ldr	r3, [sp, #32]
   1846c:	mov	r1, #1
   18470:	mov	r2, r0
   18474:	mov	r0, r5
   18478:	add	sp, sp, #76	; 0x4c
   1847c:	pop	{r4, r5, lr}
   18480:	b	11194 <__fprintf_chk@plt>
   18484:	mov	r2, #5
   18488:	ldr	r1, [pc, #592]	; 186e0 <ftello64@plt+0x7480>
   1848c:	mov	r0, #0
   18490:	bl	11020 <dcgettext@plt>
   18494:	ldr	r2, [sp, #36]	; 0x24
   18498:	ldr	r3, [sp, #32]
   1849c:	str	r2, [sp, #88]	; 0x58
   184a0:	mov	r1, #1
   184a4:	mov	r2, r0
   184a8:	mov	r0, r5
   184ac:	add	sp, sp, #76	; 0x4c
   184b0:	pop	{r4, r5, lr}
   184b4:	b	11194 <__fprintf_chk@plt>
   184b8:	mov	r2, #5
   184bc:	ldr	r1, [pc, #544]	; 186e4 <ftello64@plt+0x7484>
   184c0:	mov	r0, #0
   184c4:	bl	11020 <dcgettext@plt>
   184c8:	ldr	r1, [sp, #40]	; 0x28
   184cc:	ldr	r2, [sp, #36]	; 0x24
   184d0:	str	r1, [sp, #4]
   184d4:	str	r2, [sp]
   184d8:	ldr	r3, [sp, #32]
   184dc:	mov	r1, #1
   184e0:	mov	r2, r0
   184e4:	mov	r0, r5
   184e8:	bl	11194 <__fprintf_chk@plt>
   184ec:	b	18450 <ftello64@plt+0x71f0>
   184f0:	mov	r2, #5
   184f4:	ldr	r1, [pc, #492]	; 186e8 <ftello64@plt+0x7488>
   184f8:	mov	r0, #0
   184fc:	bl	11020 <dcgettext@plt>
   18500:	ldr	r1, [sp, #40]	; 0x28
   18504:	ldr	ip, [sp, #44]	; 0x2c
   18508:	ldr	r2, [sp, #36]	; 0x24
   1850c:	ldr	r3, [sp, #32]
   18510:	stmib	sp, {r1, ip}
   18514:	str	r2, [sp]
   18518:	mov	r1, #1
   1851c:	mov	r2, r0
   18520:	mov	r0, r5
   18524:	bl	11194 <__fprintf_chk@plt>
   18528:	b	18450 <ftello64@plt+0x71f0>
   1852c:	mov	r2, #5
   18530:	ldr	r1, [pc, #436]	; 186ec <ftello64@plt+0x748c>
   18534:	mov	r0, #0
   18538:	bl	11020 <dcgettext@plt>
   1853c:	add	r1, sp, #40	; 0x28
   18540:	ldr	r2, [sp, #36]	; 0x24
   18544:	ldm	r1, {r1, ip, lr}
   18548:	ldr	r3, [sp, #32]
   1854c:	str	r2, [sp]
   18550:	stmib	sp, {r1, ip, lr}
   18554:	mov	r1, #1
   18558:	mov	r2, r0
   1855c:	mov	r0, r5
   18560:	bl	11194 <__fprintf_chk@plt>
   18564:	b	18450 <ftello64@plt+0x71f0>
   18568:	mov	r2, #5
   1856c:	ldr	r1, [pc, #380]	; 186f0 <ftello64@plt+0x7490>
   18570:	mov	r0, #0
   18574:	bl	11020 <dcgettext@plt>
   18578:	add	r1, sp, #40	; 0x28
   1857c:	ldr	r2, [sp, #36]	; 0x24
   18580:	ldm	r1, {r1, ip, lr}
   18584:	ldr	r4, [sp, #52]	; 0x34
   18588:	str	r2, [sp]
   1858c:	stmib	sp, {r1, ip, lr}
   18590:	mov	r1, #1
   18594:	ldr	r3, [sp, #32]
   18598:	str	r4, [sp, #16]
   1859c:	mov	r2, r0
   185a0:	mov	r0, r5
   185a4:	bl	11194 <__fprintf_chk@plt>
   185a8:	b	18450 <ftello64@plt+0x71f0>
   185ac:	mov	r2, #5
   185b0:	ldr	r1, [pc, #316]	; 186f4 <ftello64@plt+0x7494>
   185b4:	mov	r0, #0
   185b8:	bl	11020 <dcgettext@plt>
   185bc:	add	r1, sp, #40	; 0x28
   185c0:	ldr	r2, [sp, #56]	; 0x38
   185c4:	ldm	r1, {r1, ip, lr}
   185c8:	ldr	r4, [sp, #52]	; 0x34
   185cc:	str	r2, [sp, #20]
   185d0:	ldr	r2, [sp, #36]	; 0x24
   185d4:	stmib	sp, {r1, ip, lr}
   185d8:	mov	r1, #1
   185dc:	str	r2, [sp]
   185e0:	ldr	r3, [sp, #32]
   185e4:	str	r4, [sp, #16]
   185e8:	mov	r2, r0
   185ec:	mov	r0, r5
   185f0:	bl	11194 <__fprintf_chk@plt>
   185f4:	b	18450 <ftello64@plt+0x71f0>
   185f8:	mov	r2, #5
   185fc:	ldr	r1, [pc, #244]	; 186f8 <ftello64@plt+0x7498>
   18600:	mov	r0, #0
   18604:	bl	11020 <dcgettext@plt>
   18608:	ldr	r1, [sp, #60]	; 0x3c
   1860c:	ldr	r2, [sp, #56]	; 0x38
   18610:	ldr	lr, [sp, #48]	; 0x30
   18614:	ldr	ip, [sp, #44]	; 0x2c
   18618:	str	r1, [sp, #24]
   1861c:	ldr	r1, [sp, #40]	; 0x28
   18620:	ldr	r4, [sp, #52]	; 0x34
   18624:	str	r2, [sp, #20]
   18628:	ldr	r2, [sp, #36]	; 0x24
   1862c:	stmib	sp, {r1, ip, lr}
   18630:	mov	r1, #1
   18634:	str	r2, [sp]
   18638:	ldr	r3, [sp, #32]
   1863c:	str	r4, [sp, #16]
   18640:	mov	r2, r0
   18644:	mov	r0, r5
   18648:	bl	11194 <__fprintf_chk@plt>
   1864c:	b	18450 <ftello64@plt+0x71f0>
   18650:	str	r3, [sp]
   18654:	mov	r1, #1
   18658:	mov	r3, r2
   1865c:	mov	r0, r5
   18660:	ldr	r2, [pc, #148]	; 186fc <ftello64@plt+0x749c>
   18664:	bl	11194 <__fprintf_chk@plt>
   18668:	b	18358 <ftello64@plt+0x70f8>
   1866c:	mov	r2, #5
   18670:	ldr	r1, [pc, #136]	; 18700 <ftello64@plt+0x74a0>
   18674:	b	183fc <ftello64@plt+0x719c>
   18678:	mov	r4, r0
   1867c:	b	18338 <ftello64@plt+0x70d8>
   18680:	mov	r4, #1
   18684:	b	18338 <ftello64@plt+0x70d8>
   18688:	mov	r4, #2
   1868c:	b	18338 <ftello64@plt+0x70d8>
   18690:	mov	r4, #3
   18694:	b	18338 <ftello64@plt+0x70d8>
   18698:	mov	r4, #4
   1869c:	b	18338 <ftello64@plt+0x70d8>
   186a0:	mov	r4, #5
   186a4:	b	18338 <ftello64@plt+0x70d8>
   186a8:	mov	r4, #6
   186ac:	b	18338 <ftello64@plt+0x70d8>
   186b0:	mov	r4, #7
   186b4:	b	18338 <ftello64@plt+0x70d8>
   186b8:	mov	r4, #8
   186bc:	b	18338 <ftello64@plt+0x70d8>
   186c0:	andeq	ip, r1, r4, lsr sp
   186c4:	andeq	ip, r1, r8, asr #26
   186c8:	andeq	r0, r0, r6, ror #15
   186cc:	andeq	sp, r1, r0, lsr #32
   186d0:	andeq	ip, r1, ip, asr #26
   186d4:	strdeq	ip, [r1], -r8
   186d8:	andeq	ip, r1, r8, lsr #30
   186dc:	andeq	ip, r1, ip, lsl lr
   186e0:	andeq	ip, r1, ip, lsr #28
   186e4:	andeq	ip, r1, r4, asr #28
   186e8:	andeq	ip, r1, r0, ror #28
   186ec:	andeq	ip, r1, r0, lsl #29
   186f0:	andeq	ip, r1, r4, lsr #29
   186f4:	andeq	ip, r1, ip, asr #29
   186f8:	strdeq	ip, [r1], -r8
   186fc:	andeq	ip, r1, r0, asr #26
   18700:	andeq	ip, r1, ip, asr pc
   18704:	push	{r3}		; (str r3, [sp, #-4]!)
   18708:	push	{lr}		; (str lr, [sp, #-4]!)
   1870c:	sub	sp, sp, #56	; 0x38
   18710:	add	r3, sp, #64	; 0x40
   18714:	ldr	ip, [sp, #64]	; 0x40
   18718:	str	r3, [sp, #12]
   1871c:	cmp	ip, #0
   18720:	str	ip, [sp, #16]
   18724:	beq	187bc <ftello64@plt+0x755c>
   18728:	ldr	ip, [sp, #68]	; 0x44
   1872c:	cmp	ip, #0
   18730:	str	ip, [sp, #20]
   18734:	beq	187dc <ftello64@plt+0x757c>
   18738:	ldr	ip, [sp, #72]	; 0x48
   1873c:	cmp	ip, #0
   18740:	str	ip, [sp, #24]
   18744:	beq	187e4 <ftello64@plt+0x7584>
   18748:	ldr	ip, [sp, #76]	; 0x4c
   1874c:	cmp	ip, #0
   18750:	str	ip, [sp, #28]
   18754:	beq	187ec <ftello64@plt+0x758c>
   18758:	ldr	ip, [sp, #80]	; 0x50
   1875c:	cmp	ip, #0
   18760:	str	ip, [sp, #32]
   18764:	beq	187f4 <ftello64@plt+0x7594>
   18768:	ldr	ip, [sp, #84]	; 0x54
   1876c:	cmp	ip, #0
   18770:	str	ip, [sp, #36]	; 0x24
   18774:	beq	187fc <ftello64@plt+0x759c>
   18778:	ldr	ip, [sp, #88]	; 0x58
   1877c:	cmp	ip, #0
   18780:	str	ip, [sp, #40]	; 0x28
   18784:	beq	18804 <ftello64@plt+0x75a4>
   18788:	ldr	ip, [sp, #92]	; 0x5c
   1878c:	cmp	ip, #0
   18790:	str	ip, [sp, #44]	; 0x2c
   18794:	beq	1880c <ftello64@plt+0x75ac>
   18798:	ldr	ip, [sp, #96]	; 0x60
   1879c:	cmp	ip, #0
   187a0:	str	ip, [sp, #48]	; 0x30
   187a4:	beq	18814 <ftello64@plt+0x75b4>
   187a8:	ldr	ip, [sp, #100]	; 0x64
   187ac:	cmp	ip, #0
   187b0:	str	ip, [sp, #52]	; 0x34
   187b4:	movne	ip, #10
   187b8:	moveq	ip, #9
   187bc:	add	r3, sp, #16
   187c0:	stm	sp, {r3, ip}
   187c4:	ldr	r3, [sp, #60]	; 0x3c
   187c8:	bl	17eb0 <ftello64@plt+0x6c50>
   187cc:	add	sp, sp, #56	; 0x38
   187d0:	pop	{lr}		; (ldr lr, [sp], #4)
   187d4:	add	sp, sp, #4
   187d8:	bx	lr
   187dc:	mov	ip, #1
   187e0:	b	187bc <ftello64@plt+0x755c>
   187e4:	mov	ip, #2
   187e8:	b	187bc <ftello64@plt+0x755c>
   187ec:	mov	ip, #3
   187f0:	b	187bc <ftello64@plt+0x755c>
   187f4:	mov	ip, #4
   187f8:	b	187bc <ftello64@plt+0x755c>
   187fc:	mov	ip, #5
   18800:	b	187bc <ftello64@plt+0x755c>
   18804:	mov	ip, #6
   18808:	b	187bc <ftello64@plt+0x755c>
   1880c:	mov	ip, #7
   18810:	b	187bc <ftello64@plt+0x755c>
   18814:	mov	ip, #8
   18818:	b	187bc <ftello64@plt+0x755c>
   1881c:	ldr	r3, [pc, #116]	; 18898 <ftello64@plt+0x7638>
   18820:	push	{r4, lr}
   18824:	mov	r0, #10
   18828:	ldr	r1, [r3]
   1882c:	bl	11014 <fputc_unlocked@plt>
   18830:	mov	r2, #5
   18834:	ldr	r1, [pc, #96]	; 1889c <ftello64@plt+0x763c>
   18838:	mov	r0, #0
   1883c:	bl	11020 <dcgettext@plt>
   18840:	ldr	r2, [pc, #88]	; 188a0 <ftello64@plt+0x7640>
   18844:	mov	r1, r0
   18848:	mov	r0, #1
   1884c:	bl	1117c <__printf_chk@plt>
   18850:	mov	r2, #5
   18854:	ldr	r1, [pc, #72]	; 188a4 <ftello64@plt+0x7644>
   18858:	mov	r0, #0
   1885c:	bl	11020 <dcgettext@plt>
   18860:	ldr	r3, [pc, #64]	; 188a8 <ftello64@plt+0x7648>
   18864:	ldr	r2, [pc, #64]	; 188ac <ftello64@plt+0x764c>
   18868:	mov	r1, r0
   1886c:	mov	r0, #1
   18870:	bl	1117c <__printf_chk@plt>
   18874:	mov	r2, #5
   18878:	ldr	r1, [pc, #48]	; 188b0 <ftello64@plt+0x7650>
   1887c:	mov	r0, #0
   18880:	bl	11020 <dcgettext@plt>
   18884:	ldr	r2, [pc, #40]	; 188b4 <ftello64@plt+0x7654>
   18888:	pop	{r4, lr}
   1888c:	mov	r1, r0
   18890:	mov	r0, #1
   18894:	b	1117c <__printf_chk@plt>
   18898:	andeq	lr, r2, r4, lsl #3
   1889c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   188a0:	andeq	ip, r1, ip, lsr #31
   188a4:	andeq	ip, r1, r4, asr #31
   188a8:	andeq	ip, r1, r4, ror #17
   188ac:	andeq	ip, r1, ip, lsl #18
   188b0:	ldrdeq	ip, [r1], -r8
   188b4:	andeq	sp, r1, r0
   188b8:	push	{r4, r5, r6, lr}
   188bc:	mov	r6, r0
   188c0:	mov	r5, r1
   188c4:	mov	r4, r2
   188c8:	bl	1bb0c <ftello64@plt+0xa8ac>
   188cc:	cmp	r0, #0
   188d0:	popne	{r4, r5, r6, pc}
   188d4:	cmp	r6, #0
   188d8:	beq	188e8 <ftello64@plt+0x7688>
   188dc:	cmp	r5, #0
   188e0:	cmpne	r4, #0
   188e4:	popeq	{r4, r5, r6, pc}
   188e8:	bl	18f34 <ftello64@plt+0x7cd4>
   188ec:	push	{r4, lr}
   188f0:	bl	1a004 <ftello64@plt+0x8da4>
   188f4:	cmp	r0, #0
   188f8:	popne	{r4, pc}
   188fc:	bl	18f34 <ftello64@plt+0x7cd4>
   18900:	push	{r4, lr}
   18904:	bl	1a004 <ftello64@plt+0x8da4>
   18908:	cmp	r0, #0
   1890c:	popne	{r4, pc}
   18910:	bl	18f34 <ftello64@plt+0x7cd4>
   18914:	push	{r4, lr}
   18918:	bl	1a004 <ftello64@plt+0x8da4>
   1891c:	cmp	r0, #0
   18920:	popne	{r4, pc}
   18924:	bl	18f34 <ftello64@plt+0x7cd4>
   18928:	push	{r4, r5, r6, lr}
   1892c:	mov	r5, r0
   18930:	mov	r4, r1
   18934:	bl	1a030 <ftello64@plt+0x8dd0>
   18938:	cmp	r0, #0
   1893c:	popne	{r4, r5, r6, pc}
   18940:	adds	r4, r4, #0
   18944:	movne	r4, #1
   18948:	cmp	r5, #0
   1894c:	orreq	r4, r4, #1
   18950:	cmp	r4, #0
   18954:	popeq	{r4, r5, r6, pc}
   18958:	bl	18f34 <ftello64@plt+0x7cd4>
   1895c:	push	{r4, lr}
   18960:	cmp	r1, #0
   18964:	orreq	r1, r1, #1
   18968:	bl	1a030 <ftello64@plt+0x8dd0>
   1896c:	cmp	r0, #0
   18970:	popne	{r4, pc}
   18974:	bl	18f34 <ftello64@plt+0x7cd4>
   18978:	push	{r4, r5, r6, lr}
   1897c:	mov	r6, r0
   18980:	mov	r5, r1
   18984:	mov	r4, r2
   18988:	bl	1bb0c <ftello64@plt+0xa8ac>
   1898c:	cmp	r0, #0
   18990:	popne	{r4, r5, r6, pc}
   18994:	cmp	r6, #0
   18998:	beq	189a8 <ftello64@plt+0x7748>
   1899c:	cmp	r5, #0
   189a0:	cmpne	r4, #0
   189a4:	popeq	{r4, r5, r6, pc}
   189a8:	bl	18f34 <ftello64@plt+0x7cd4>
   189ac:	cmp	r2, #0
   189b0:	cmpne	r1, #0
   189b4:	moveq	r2, #1
   189b8:	moveq	r1, r2
   189bc:	push	{r4, lr}
   189c0:	bl	1bb0c <ftello64@plt+0xa8ac>
   189c4:	cmp	r0, #0
   189c8:	popne	{r4, pc}
   189cc:	bl	18f34 <ftello64@plt+0x7cd4>
   189d0:	push	{r4, lr}
   189d4:	mov	r2, r1
   189d8:	mov	r1, r0
   189dc:	mov	r0, #0
   189e0:	bl	1bb0c <ftello64@plt+0xa8ac>
   189e4:	cmp	r0, #0
   189e8:	popne	{r4, pc}
   189ec:	bl	18f34 <ftello64@plt+0x7cd4>
   189f0:	cmp	r1, #0
   189f4:	cmpne	r0, #0
   189f8:	moveq	r2, #1
   189fc:	movne	r2, r1
   18a00:	moveq	r1, r2
   18a04:	movne	r1, r0
   18a08:	push	{r4, lr}
   18a0c:	mov	r0, #0
   18a10:	bl	1bb0c <ftello64@plt+0xa8ac>
   18a14:	cmp	r0, #0
   18a18:	popne	{r4, pc}
   18a1c:	bl	18f34 <ftello64@plt+0x7cd4>
   18a20:	cmp	r0, #0
   18a24:	push	{r4, r5, r6, lr}
   18a28:	mov	r5, r1
   18a2c:	ldr	r4, [r1]
   18a30:	beq	18a6c <ftello64@plt+0x780c>
   18a34:	lsr	r2, r4, #1
   18a38:	add	r3, r2, #1
   18a3c:	mvn	r3, r3
   18a40:	cmp	r4, r3
   18a44:	bhi	18a88 <ftello64@plt+0x7828>
   18a48:	add	r4, r4, #1
   18a4c:	add	r4, r4, r2
   18a50:	mov	r1, r4
   18a54:	mov	r2, #1
   18a58:	bl	1bb0c <ftello64@plt+0xa8ac>
   18a5c:	cmp	r0, #0
   18a60:	beq	18a8c <ftello64@plt+0x782c>
   18a64:	str	r4, [r5]
   18a68:	pop	{r4, r5, r6, pc}
   18a6c:	cmp	r4, #0
   18a70:	moveq	r4, #64	; 0x40
   18a74:	mov	r1, r4
   18a78:	mov	r2, #1
   18a7c:	bl	1bb0c <ftello64@plt+0xa8ac>
   18a80:	cmp	r0, #0
   18a84:	bne	18a64 <ftello64@plt+0x7804>
   18a88:	bl	18f34 <ftello64@plt+0x7cd4>
   18a8c:	cmp	r4, #0
   18a90:	bne	18a88 <ftello64@plt+0x7828>
   18a94:	str	r4, [r5]
   18a98:	pop	{r4, r5, r6, pc}
   18a9c:	cmp	r0, #0
   18aa0:	push	{r4, r5, r6, lr}
   18aa4:	mov	r5, r1
   18aa8:	ldr	r4, [r1]
   18aac:	mov	r6, r2
   18ab0:	beq	18af4 <ftello64@plt+0x7894>
   18ab4:	lsr	r1, r4, #1
   18ab8:	add	r3, r1, #1
   18abc:	mvn	r3, r3
   18ac0:	cmp	r4, r3
   18ac4:	bhi	18b2c <ftello64@plt+0x78cc>
   18ac8:	add	r4, r4, #1
   18acc:	add	r4, r4, r1
   18ad0:	mov	r1, r4
   18ad4:	bl	1bb0c <ftello64@plt+0xa8ac>
   18ad8:	cmp	r0, #0
   18adc:	bne	18aec <ftello64@plt+0x788c>
   18ae0:	cmp	r4, #0
   18ae4:	cmpne	r6, #0
   18ae8:	bne	18b2c <ftello64@plt+0x78cc>
   18aec:	str	r4, [r5]
   18af0:	pop	{r4, r5, r6, pc}
   18af4:	cmp	r4, #0
   18af8:	bne	18b14 <ftello64@plt+0x78b4>
   18afc:	mov	r1, r2
   18b00:	mov	r0, #64	; 0x40
   18b04:	bl	1be2c <ftello64@plt+0xabcc>
   18b08:	cmp	r0, #0
   18b0c:	movne	r4, r0
   18b10:	addeq	r4, r0, #1
   18b14:	mov	r2, r6
   18b18:	mov	r1, r4
   18b1c:	mov	r0, #0
   18b20:	bl	1bb0c <ftello64@plt+0xa8ac>
   18b24:	cmp	r0, #0
   18b28:	bne	18aec <ftello64@plt+0x788c>
   18b2c:	bl	18f34 <ftello64@plt+0x7cd4>
   18b30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b34:	sub	sp, sp, #12
   18b38:	ldr	r6, [r1]
   18b3c:	mov	r8, r1
   18b40:	mov	r9, r0
   18b44:	asrs	r4, r6, #1
   18b48:	mov	sl, r2
   18b4c:	mov	fp, r3
   18b50:	ldr	r7, [sp, #48]	; 0x30
   18b54:	bmi	18cd0 <ftello64@plt+0x7a70>
   18b58:	mvn	r1, #-2147483648	; 0x80000000
   18b5c:	sub	r1, r1, r4
   18b60:	cmp	r6, r1
   18b64:	movle	r1, #0
   18b68:	movgt	r1, #1
   18b6c:	mvn	r3, fp
   18b70:	cmp	r1, #0
   18b74:	addeq	r4, r4, r6
   18b78:	mvnne	r4, #-2147483648	; 0x80000000
   18b7c:	lsr	r3, r3, #31
   18b80:	cmp	fp, r4
   18b84:	movge	r2, #0
   18b88:	andlt	r2, r3, #1
   18b8c:	cmp	r2, #0
   18b90:	beq	18c80 <ftello64@plt+0x7a20>
   18b94:	cmp	r7, #0
   18b98:	blt	18d68 <ftello64@plt+0x7b08>
   18b9c:	bne	18d60 <ftello64@plt+0x7b00>
   18ba0:	mov	r5, #64	; 0x40
   18ba4:	mov	r1, r7
   18ba8:	mov	r0, r5
   18bac:	str	r3, [sp, #4]
   18bb0:	bl	1c038 <ftello64@plt+0xadd8>
   18bb4:	mov	r1, r7
   18bb8:	mov	r4, r0
   18bbc:	mov	r0, r5
   18bc0:	bl	1c258 <ftello64@plt+0xaff8>
   18bc4:	ldr	r3, [sp, #4]
   18bc8:	sub	r5, r5, r1
   18bcc:	cmp	r9, #0
   18bd0:	sub	r2, r4, r6
   18bd4:	streq	r9, [r8]
   18bd8:	cmp	r2, sl
   18bdc:	bge	18c60 <ftello64@plt+0x7a00>
   18be0:	cmp	sl, #0
   18be4:	blt	18d00 <ftello64@plt+0x7aa0>
   18be8:	cmp	r6, #0
   18bec:	blt	18c0c <ftello64@plt+0x79ac>
   18bf0:	mvn	r2, #-2147483648	; 0x80000000
   18bf4:	sub	r2, r2, sl
   18bf8:	cmp	r6, r2
   18bfc:	movle	r2, #0
   18c00:	movgt	r2, #1
   18c04:	cmp	r2, #0
   18c08:	bne	18cfc <ftello64@plt+0x7a9c>
   18c0c:	add	r6, r6, sl
   18c10:	cmp	fp, r6
   18c14:	movge	r3, #0
   18c18:	andlt	r3, r3, #1
   18c1c:	cmp	r3, #0
   18c20:	mov	r4, r6
   18c24:	bne	18cfc <ftello64@plt+0x7a9c>
   18c28:	cmp	r7, #0
   18c2c:	blt	18d14 <ftello64@plt+0x7ab4>
   18c30:	beq	18c5c <ftello64@plt+0x79fc>
   18c34:	cmp	r6, #0
   18c38:	blt	18db8 <ftello64@plt+0x7b58>
   18c3c:	mov	r1, r7
   18c40:	mvn	r0, #-2147483648	; 0x80000000
   18c44:	bl	1c038 <ftello64@plt+0xadd8>
   18c48:	cmp	r6, r0
   18c4c:	movle	r0, #0
   18c50:	movgt	r0, #1
   18c54:	cmp	r0, #0
   18c58:	bne	18cfc <ftello64@plt+0x7a9c>
   18c5c:	mul	r5, r6, r7
   18c60:	mov	r1, r5
   18c64:	mov	r0, r9
   18c68:	bl	1a030 <ftello64@plt+0x8dd0>
   18c6c:	cmp	r0, #0
   18c70:	beq	18ce4 <ftello64@plt+0x7a84>
   18c74:	str	r4, [r8]
   18c78:	add	sp, sp, #12
   18c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c80:	cmp	r7, #0
   18c84:	blt	18d40 <ftello64@plt+0x7ae0>
   18c88:	beq	18ba0 <ftello64@plt+0x7940>
   18c8c:	cmp	r4, #0
   18c90:	blt	18d70 <ftello64@plt+0x7b10>
   18c94:	mov	r1, r7
   18c98:	mvn	r0, #-2147483648	; 0x80000000
   18c9c:	str	r3, [sp, #4]
   18ca0:	bl	1c038 <ftello64@plt+0xadd8>
   18ca4:	ldr	r3, [sp, #4]
   18ca8:	cmp	r0, r4
   18cac:	movge	r0, #0
   18cb0:	movlt	r0, #1
   18cb4:	cmp	r0, #0
   18cb8:	mvnne	r5, #-2147483648	; 0x80000000
   18cbc:	bne	18ba4 <ftello64@plt+0x7944>
   18cc0:	mul	r5, r7, r4
   18cc4:	cmp	r5, #63	; 0x3f
   18cc8:	bgt	18bcc <ftello64@plt+0x796c>
   18ccc:	b	18ba0 <ftello64@plt+0x7940>
   18cd0:	rsb	r1, r4, #-2147483648	; 0x80000000
   18cd4:	cmp	r6, r1
   18cd8:	movge	r1, #0
   18cdc:	movlt	r1, #1
   18ce0:	b	18b6c <ftello64@plt+0x790c>
   18ce4:	adds	r5, r5, #0
   18ce8:	movne	r5, #1
   18cec:	cmp	r9, #0
   18cf0:	orreq	r5, r5, #1
   18cf4:	cmp	r5, #0
   18cf8:	beq	18c74 <ftello64@plt+0x7a14>
   18cfc:	bl	18f34 <ftello64@plt+0x7cd4>
   18d00:	rsb	r2, sl, #-2147483648	; 0x80000000
   18d04:	cmp	r6, r2
   18d08:	movge	r2, #0
   18d0c:	movlt	r2, #1
   18d10:	b	18c04 <ftello64@plt+0x79a4>
   18d14:	cmp	r6, #0
   18d18:	blt	18d9c <ftello64@plt+0x7b3c>
   18d1c:	cmn	r7, #1
   18d20:	beq	18c5c <ftello64@plt+0x79fc>
   18d24:	mov	r1, r7
   18d28:	mov	r0, #-2147483648	; 0x80000000
   18d2c:	bl	1c038 <ftello64@plt+0xadd8>
   18d30:	cmp	r6, r0
   18d34:	movle	r0, #0
   18d38:	movgt	r0, #1
   18d3c:	b	18c54 <ftello64@plt+0x79f4>
   18d40:	cmp	r4, #0
   18d44:	blt	18ddc <ftello64@plt+0x7b7c>
   18d48:	cmn	r7, #1
   18d4c:	beq	18cc0 <ftello64@plt+0x7a60>
   18d50:	str	r3, [sp, #4]
   18d54:	mov	r1, r7
   18d58:	mov	r0, #-2147483648	; 0x80000000
   18d5c:	b	18ca0 <ftello64@plt+0x7a40>
   18d60:	mov	r4, fp
   18d64:	b	18c94 <ftello64@plt+0x7a34>
   18d68:	mov	r4, fp
   18d6c:	b	18d48 <ftello64@plt+0x7ae8>
   18d70:	cmn	r4, #1
   18d74:	beq	18cc0 <ftello64@plt+0x7a60>
   18d78:	mov	r1, r4
   18d7c:	mov	r0, #-2147483648	; 0x80000000
   18d80:	str	r3, [sp, #4]
   18d84:	bl	1c038 <ftello64@plt+0xadd8>
   18d88:	ldr	r3, [sp, #4]
   18d8c:	cmp	r7, r0
   18d90:	movle	r0, #0
   18d94:	movgt	r0, #1
   18d98:	b	18cb4 <ftello64@plt+0x7a54>
   18d9c:	mov	r1, r7
   18da0:	mvn	r0, #-2147483648	; 0x80000000
   18da4:	bl	1c038 <ftello64@plt+0xadd8>
   18da8:	cmp	r6, r0
   18dac:	movge	r0, #0
   18db0:	movlt	r0, #1
   18db4:	b	18c54 <ftello64@plt+0x79f4>
   18db8:	cmn	r6, #1
   18dbc:	beq	18c5c <ftello64@plt+0x79fc>
   18dc0:	mov	r1, r6
   18dc4:	mov	r0, #-2147483648	; 0x80000000
   18dc8:	bl	1c038 <ftello64@plt+0xadd8>
   18dcc:	cmp	r7, r0
   18dd0:	movle	r0, #0
   18dd4:	movgt	r0, #1
   18dd8:	b	18c54 <ftello64@plt+0x79f4>
   18ddc:	mov	r1, r7
   18de0:	mvn	r0, #-2147483648	; 0x80000000
   18de4:	str	r3, [sp, #4]
   18de8:	bl	1c038 <ftello64@plt+0xadd8>
   18dec:	ldr	r3, [sp, #4]
   18df0:	cmp	r0, r4
   18df4:	movle	r0, #0
   18df8:	movgt	r0, #1
   18dfc:	b	18cb4 <ftello64@plt+0x7a54>
   18e00:	push	{r4, lr}
   18e04:	mov	r1, #1
   18e08:	bl	19fbc <ftello64@plt+0x8d5c>
   18e0c:	cmp	r0, #0
   18e10:	popne	{r4, pc}
   18e14:	bl	18f34 <ftello64@plt+0x7cd4>
   18e18:	push	{r4, lr}
   18e1c:	mov	r1, #1
   18e20:	bl	19fbc <ftello64@plt+0x8d5c>
   18e24:	cmp	r0, #0
   18e28:	popne	{r4, pc}
   18e2c:	bl	18f34 <ftello64@plt+0x7cd4>
   18e30:	push	{r4, lr}
   18e34:	bl	19fbc <ftello64@plt+0x8d5c>
   18e38:	cmp	r0, #0
   18e3c:	popne	{r4, pc}
   18e40:	bl	18f34 <ftello64@plt+0x7cd4>
   18e44:	push	{r4, lr}
   18e48:	bl	19fbc <ftello64@plt+0x8d5c>
   18e4c:	cmp	r0, #0
   18e50:	popne	{r4, pc}
   18e54:	bl	18f34 <ftello64@plt+0x7cd4>
   18e58:	push	{r4, r5, r6, lr}
   18e5c:	mov	r6, r0
   18e60:	mov	r0, r1
   18e64:	mov	r4, r1
   18e68:	bl	1a004 <ftello64@plt+0x8da4>
   18e6c:	subs	r5, r0, #0
   18e70:	beq	18e88 <ftello64@plt+0x7c28>
   18e74:	mov	r2, r4
   18e78:	mov	r1, r6
   18e7c:	bl	10fcc <memcpy@plt>
   18e80:	mov	r0, r5
   18e84:	pop	{r4, r5, r6, pc}
   18e88:	bl	18f34 <ftello64@plt+0x7cd4>
   18e8c:	push	{r4, r5, r6, lr}
   18e90:	mov	r6, r0
   18e94:	mov	r0, r1
   18e98:	mov	r4, r1
   18e9c:	bl	1a004 <ftello64@plt+0x8da4>
   18ea0:	subs	r5, r0, #0
   18ea4:	beq	18ebc <ftello64@plt+0x7c5c>
   18ea8:	mov	r2, r4
   18eac:	mov	r1, r6
   18eb0:	bl	10fcc <memcpy@plt>
   18eb4:	mov	r0, r5
   18eb8:	pop	{r4, r5, r6, pc}
   18ebc:	bl	18f34 <ftello64@plt+0x7cd4>
   18ec0:	push	{r4, r5, r6, lr}
   18ec4:	mov	r6, r0
   18ec8:	add	r0, r1, #1
   18ecc:	mov	r4, r1
   18ed0:	bl	1a004 <ftello64@plt+0x8da4>
   18ed4:	subs	r5, r0, #0
   18ed8:	beq	18ef8 <ftello64@plt+0x7c98>
   18edc:	mov	r3, #0
   18ee0:	mov	r1, r6
   18ee4:	strb	r3, [r5, r4]
   18ee8:	mov	r2, r4
   18eec:	bl	10fcc <memcpy@plt>
   18ef0:	mov	r0, r5
   18ef4:	pop	{r4, r5, r6, pc}
   18ef8:	bl	18f34 <ftello64@plt+0x7cd4>
   18efc:	push	{r4, r5, r6, lr}
   18f00:	mov	r6, r0
   18f04:	bl	11134 <strlen@plt>
   18f08:	add	r4, r0, #1
   18f0c:	mov	r0, r4
   18f10:	bl	1a004 <ftello64@plt+0x8da4>
   18f14:	subs	r5, r0, #0
   18f18:	beq	18f30 <ftello64@plt+0x7cd0>
   18f1c:	mov	r2, r4
   18f20:	mov	r1, r6
   18f24:	bl	10fcc <memcpy@plt>
   18f28:	mov	r0, r5
   18f2c:	pop	{r4, r5, r6, pc}
   18f30:	bl	18f34 <ftello64@plt+0x7cd4>
   18f34:	ldr	r3, [pc, #44]	; 18f68 <ftello64@plt+0x7d08>
   18f38:	push	{r4, lr}
   18f3c:	mov	r2, #5
   18f40:	ldr	r1, [pc, #36]	; 18f6c <ftello64@plt+0x7d0c>
   18f44:	mov	r0, #0
   18f48:	ldr	r4, [r3]
   18f4c:	bl	11020 <dcgettext@plt>
   18f50:	ldr	r2, [pc, #24]	; 18f70 <ftello64@plt+0x7d10>
   18f54:	mov	r1, #0
   18f58:	mov	r3, r0
   18f5c:	mov	r0, r4
   18f60:	bl	110bc <error@plt>
   18f64:	bl	1123c <abort@plt>
   18f68:	andeq	lr, r2, r4, lsr #2
   18f6c:	andeq	sp, r1, r0, asr r0
   18f70:	andeq	ip, r1, r4, lsl sl
   18f74:	push	{r4, r5, r6, r7, lr}
   18f78:	sub	sp, sp, #20
   18f7c:	mov	r6, r2
   18f80:	ldr	ip, [sp, #48]	; 0x30
   18f84:	mov	r2, r1
   18f88:	mov	r7, r3
   18f8c:	str	ip, [sp]
   18f90:	add	r3, sp, #8
   18f94:	mov	r1, #0
   18f98:	mov	r5, r0
   18f9c:	ldr	r4, [sp, #56]	; 0x38
   18fa0:	bl	191f0 <ftello64@plt+0x7f90>
   18fa4:	cmp	r0, #0
   18fa8:	bne	1902c <ftello64@plt+0x7dcc>
   18fac:	ldrd	r0, [sp, #8]
   18fb0:	cmp	r1, r7
   18fb4:	cmpeq	r0, r6
   18fb8:	ldrd	r6, [sp, #40]	; 0x28
   18fbc:	movcc	r3, #1
   18fc0:	movcs	r3, #0
   18fc4:	cmp	r1, r7
   18fc8:	cmpeq	r0, r6
   18fcc:	orrhi	r3, r3, #1
   18fd0:	cmp	r3, #0
   18fd4:	beq	19024 <ftello64@plt+0x7dc4>
   18fd8:	mov	r3, #0
   18fdc:	mvn	r2, #-1073741824	; 0xc0000000
   18fe0:	cmp	r1, r3
   18fe4:	cmpeq	r0, r2
   18fe8:	bhi	19058 <ftello64@plt+0x7df8>
   18fec:	bl	1114c <__errno_location@plt>
   18ff0:	mov	r3, #34	; 0x22
   18ff4:	mov	r6, r3
   18ff8:	str	r3, [r0]
   18ffc:	cmp	r4, #0
   19000:	moveq	r4, #1
   19004:	mov	r0, r5
   19008:	bl	169e8 <ftello64@plt+0x5788>
   1900c:	mov	r1, r6
   19010:	ldr	r3, [sp, #52]	; 0x34
   19014:	ldr	r2, [pc, #144]	; 190ac <ftello64@plt+0x7e4c>
   19018:	str	r0, [sp]
   1901c:	mov	r0, r4
   19020:	bl	110bc <error@plt>
   19024:	add	sp, sp, #20
   19028:	pop	{r4, r5, r6, r7, pc}
   1902c:	cmp	r0, #1
   19030:	beq	1906c <ftello64@plt+0x7e0c>
   19034:	cmp	r0, #3
   19038:	beq	1909c <ftello64@plt+0x7e3c>
   1903c:	cmp	r4, #0
   19040:	beq	1908c <ftello64@plt+0x7e2c>
   19044:	bl	1114c <__errno_location@plt>
   19048:	ldr	r6, [r0]
   1904c:	cmp	r6, #22
   19050:	moveq	r6, #0
   19054:	b	19004 <ftello64@plt+0x7da4>
   19058:	bl	1114c <__errno_location@plt>
   1905c:	mov	r3, #75	; 0x4b
   19060:	mov	r6, r3
   19064:	str	r3, [r0]
   19068:	b	18ffc <ftello64@plt+0x7d9c>
   1906c:	bl	1114c <__errno_location@plt>
   19070:	mov	r3, #75	; 0x4b
   19074:	mov	r6, r3
   19078:	str	r3, [r0]
   1907c:	cmp	r4, #0
   19080:	moveq	r4, #1
   19084:	bne	1904c <ftello64@plt+0x7dec>
   19088:	b	19004 <ftello64@plt+0x7da4>
   1908c:	bl	1114c <__errno_location@plt>
   19090:	mov	r4, #1
   19094:	ldr	r6, [r0]
   19098:	b	1904c <ftello64@plt+0x7dec>
   1909c:	bl	1114c <__errno_location@plt>
   190a0:	mov	r6, #0
   190a4:	str	r6, [r0]
   190a8:	b	1907c <ftello64@plt+0x7e1c>
   190ac:	andeq	ip, r1, r0, lsl sl
   190b0:	push	{r4, r5, r6, r7, lr}
   190b4:	sub	sp, sp, #20
   190b8:	mov	r6, r2
   190bc:	ldr	r1, [sp, #48]	; 0x30
   190c0:	mov	r7, r3
   190c4:	str	r1, [sp]
   190c8:	add	r3, sp, #8
   190cc:	mov	r2, #10
   190d0:	mov	r1, #0
   190d4:	mov	r5, r0
   190d8:	ldr	r4, [sp, #56]	; 0x38
   190dc:	bl	191f0 <ftello64@plt+0x7f90>
   190e0:	cmp	r0, #0
   190e4:	bne	19168 <ftello64@plt+0x7f08>
   190e8:	ldrd	r0, [sp, #8]
   190ec:	cmp	r7, r1
   190f0:	cmpeq	r6, r0
   190f4:	ldrd	r6, [sp, #40]	; 0x28
   190f8:	movhi	r3, #1
   190fc:	movls	r3, #0
   19100:	cmp	r7, r1
   19104:	cmpeq	r6, r0
   19108:	orrcc	r3, r3, #1
   1910c:	cmp	r3, #0
   19110:	beq	19160 <ftello64@plt+0x7f00>
   19114:	mov	r3, #0
   19118:	mvn	r2, #-1073741824	; 0xc0000000
   1911c:	cmp	r1, r3
   19120:	cmpeq	r0, r2
   19124:	bhi	19194 <ftello64@plt+0x7f34>
   19128:	bl	1114c <__errno_location@plt>
   1912c:	mov	r3, #34	; 0x22
   19130:	mov	r6, r3
   19134:	str	r3, [r0]
   19138:	cmp	r4, #0
   1913c:	moveq	r4, #1
   19140:	mov	r0, r5
   19144:	bl	169e8 <ftello64@plt+0x5788>
   19148:	mov	r1, r6
   1914c:	ldr	r3, [sp, #52]	; 0x34
   19150:	ldr	r2, [pc, #144]	; 191e8 <ftello64@plt+0x7f88>
   19154:	str	r0, [sp]
   19158:	mov	r0, r4
   1915c:	bl	110bc <error@plt>
   19160:	add	sp, sp, #20
   19164:	pop	{r4, r5, r6, r7, pc}
   19168:	cmp	r0, #1
   1916c:	beq	191a8 <ftello64@plt+0x7f48>
   19170:	cmp	r0, #3
   19174:	beq	191d8 <ftello64@plt+0x7f78>
   19178:	cmp	r4, #0
   1917c:	beq	191c8 <ftello64@plt+0x7f68>
   19180:	bl	1114c <__errno_location@plt>
   19184:	ldr	r6, [r0]
   19188:	cmp	r6, #22
   1918c:	moveq	r6, #0
   19190:	b	19140 <ftello64@plt+0x7ee0>
   19194:	bl	1114c <__errno_location@plt>
   19198:	mov	r3, #75	; 0x4b
   1919c:	mov	r6, r3
   191a0:	str	r3, [r0]
   191a4:	b	19138 <ftello64@plt+0x7ed8>
   191a8:	bl	1114c <__errno_location@plt>
   191ac:	mov	r3, #75	; 0x4b
   191b0:	mov	r6, r3
   191b4:	str	r3, [r0]
   191b8:	cmp	r4, #0
   191bc:	moveq	r4, #1
   191c0:	bne	19188 <ftello64@plt+0x7f28>
   191c4:	b	19140 <ftello64@plt+0x7ee0>
   191c8:	bl	1114c <__errno_location@plt>
   191cc:	mov	r4, #1
   191d0:	ldr	r6, [r0]
   191d4:	b	19188 <ftello64@plt+0x7f28>
   191d8:	bl	1114c <__errno_location@plt>
   191dc:	mov	r6, #0
   191e0:	str	r6, [r0]
   191e4:	b	191b8 <ftello64@plt+0x7f58>
   191e8:	andeq	ip, r1, r0, lsl sl
   191ec:	andeq	r0, r0, r0
   191f0:	cmp	r2, #36	; 0x24
   191f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   191f8:	sub	sp, sp, #52	; 0x34
   191fc:	bhi	19f8c <ftello64@plt+0x8d2c>
   19200:	cmp	r1, #0
   19204:	mov	r6, r2
   19208:	mov	sl, r0
   1920c:	mov	r5, r1
   19210:	mov	r8, r3
   19214:	addeq	r5, sp, #44	; 0x2c
   19218:	bl	1114c <__errno_location@plt>
   1921c:	mov	r3, #0
   19220:	str	r3, [r0]
   19224:	mov	fp, r0
   19228:	bl	1111c <__ctype_b_loc@plt>
   1922c:	ldrb	r3, [sl]
   19230:	mov	r2, sl
   19234:	ldr	r0, [r0]
   19238:	b	19240 <ftello64@plt+0x7fe0>
   1923c:	ldrb	r3, [r2, #1]!
   19240:	lsl	r1, r3, #1
   19244:	ldrh	r4, [r0, r1]
   19248:	ands	r4, r4, #8192	; 0x2000
   1924c:	bne	1923c <ftello64@plt+0x7fdc>
   19250:	cmp	r3, #45	; 0x2d
   19254:	bne	19268 <ftello64@plt+0x8008>
   19258:	mov	r4, #4
   1925c:	mov	r0, r4
   19260:	add	sp, sp, #52	; 0x34
   19264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19268:	mov	r2, r6
   1926c:	mov	r3, r4
   19270:	mov	r1, r5
   19274:	mov	r0, sl
   19278:	bl	10fd8 <__strtoull_internal@plt>
   1927c:	ldr	r9, [r5]
   19280:	cmp	sl, r9
   19284:	mov	r6, r0
   19288:	mov	r7, r1
   1928c:	beq	192d4 <ftello64@plt+0x8074>
   19290:	ldr	r4, [fp]
   19294:	cmp	r4, #0
   19298:	bne	192c4 <ftello64@plt+0x8064>
   1929c:	ldr	r3, [sp, #88]	; 0x58
   192a0:	cmp	r3, #0
   192a4:	beq	192b4 <ftello64@plt+0x8054>
   192a8:	ldrb	sl, [r9]
   192ac:	cmp	sl, #0
   192b0:	bne	19308 <ftello64@plt+0x80a8>
   192b4:	mov	r0, r4
   192b8:	strd	r6, [r8]
   192bc:	add	sp, sp, #52	; 0x34
   192c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   192c4:	cmp	r4, #34	; 0x22
   192c8:	bne	19258 <ftello64@plt+0x7ff8>
   192cc:	mov	r4, #1
   192d0:	b	1929c <ftello64@plt+0x803c>
   192d4:	ldr	r3, [sp, #88]	; 0x58
   192d8:	cmp	r3, #0
   192dc:	beq	19258 <ftello64@plt+0x7ff8>
   192e0:	ldrb	sl, [r9]
   192e4:	cmp	sl, #0
   192e8:	beq	19258 <ftello64@plt+0x7ff8>
   192ec:	mov	r1, sl
   192f0:	mov	r0, r3
   192f4:	bl	11140 <strchr@plt>
   192f8:	cmp	r0, #0
   192fc:	movne	r6, #1
   19300:	movne	r7, #0
   19304:	beq	19258 <ftello64@plt+0x7ff8>
   19308:	mov	r1, sl
   1930c:	ldr	r0, [sp, #88]	; 0x58
   19310:	bl	11140 <strchr@plt>
   19314:	cmp	r0, #0
   19318:	beq	19e78 <ftello64@plt+0x8c18>
   1931c:	sub	r3, sl, #69	; 0x45
   19320:	cmp	r3, #47	; 0x2f
   19324:	ldrls	pc, [pc, r3, lsl #2]
   19328:	b	1941c <ftello64@plt+0x81bc>
   1932c:	andeq	r9, r1, ip, ror #7
   19330:	andeq	r9, r1, ip, lsl r4
   19334:	andeq	r9, r1, ip, ror #7
   19338:	andeq	r9, r1, ip, lsl r4
   1933c:	andeq	r9, r1, ip, lsl r4
   19340:	andeq	r9, r1, ip, lsl r4
   19344:	andeq	r9, r1, ip, ror #7
   19348:	andeq	r9, r1, ip, lsl r4
   1934c:	andeq	r9, r1, ip, ror #7
   19350:	andeq	r9, r1, ip, lsl r4
   19354:	andeq	r9, r1, ip, lsl r4
   19358:	andeq	r9, r1, ip, ror #7
   1935c:	andeq	r9, r1, ip, lsl r4
   19360:	andeq	r9, r1, ip, lsl r4
   19364:	andeq	r9, r1, ip, lsl r4
   19368:	andeq	r9, r1, ip, ror #7
   1936c:	andeq	r9, r1, ip, lsl r4
   19370:	andeq	r9, r1, ip, lsl r4
   19374:	andeq	r9, r1, ip, lsl r4
   19378:	andeq	r9, r1, ip, lsl r4
   1937c:	andeq	r9, r1, ip, ror #7
   19380:	andeq	r9, r1, ip, ror #7
   19384:	andeq	r9, r1, ip, lsl r4
   19388:	andeq	r9, r1, ip, lsl r4
   1938c:	andeq	r9, r1, ip, lsl r4
   19390:	andeq	r9, r1, ip, lsl r4
   19394:	andeq	r9, r1, ip, lsl r4
   19398:	andeq	r9, r1, ip, lsl r4
   1939c:	andeq	r9, r1, ip, lsl r4
   193a0:	andeq	r9, r1, ip, lsl r4
   193a4:	andeq	r9, r1, ip, lsl r4
   193a8:	andeq	r9, r1, ip, lsl r4
   193ac:	andeq	r9, r1, ip, lsl r4
   193b0:	andeq	r9, r1, ip, lsl r4
   193b4:	andeq	r9, r1, ip, ror #7
   193b8:	andeq	r9, r1, ip, lsl r4
   193bc:	andeq	r9, r1, ip, lsl r4
   193c0:	andeq	r9, r1, ip, lsl r4
   193c4:	andeq	r9, r1, ip, ror #7
   193c8:	andeq	r9, r1, ip, lsl r4
   193cc:	andeq	r9, r1, ip, ror #7
   193d0:	andeq	r9, r1, ip, lsl r4
   193d4:	andeq	r9, r1, ip, lsl r4
   193d8:	andeq	r9, r1, ip, lsl r4
   193dc:	andeq	r9, r1, ip, lsl r4
   193e0:	andeq	r9, r1, ip, lsl r4
   193e4:	andeq	r9, r1, ip, lsl r4
   193e8:	andeq	r9, r1, ip, ror #7
   193ec:	mov	r1, #48	; 0x30
   193f0:	ldr	r0, [sp, #88]	; 0x58
   193f4:	bl	11140 <strchr@plt>
   193f8:	cmp	r0, #0
   193fc:	beq	19f0c <ftello64@plt+0x8cac>
   19400:	ldrb	r3, [r9, #1]
   19404:	cmp	r3, #68	; 0x44
   19408:	beq	19eec <ftello64@plt+0x8c8c>
   1940c:	cmp	r3, #105	; 0x69
   19410:	beq	19ebc <ftello64@plt+0x8c5c>
   19414:	cmp	r3, #66	; 0x42
   19418:	beq	19eec <ftello64@plt+0x8c8c>
   1941c:	ldr	r3, [pc, #2948]	; 19fa8 <ftello64@plt+0x8d48>
   19420:	mvn	r2, #0
   19424:	mov	r1, #1024	; 0x400
   19428:	mov	lr, #0
   1942c:	strd	r2, [sp]
   19430:	mov	r3, #1
   19434:	str	r3, [sp, #12]
   19438:	sub	sl, sl, #66	; 0x42
   1943c:	cmp	sl, #53	; 0x35
   19440:	ldrls	pc, [pc, sl, lsl #2]
   19444:	b	19e78 <ftello64@plt+0x8c18>
   19448:	andeq	r9, r1, r8, asr #28
   1944c:	andeq	r9, r1, r8, ror lr
   19450:	andeq	r9, r1, r8, ror lr
   19454:	andeq	r9, r1, r4, asr #25
   19458:	andeq	r9, r1, r8, ror lr
   1945c:	andeq	r9, r1, r0, lsl #24
   19460:	andeq	r9, r1, r8, ror lr
   19464:	andeq	r9, r1, r8, ror lr
   19468:	andeq	r9, r1, r8, ror lr
   1946c:	andeq	r9, r1, r4, lsl #29
   19470:	andeq	r9, r1, r8, ror lr
   19474:	andeq	r9, r1, r0, lsr #10
   19478:	andeq	r9, r1, r8, ror lr
   1947c:	andeq	r9, r1, r8, ror lr
   19480:	andeq	r9, r1, ip, lsr #11
   19484:	andeq	r9, r1, r8, ror lr
   19488:	andeq	r9, r1, r8, ror lr
   1948c:	andeq	r9, r1, r8, ror lr
   19490:	andeq	r9, r1, ip, lsr #18
   19494:	andeq	r9, r1, r8, ror lr
   19498:	andeq	r9, r1, r8, ror lr
   1949c:	andeq	r9, r1, r8, ror lr
   194a0:	andeq	r9, r1, r8, ror lr
   194a4:	andeq	r9, r1, r4, lsl #14
   194a8:	andeq	r9, r1, r0, ror #20
   194ac:	andeq	r9, r1, r8, ror lr
   194b0:	andeq	r9, r1, r8, ror lr
   194b4:	andeq	r9, r1, r8, ror lr
   194b8:	andeq	r9, r1, r8, ror lr
   194bc:	andeq	r9, r1, r8, ror lr
   194c0:	andeq	r9, r1, r8, ror lr
   194c4:	andeq	r9, r1, r8, ror lr
   194c8:	andeq	r9, r1, r0, lsr sl
   194cc:	andeq	r9, r1, r8, lsr #20
   194d0:	andeq	r9, r1, r8, ror lr
   194d4:	andeq	r9, r1, r8, ror lr
   194d8:	andeq	r9, r1, r8, ror lr
   194dc:	andeq	r9, r1, r0, lsl #24
   194e0:	andeq	r9, r1, r8, ror lr
   194e4:	andeq	r9, r1, r8, ror lr
   194e8:	andeq	r9, r1, r8, ror lr
   194ec:	andeq	r9, r1, r4, lsl #29
   194f0:	andeq	r9, r1, r8, ror lr
   194f4:	andeq	r9, r1, r0, lsr #10
   194f8:	andeq	r9, r1, r8, ror lr
   194fc:	andeq	r9, r1, r8, ror lr
   19500:	andeq	r9, r1, r8, ror lr
   19504:	andeq	r9, r1, r8, ror lr
   19508:	andeq	r9, r1, r8, ror lr
   1950c:	andeq	r9, r1, r8, ror lr
   19510:	andeq	r9, r1, ip, lsr #18
   19514:	andeq	r9, r1, r8, ror lr
   19518:	andeq	r9, r1, r8, ror lr
   1951c:	andeq	r9, r1, ip, lsl #20
   19520:	mul	r0, r6, lr
   19524:	ldrd	sl, [sp]
   19528:	umull	r2, r3, r6, r1
   1952c:	mla	r0, r1, r7, r0
   19530:	cmp	r7, fp
   19534:	cmpeq	r6, sl
   19538:	add	r3, r0, r3
   1953c:	mvnhi	r3, #0
   19540:	mvnhi	r2, #0
   19544:	mul	r6, r1, r3
   19548:	umull	r0, r1, r1, r2
   1954c:	mla	lr, lr, r2, r6
   19550:	ldrd	r6, [sp]
   19554:	movhi	ip, #1
   19558:	movls	ip, #0
   1955c:	cmp	r7, r3
   19560:	cmpeq	r6, r2
   19564:	mvncc	r0, #0
   19568:	add	r1, lr, r1
   1956c:	mov	sl, r6
   19570:	movcc	r1, r0
   19574:	mov	fp, r7
   19578:	cmp	fp, r3
   1957c:	cmpeq	sl, r2
   19580:	mov	r6, r0
   19584:	mov	r7, r1
   19588:	orrcc	ip, ip, #1
   1958c:	ldr	r2, [sp, #12]
   19590:	orr	r4, r4, ip
   19594:	add	r3, r9, r2
   19598:	str	r3, [r5]
   1959c:	ldrb	r3, [r9, r2]
   195a0:	cmp	r3, #0
   195a4:	orrne	r4, r4, #2
   195a8:	b	192b4 <ftello64@plt+0x8054>
   195ac:	ldrd	sl, [sp]
   195b0:	umull	r2, r3, r6, r1
   195b4:	mul	r0, r6, lr
   195b8:	cmp	r7, fp
   195bc:	cmpeq	r6, sl
   195c0:	mvnhi	r2, #0
   195c4:	mla	r0, r1, r7, r0
   195c8:	umull	sl, fp, r2, r1
   195cc:	add	r3, r0, r3
   195d0:	mul	r0, lr, r2
   195d4:	mvnhi	r3, #0
   195d8:	strd	sl, [sp, #16]
   195dc:	ldrd	sl, [sp]
   195e0:	mla	r0, r1, r3, r0
   195e4:	ldr	ip, [sp, #20]
   195e8:	cmp	r3, fp
   195ec:	add	r0, r0, ip
   195f0:	cmpeq	r2, sl
   195f4:	str	r0, [sp, #20]
   195f8:	bls	19610 <ftello64@plt+0x83b0>
   195fc:	mvn	sl, #0
   19600:	mvn	fp, #0
   19604:	strd	sl, [sp, #16]
   19608:	ldr	r0, [sp, #20]
   1960c:	ldrd	sl, [sp]
   19610:	cmp	r7, fp
   19614:	cmpeq	r6, sl
   19618:	mul	r0, r1, r0
   1961c:	ldrd	r6, [sp, #16]
   19620:	mla	ip, lr, r6, r0
   19624:	mov	r0, r6
   19628:	movhi	r0, #1
   1962c:	movls	r0, #0
   19630:	cmp	r3, fp
   19634:	cmpeq	r2, sl
   19638:	ldrd	r2, [sp, #16]
   1963c:	umull	r6, r7, r1, r6
   19640:	orrhi	r0, r0, #1
   19644:	cmp	fp, r3
   19648:	cmpeq	sl, r2
   1964c:	add	r7, ip, r7
   19650:	bcc	19f5c <ftello64@plt+0x8cfc>
   19654:	mov	sl, r6
   19658:	mov	fp, r7
   1965c:	strd	r6, [sp, #24]
   19660:	mul	r3, r1, fp
   19664:	umull	r6, r7, r1, sl
   19668:	mla	ip, lr, sl, r3
   1966c:	ldrd	sl, [sp]
   19670:	ldrd	r2, [sp, #16]
   19674:	add	r7, ip, r7
   19678:	cmp	fp, r3
   1967c:	cmpeq	sl, r2
   19680:	mov	r3, fp
   19684:	mov	r2, sl
   19688:	ldrd	sl, [sp, #24]
   1968c:	orrcc	r0, r0, #1
   19690:	str	r0, [sp, #16]
   19694:	cmp	r3, fp
   19698:	cmpeq	r2, sl
   1969c:	bcs	19bf4 <ftello64@plt+0x8994>
   196a0:	mvn	r2, #0
   196a4:	mvn	r3, #0
   196a8:	mul	ip, lr, r2
   196ac:	ldrd	sl, [sp]
   196b0:	mla	ip, r1, r3, ip
   196b4:	umull	r6, r7, r2, r1
   196b8:	ldrd	r0, [sp, #24]
   196bc:	add	r7, ip, r7
   196c0:	cmp	fp, r1
   196c4:	ldr	r1, [sp, #16]
   196c8:	cmpeq	sl, r0
   196cc:	orrcc	r1, r1, #1
   196d0:	cmp	r3, fp
   196d4:	cmpeq	r2, sl
   196d8:	mvnhi	r0, #0
   196dc:	movls	ip, r7
   196e0:	movhi	ip, r0
   196e4:	movls	r0, r6
   196e8:	cmp	r3, fp
   196ec:	cmpeq	r2, sl
   196f0:	mov	r7, ip
   196f4:	mov	r6, r0
   196f8:	movls	ip, r1
   196fc:	orrhi	ip, r1, #1
   19700:	b	1958c <ftello64@plt+0x832c>
   19704:	ldrd	sl, [sp]
   19708:	umull	r2, r3, r6, r1
   1970c:	mul	r0, r6, lr
   19710:	cmp	r7, fp
   19714:	cmpeq	r6, sl
   19718:	mvnhi	r2, #0
   1971c:	mla	r0, r1, r7, r0
   19720:	umull	sl, fp, r2, r1
   19724:	add	r3, r0, r3
   19728:	mul	r0, lr, r2
   1972c:	mvnhi	r3, #0
   19730:	strd	sl, [sp, #16]
   19734:	ldrd	sl, [sp]
   19738:	mla	r0, r1, r3, r0
   1973c:	ldr	ip, [sp, #20]
   19740:	cmp	r3, fp
   19744:	add	r0, r0, ip
   19748:	cmpeq	r2, sl
   1974c:	str	r0, [sp, #20]
   19750:	mvnhi	sl, #0
   19754:	mvnhi	fp, #0
   19758:	strdhi	sl, [sp, #16]
   1975c:	ldrdhi	sl, [sp]
   19760:	ldr	r0, [sp, #16]
   19764:	cmp	r3, fp
   19768:	ldr	r3, [sp, #20]
   1976c:	mul	r0, lr, r0
   19770:	cmpeq	r2, sl
   19774:	mla	r0, r1, r3, r0
   19778:	ldr	r3, [sp, #16]
   1977c:	umull	r2, r3, r3, r1
   19780:	strd	r2, [sp, #24]
   19784:	movhi	r3, #1
   19788:	movls	r3, #0
   1978c:	cmp	r7, fp
   19790:	cmpeq	r6, sl
   19794:	ldrd	r6, [sp, #16]
   19798:	ldr	r2, [sp, #28]
   1979c:	movls	ip, r3
   197a0:	orrhi	ip, r3, #1
   197a4:	cmp	r7, fp
   197a8:	add	r2, r0, r2
   197ac:	cmpeq	r6, sl
   197b0:	str	r2, [sp, #28]
   197b4:	mvnhi	r2, #0
   197b8:	mvnhi	r3, #0
   197bc:	strdhi	r2, [sp, #24]
   197c0:	ldrd	r6, [sp, #24]
   197c4:	mul	r2, r1, r7
   197c8:	umull	sl, fp, r1, r6
   197cc:	mla	r3, lr, r6, r2
   197d0:	ldrd	r6, [sp]
   197d4:	str	r3, [sp, #32]
   197d8:	ldrd	r2, [sp, #16]
   197dc:	cmp	r3, r7
   197e0:	cmpeq	r2, r6
   197e4:	ldrd	r2, [sp, #24]
   197e8:	orrhi	ip, ip, #1
   197ec:	cmp	r3, r7
   197f0:	ldr	r3, [sp, #32]
   197f4:	cmpeq	r2, r6
   197f8:	add	r2, r3, fp
   197fc:	mov	fp, r2
   19800:	bhi	19f44 <ftello64@plt+0x8ce4>
   19804:	strd	sl, [sp, #16]
   19808:	mul	r2, r1, fp
   1980c:	umull	r6, r7, r1, sl
   19810:	mla	r3, lr, sl, r2
   19814:	ldrd	sl, [sp]
   19818:	str	r3, [sp, #32]
   1981c:	ldrd	r2, [sp, #24]
   19820:	cmp	r3, fp
   19824:	cmpeq	r2, sl
   19828:	ldrd	r2, [sp, #16]
   1982c:	orrhi	ip, ip, #1
   19830:	cmp	fp, r3
   19834:	ldr	r3, [sp, #32]
   19838:	cmpeq	sl, r2
   1983c:	add	r2, r3, r7
   19840:	mov	r7, r2
   19844:	mvncc	r7, #0
   19848:	mvncc	r6, #0
   1984c:	mul	r2, r1, r7
   19850:	mov	sl, r6
   19854:	strd	r6, [sp, #24]
   19858:	mla	r0, lr, sl, r2
   1985c:	ldrd	r2, [sp, #16]
   19860:	ldrd	sl, [sp]
   19864:	umull	r6, r7, r1, r6
   19868:	cmp	fp, r3
   1986c:	cmpeq	sl, r2
   19870:	mov	r3, fp
   19874:	mov	r2, sl
   19878:	ldrd	sl, [sp, #24]
   1987c:	orrcc	ip, ip, #1
   19880:	add	r7, r0, r7
   19884:	cmp	r3, fp
   19888:	cmpeq	r2, sl
   1988c:	mvncc	r6, #0
   19890:	mvncc	r7, #0
   19894:	umull	sl, fp, r1, r6
   19898:	mul	r3, r1, r7
   1989c:	strd	sl, [sp, #16]
   198a0:	mla	r0, lr, r6, r3
   198a4:	ldrd	sl, [sp, #24]
   198a8:	ldrd	r2, [sp]
   198ac:	cmp	r3, fp
   198b0:	cmpeq	r2, sl
   198b4:	orrcc	ip, ip, #1
   198b8:	cmp	r3, r7
   198bc:	ldr	r3, [sp, #20]
   198c0:	cmpeq	r2, r6
   198c4:	add	r3, r0, r3
   198c8:	str	r3, [sp, #20]
   198cc:	mvncc	r2, #0
   198d0:	mvncc	r3, #0
   198d4:	ldrdcs	r2, [sp, #16]
   198d8:	ldrd	sl, [sp]
   198dc:	mul	r0, r1, r3
   198e0:	cmp	fp, r7
   198e4:	str	r0, [sp, #16]
   198e8:	cmpeq	sl, r6
   198ec:	ldr	r6, [sp, #16]
   198f0:	umull	r0, r1, r1, r2
   198f4:	mla	lr, lr, r2, r6
   198f8:	orrcc	ip, ip, #1
   198fc:	cmp	r3, fp
   19900:	cmpeq	r2, sl
   19904:	add	r1, lr, r1
   19908:	bls	19914 <ftello64@plt+0x86b4>
   1990c:	mvn	r0, #0
   19910:	mov	r1, r0
   19914:	cmp	r3, fp
   19918:	cmpeq	r2, sl
   1991c:	mov	r6, r0
   19920:	mov	r7, r1
   19924:	orrhi	ip, ip, #1
   19928:	b	1958c <ftello64@plt+0x832c>
   1992c:	ldrd	sl, [sp]
   19930:	umull	r2, r3, r6, r1
   19934:	mul	r0, r6, lr
   19938:	cmp	r7, fp
   1993c:	cmpeq	r6, sl
   19940:	mvnhi	r2, #0
   19944:	mla	r0, r1, r7, r0
   19948:	umull	sl, fp, r1, r2
   1994c:	add	r3, r0, r3
   19950:	mvnhi	r3, #0
   19954:	strd	sl, [sp, #16]
   19958:	mul	r0, r1, r3
   1995c:	ldrd	sl, [sp]
   19960:	mla	r0, lr, r2, r0
   19964:	ldr	ip, [sp, #20]
   19968:	cmp	fp, r3
   1996c:	add	r0, r0, ip
   19970:	cmpeq	sl, r2
   19974:	str	r0, [sp, #20]
   19978:	mvncc	sl, #0
   1997c:	mvncc	fp, #0
   19980:	strdcc	sl, [sp, #16]
   19984:	ldrdcc	sl, [sp]
   19988:	ldr	r0, [sp, #16]
   1998c:	cmp	fp, r3
   19990:	cmpeq	sl, r2
   19994:	mul	r0, lr, r0
   19998:	ldr	r2, [sp, #20]
   1999c:	ldr	r3, [sp, #16]
   199a0:	movcc	ip, #1
   199a4:	movcs	ip, #0
   199a8:	cmp	r7, fp
   199ac:	cmpeq	r6, sl
   199b0:	ldrd	r6, [sp, #16]
   199b4:	mla	r0, r1, r2, r0
   199b8:	umull	r2, r3, r3, r1
   199bc:	orrhi	ip, ip, #1
   199c0:	cmp	r7, fp
   199c4:	cmpeq	r6, sl
   199c8:	add	r3, r0, r3
   199cc:	mvnhi	r3, #0
   199d0:	mvnhi	r2, #0
   199d4:	mul	r0, r1, r3
   199d8:	cmp	r7, fp
   199dc:	str	r0, [sp, #24]
   199e0:	cmpeq	r6, sl
   199e4:	ldr	r6, [sp, #24]
   199e8:	umull	r0, r1, r1, r2
   199ec:	mla	lr, lr, r2, r6
   199f0:	orrhi	ip, ip, #1
   199f4:	cmp	fp, r3
   199f8:	cmpeq	sl, r2
   199fc:	mvncc	r0, #0
   19a00:	add	r1, lr, r1
   19a04:	movcc	r1, r0
   19a08:	b	19578 <ftello64@plt+0x8318>
   19a0c:	cmp	r6, #0
   19a10:	sbcs	r3, r7, #0
   19a14:	blt	19eac <ftello64@plt+0x8c4c>
   19a18:	adds	r6, r6, r6
   19a1c:	adc	r7, r7, r7
   19a20:	mov	ip, #0
   19a24:	b	1958c <ftello64@plt+0x832c>
   19a28:	mov	ip, #0
   19a2c:	b	1958c <ftello64@plt+0x832c>
   19a30:	ldr	r3, [pc, #1396]	; 19fac <ftello64@plt+0x8d4c>
   19a34:	mvn	r2, #0
   19a38:	cmp	r7, r3
   19a3c:	cmpeq	r6, r2
   19a40:	bhi	19eac <ftello64@plt+0x8c4c>
   19a44:	lsl	r3, r7, #9
   19a48:	orr	r3, r3, r6, lsr #23
   19a4c:	lsl	r2, r6, #9
   19a50:	mov	r6, r2
   19a54:	mov	r7, r3
   19a58:	mov	ip, #0
   19a5c:	b	1958c <ftello64@plt+0x832c>
   19a60:	ldrd	sl, [sp]
   19a64:	umull	r2, r3, r6, r1
   19a68:	mul	r0, r6, lr
   19a6c:	cmp	r7, fp
   19a70:	cmpeq	r6, sl
   19a74:	mvnhi	r2, #0
   19a78:	mla	r0, r1, r7, r0
   19a7c:	umull	sl, fp, r2, r1
   19a80:	add	r3, r0, r3
   19a84:	mul	r0, lr, r2
   19a88:	mvnhi	r3, #0
   19a8c:	strd	sl, [sp, #16]
   19a90:	ldrd	sl, [sp]
   19a94:	mla	r0, r1, r3, r0
   19a98:	ldr	ip, [sp, #20]
   19a9c:	cmp	r3, fp
   19aa0:	add	r0, r0, ip
   19aa4:	cmpeq	r2, sl
   19aa8:	str	r0, [sp, #20]
   19aac:	mvnhi	sl, #0
   19ab0:	mvnhi	fp, #0
   19ab4:	strdhi	sl, [sp, #16]
   19ab8:	ldrdhi	sl, [sp]
   19abc:	ldr	r0, [sp, #16]
   19ac0:	cmp	r3, fp
   19ac4:	ldr	r3, [sp, #20]
   19ac8:	mul	r0, lr, r0
   19acc:	cmpeq	r2, sl
   19ad0:	mla	r0, r1, r3, r0
   19ad4:	ldr	r3, [sp, #16]
   19ad8:	umull	r2, r3, r3, r1
   19adc:	strd	r2, [sp, #24]
   19ae0:	movhi	r3, #1
   19ae4:	movls	r3, #0
   19ae8:	cmp	r7, fp
   19aec:	cmpeq	r6, sl
   19af0:	ldrd	r6, [sp, #16]
   19af4:	ldr	r2, [sp, #28]
   19af8:	movls	ip, r3
   19afc:	orrhi	ip, r3, #1
   19b00:	cmp	r7, fp
   19b04:	add	r2, r0, r2
   19b08:	cmpeq	r6, sl
   19b0c:	str	r2, [sp, #28]
   19b10:	mvnhi	r2, #0
   19b14:	mvnhi	r3, #0
   19b18:	strdhi	r2, [sp, #24]
   19b1c:	ldrd	r6, [sp, #24]
   19b20:	mul	r2, lr, r6
   19b24:	umull	sl, fp, r6, r1
   19b28:	mla	r3, r1, r7, r2
   19b2c:	ldrd	r6, [sp]
   19b30:	str	r3, [sp, #32]
   19b34:	ldrd	r2, [sp, #16]
   19b38:	cmp	r3, r7
   19b3c:	cmpeq	r2, r6
   19b40:	ldrd	r2, [sp, #24]
   19b44:	orrhi	ip, ip, #1
   19b48:	cmp	r3, r7
   19b4c:	ldr	r3, [sp, #32]
   19b50:	cmpeq	r2, r6
   19b54:	add	r2, r3, fp
   19b58:	mov	fp, r2
   19b5c:	bhi	19f74 <ftello64@plt+0x8d14>
   19b60:	strd	sl, [sp, #16]
   19b64:	mul	r2, lr, sl
   19b68:	umull	r6, r7, sl, r1
   19b6c:	mla	r3, r1, fp, r2
   19b70:	ldrd	sl, [sp]
   19b74:	str	r3, [sp, #32]
   19b78:	ldrd	r2, [sp, #24]
   19b7c:	cmp	r3, fp
   19b80:	cmpeq	r2, sl
   19b84:	ldrd	r2, [sp, #16]
   19b88:	orrhi	ip, ip, #1
   19b8c:	cmp	r3, fp
   19b90:	ldr	r3, [sp, #32]
   19b94:	cmpeq	r2, sl
   19b98:	add	r2, r3, r7
   19b9c:	mov	r7, r2
   19ba0:	mvnhi	r7, #0
   19ba4:	mvnhi	r6, #0
   19ba8:	mul	r2, r1, r7
   19bac:	mov	sl, r6
   19bb0:	strd	r6, [sp, #24]
   19bb4:	mla	r0, lr, sl, r2
   19bb8:	ldrd	sl, [sp]
   19bbc:	ldrd	r2, [sp, #16]
   19bc0:	umull	r6, r7, r1, r6
   19bc4:	cmp	r3, fp
   19bc8:	cmpeq	r2, sl
   19bcc:	mov	r3, ip
   19bd0:	orrhi	r3, r3, #1
   19bd4:	mov	r2, sl
   19bd8:	str	r3, [sp, #16]
   19bdc:	mov	r3, fp
   19be0:	ldrd	sl, [sp, #24]
   19be4:	add	r7, r0, r7
   19be8:	cmp	r3, fp
   19bec:	cmpeq	r2, sl
   19bf0:	bcc	196a0 <ftello64@plt+0x8440>
   19bf4:	mov	r2, r6
   19bf8:	mov	r3, r7
   19bfc:	b	196a8 <ftello64@plt+0x8448>
   19c00:	ldrd	sl, [sp]
   19c04:	umull	r2, r3, r6, r1
   19c08:	mul	r0, r6, lr
   19c0c:	cmp	r7, fp
   19c10:	cmpeq	r6, sl
   19c14:	mvnhi	r2, #0
   19c18:	mla	r0, r1, r7, r0
   19c1c:	umull	sl, fp, r2, r1
   19c20:	add	r3, r0, r3
   19c24:	mul	r0, lr, r2
   19c28:	mvnhi	r3, #0
   19c2c:	strd	sl, [sp, #16]
   19c30:	ldrd	sl, [sp]
   19c34:	mla	r0, r1, r3, r0
   19c38:	ldr	ip, [sp, #20]
   19c3c:	cmp	r3, fp
   19c40:	add	r0, r0, ip
   19c44:	cmpeq	r2, sl
   19c48:	str	r0, [sp, #20]
   19c4c:	mvnhi	sl, #0
   19c50:	mvnhi	fp, #0
   19c54:	strdhi	sl, [sp, #16]
   19c58:	ldrdhi	sl, [sp]
   19c5c:	ldr	r0, [sp, #16]
   19c60:	cmp	r3, fp
   19c64:	ldr	ip, [sp, #20]
   19c68:	mul	r0, lr, r0
   19c6c:	ldr	r3, [sp, #16]
   19c70:	cmpeq	r2, sl
   19c74:	mla	r0, r1, ip, r0
   19c78:	umull	r2, r3, r3, r1
   19c7c:	movhi	r1, #1
   19c80:	movls	r1, #0
   19c84:	cmp	r7, fp
   19c88:	cmpeq	r6, sl
   19c8c:	ldrd	r6, [sp, #16]
   19c90:	movls	ip, r1
   19c94:	orrhi	ip, r1, #1
   19c98:	cmp	r7, fp
   19c9c:	cmpeq	r6, sl
   19ca0:	mvnhi	r2, #0
   19ca4:	add	r3, r0, r3
   19ca8:	movhi	r3, r2
   19cac:	cmp	r7, fp
   19cb0:	cmpeq	r6, sl
   19cb4:	mov	r7, r3
   19cb8:	mov	r6, r2
   19cbc:	orrhi	ip, ip, #1
   19cc0:	b	1958c <ftello64@plt+0x832c>
   19cc4:	ldrd	sl, [sp]
   19cc8:	umull	r2, r3, r6, r1
   19ccc:	mul	r0, r6, lr
   19cd0:	cmp	r7, fp
   19cd4:	cmpeq	r6, sl
   19cd8:	mvnhi	r2, #0
   19cdc:	mla	r0, r1, r7, r0
   19ce0:	umull	sl, fp, r1, r2
   19ce4:	add	r3, r0, r3
   19ce8:	mvnhi	r3, #0
   19cec:	strd	sl, [sp, #16]
   19cf0:	mul	r0, r1, r3
   19cf4:	ldrd	sl, [sp]
   19cf8:	mla	r0, lr, r2, r0
   19cfc:	ldr	ip, [sp, #20]
   19d00:	cmp	fp, r3
   19d04:	add	r0, r0, ip
   19d08:	cmpeq	sl, r2
   19d0c:	str	r0, [sp, #20]
   19d10:	mvncc	sl, #0
   19d14:	mvncc	fp, #0
   19d18:	strdcc	sl, [sp, #16]
   19d1c:	ldrdcc	sl, [sp]
   19d20:	ldr	r0, [sp, #16]
   19d24:	cmp	fp, r3
   19d28:	ldr	r3, [sp, #20]
   19d2c:	mul	r0, lr, r0
   19d30:	cmpeq	sl, r2
   19d34:	mla	r0, r1, r3, r0
   19d38:	ldr	r3, [sp, #16]
   19d3c:	umull	r2, r3, r3, r1
   19d40:	strd	r2, [sp, #24]
   19d44:	movcc	r3, #1
   19d48:	movcs	r3, #0
   19d4c:	cmp	r7, fp
   19d50:	cmpeq	r6, sl
   19d54:	movls	ip, r3
   19d58:	orrhi	ip, r3, #1
   19d5c:	ldrd	r2, [sp, #16]
   19d60:	cmp	r3, fp
   19d64:	ldr	r3, [sp, #28]
   19d68:	cmpeq	r2, sl
   19d6c:	add	r3, r0, r3
   19d70:	str	r3, [sp, #28]
   19d74:	bhi	19f2c <ftello64@plt+0x8ccc>
   19d78:	ldrd	r2, [sp, #24]
   19d7c:	mov	sl, r2
   19d80:	mov	fp, r3
   19d84:	mul	r2, lr, sl
   19d88:	umull	r6, r7, sl, r1
   19d8c:	mla	r0, r1, fp, r2
   19d90:	ldrd	r2, [sp]
   19d94:	add	r7, r0, r7
   19d98:	mov	sl, r2
   19d9c:	mov	fp, r3
   19da0:	strd	r2, [sp, #32]
   19da4:	ldrd	r2, [sp, #16]
   19da8:	cmp	r3, fp
   19dac:	cmpeq	r2, sl
   19db0:	ldrd	r2, [sp, #32]
   19db4:	ldrd	sl, [sp, #24]
   19db8:	orrhi	ip, ip, #1
   19dbc:	cmp	fp, r3
   19dc0:	cmpeq	sl, r2
   19dc4:	mvnhi	r6, #0
   19dc8:	mvnhi	r7, #0
   19dcc:	umull	sl, fp, r6, r1
   19dd0:	mul	r3, lr, r6
   19dd4:	strd	sl, [sp, #16]
   19dd8:	mla	r0, r1, r7, r3
   19ddc:	ldrd	sl, [sp, #24]
   19de0:	ldrd	r2, [sp]
   19de4:	cmp	fp, r3
   19de8:	cmpeq	sl, r2
   19dec:	orrhi	ip, ip, #1
   19df0:	cmp	r7, r3
   19df4:	ldr	r3, [sp, #20]
   19df8:	cmpeq	r6, r2
   19dfc:	add	r3, r0, r3
   19e00:	str	r3, [sp, #20]
   19e04:	mvnhi	r2, #0
   19e08:	mvnhi	r3, #0
   19e0c:	ldrdls	r2, [sp, #16]
   19e10:	ldrd	sl, [sp]
   19e14:	mul	r0, r1, r3
   19e18:	cmp	r7, fp
   19e1c:	str	r0, [sp, #16]
   19e20:	cmpeq	r6, sl
   19e24:	ldr	r6, [sp, #16]
   19e28:	umull	r0, r1, r1, r2
   19e2c:	mla	lr, lr, r2, r6
   19e30:	orrhi	ip, ip, #1
   19e34:	cmp	r3, fp
   19e38:	cmpeq	r2, sl
   19e3c:	add	r1, lr, r1
   19e40:	bls	19914 <ftello64@plt+0x86b4>
   19e44:	b	1990c <ftello64@plt+0x86ac>
   19e48:	ldr	r3, [pc, #344]	; 19fa8 <ftello64@plt+0x8d48>
   19e4c:	mvn	r2, #0
   19e50:	cmp	r7, r3
   19e54:	cmpeq	r6, r2
   19e58:	bhi	19eac <ftello64@plt+0x8c4c>
   19e5c:	lsl	r3, r7, #10
   19e60:	orr	r3, r3, r6, lsr #22
   19e64:	lsl	r2, r6, #10
   19e68:	mov	r6, r2
   19e6c:	mov	r7, r3
   19e70:	mov	ip, #0
   19e74:	b	1958c <ftello64@plt+0x832c>
   19e78:	strd	r6, [r8]
   19e7c:	orr	r4, r4, #2
   19e80:	b	1925c <ftello64@plt+0x7ffc>
   19e84:	ldrd	r2, [sp]
   19e88:	cmp	r7, r3
   19e8c:	cmpeq	r6, r2
   19e90:	bhi	19eac <ftello64@plt+0x8c4c>
   19e94:	mul	r3, r6, lr
   19e98:	mov	ip, #0
   19e9c:	mla	r3, r1, r7, r3
   19ea0:	umull	r6, r7, r6, r1
   19ea4:	add	r7, r3, r7
   19ea8:	b	1958c <ftello64@plt+0x832c>
   19eac:	mvn	r6, #0
   19eb0:	mvn	r7, #0
   19eb4:	mov	ip, #1
   19eb8:	b	1958c <ftello64@plt+0x832c>
   19ebc:	ldrb	r3, [r9, #2]
   19ec0:	mvn	r2, #0
   19ec4:	mov	r1, #1024	; 0x400
   19ec8:	cmp	r3, #66	; 0x42
   19ecc:	ldr	r3, [pc, #212]	; 19fa8 <ftello64@plt+0x8d48>
   19ed0:	mov	lr, #0
   19ed4:	strd	r2, [sp]
   19ed8:	moveq	r3, #3
   19edc:	streq	r3, [sp, #12]
   19ee0:	movne	r3, #1
   19ee4:	strne	r3, [sp, #12]
   19ee8:	b	19438 <ftello64@plt+0x81d8>
   19eec:	add	r3, pc, #172	; 0xac
   19ef0:	ldrd	r2, [r3]
   19ef4:	mov	r1, #1000	; 0x3e8
   19ef8:	mov	lr, #0
   19efc:	strd	r2, [sp]
   19f00:	mov	r3, #2
   19f04:	str	r3, [sp, #12]
   19f08:	b	19438 <ftello64@plt+0x81d8>
   19f0c:	ldr	r3, [pc, #148]	; 19fa8 <ftello64@plt+0x8d48>
   19f10:	mvn	r2, #0
   19f14:	mov	lr, r0
   19f18:	strd	r2, [sp]
   19f1c:	mov	r3, #1
   19f20:	mov	r1, #1024	; 0x400
   19f24:	str	r3, [sp, #12]
   19f28:	b	19438 <ftello64@plt+0x81d8>
   19f2c:	mvn	r2, #0
   19f30:	mvn	r3, #0
   19f34:	mov	sl, r2
   19f38:	strd	r2, [sp, #24]
   19f3c:	mov	fp, r3
   19f40:	b	19d84 <ftello64@plt+0x8b24>
   19f44:	mvn	r2, #0
   19f48:	mvn	r3, #0
   19f4c:	mov	sl, r2
   19f50:	strd	r2, [sp, #16]
   19f54:	mov	fp, r3
   19f58:	b	19808 <ftello64@plt+0x85a8>
   19f5c:	mvn	r2, #0
   19f60:	mvn	r3, #0
   19f64:	mov	sl, r2
   19f68:	strd	r2, [sp, #24]
   19f6c:	mov	fp, r3
   19f70:	b	19660 <ftello64@plt+0x8400>
   19f74:	mvn	r2, #0
   19f78:	mvn	r3, #0
   19f7c:	mov	sl, r2
   19f80:	strd	r2, [sp, #16]
   19f84:	mov	fp, r3
   19f88:	b	19b64 <ftello64@plt+0x8904>
   19f8c:	ldr	r3, [pc, #28]	; 19fb0 <ftello64@plt+0x8d50>
   19f90:	mov	r2, #85	; 0x55
   19f94:	ldr	r1, [pc, #24]	; 19fb4 <ftello64@plt+0x8d54>
   19f98:	ldr	r0, [pc, #24]	; 19fb8 <ftello64@plt+0x8d58>
   19f9c:	bl	11254 <__assert_fail@plt>
   19fa0:	blmi	ff1c3f64 <optarg@@GLIBC_2.4+0xff195ddc>
   19fa4:	subeq	r8, r1, r7, lsr r9
   19fa8:	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   19fac:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   19fb0:	andeq	sp, r1, r4, rrx
   19fb4:	andeq	sp, r1, r0, ror r0
   19fb8:	andeq	sp, r1, r0, lsl #1
   19fbc:	cmp	r1, #0
   19fc0:	cmpne	r0, #0
   19fc4:	moveq	r1, #1
   19fc8:	moveq	r0, r1
   19fcc:	umull	r2, r3, r0, r1
   19fd0:	adds	r3, r3, #0
   19fd4:	movne	r3, #1
   19fd8:	cmp	r2, #0
   19fdc:	blt	19fec <ftello64@plt+0x8d8c>
   19fe0:	cmp	r3, #0
   19fe4:	bne	19fec <ftello64@plt+0x8d8c>
   19fe8:	b	10f60 <calloc@plt>
   19fec:	push	{r4, lr}
   19ff0:	bl	1114c <__errno_location@plt>
   19ff4:	mov	r3, #12
   19ff8:	str	r3, [r0]
   19ffc:	mov	r0, #0
   1a000:	pop	{r4, pc}
   1a004:	cmp	r0, #0
   1a008:	moveq	r0, #1
   1a00c:	cmp	r0, #0
   1a010:	blt	1a018 <ftello64@plt+0x8db8>
   1a014:	b	110d4 <malloc@plt>
   1a018:	push	{r4, lr}
   1a01c:	bl	1114c <__errno_location@plt>
   1a020:	mov	r3, #12
   1a024:	str	r3, [r0]
   1a028:	mov	r0, #0
   1a02c:	pop	{r4, pc}
   1a030:	cmp	r0, #0
   1a034:	beq	1a058 <ftello64@plt+0x8df8>
   1a038:	cmp	r1, #0
   1a03c:	push	{lr}		; (str lr, [sp, #-4]!)
   1a040:	sub	sp, sp, #12
   1a044:	beq	1a060 <ftello64@plt+0x8e00>
   1a048:	blt	1a078 <ftello64@plt+0x8e18>
   1a04c:	add	sp, sp, #12
   1a050:	pop	{lr}		; (ldr lr, [sp], #4)
   1a054:	b	11038 <realloc@plt>
   1a058:	mov	r0, r1
   1a05c:	b	1a004 <ftello64@plt+0x8da4>
   1a060:	str	r1, [sp, #4]
   1a064:	bl	1a1a0 <ftello64@plt+0x8f40>
   1a068:	ldr	r3, [sp, #4]
   1a06c:	mov	r0, r3
   1a070:	add	sp, sp, #12
   1a074:	pop	{pc}		; (ldr pc, [sp], #4)
   1a078:	bl	1114c <__errno_location@plt>
   1a07c:	mov	r2, #12
   1a080:	mov	r3, #0
   1a084:	str	r2, [r0]
   1a088:	b	1a06c <ftello64@plt+0x8e0c>
   1a08c:	push	{r4, r5, r6, lr}
   1a090:	mov	r4, r0
   1a094:	bl	110a4 <__fpending@plt>
   1a098:	ldr	r5, [r4]
   1a09c:	and	r5, r5, #32
   1a0a0:	mov	r6, r0
   1a0a4:	mov	r0, r4
   1a0a8:	bl	12528 <ftello64@plt+0x12c8>
   1a0ac:	cmp	r5, #0
   1a0b0:	mov	r4, r0
   1a0b4:	bne	1a0d4 <ftello64@plt+0x8e74>
   1a0b8:	cmp	r0, #0
   1a0bc:	beq	1a0cc <ftello64@plt+0x8e6c>
   1a0c0:	cmp	r6, #0
   1a0c4:	beq	1a0f0 <ftello64@plt+0x8e90>
   1a0c8:	mvn	r4, #0
   1a0cc:	mov	r0, r4
   1a0d0:	pop	{r4, r5, r6, pc}
   1a0d4:	cmp	r0, #0
   1a0d8:	bne	1a0c8 <ftello64@plt+0x8e68>
   1a0dc:	bl	1114c <__errno_location@plt>
   1a0e0:	str	r4, [r0]
   1a0e4:	mvn	r4, #0
   1a0e8:	mov	r0, r4
   1a0ec:	pop	{r4, r5, r6, pc}
   1a0f0:	bl	1114c <__errno_location@plt>
   1a0f4:	ldr	r4, [r0]
   1a0f8:	subs	r4, r4, #9
   1a0fc:	mvnne	r4, #0
   1a100:	mov	r0, r4
   1a104:	pop	{r4, r5, r6, pc}
   1a108:	push	{r4, r5, r6, lr}
   1a10c:	mov	r5, r1
   1a110:	bl	11200 <fopen64@plt>
   1a114:	subs	r4, r0, #0
   1a118:	beq	1a128 <ftello64@plt+0x8ec8>
   1a11c:	bl	11188 <fileno@plt>
   1a120:	cmp	r0, #2
   1a124:	bls	1a130 <ftello64@plt+0x8ed0>
   1a128:	mov	r0, r4
   1a12c:	pop	{r4, r5, r6, pc}
   1a130:	bl	1bb58 <ftello64@plt+0xa8f8>
   1a134:	subs	r6, r0, #0
   1a138:	blt	1a180 <ftello64@plt+0x8f20>
   1a13c:	mov	r0, r4
   1a140:	bl	12528 <ftello64@plt+0x12c8>
   1a144:	cmp	r0, #0
   1a148:	bne	1a160 <ftello64@plt+0x8f00>
   1a14c:	mov	r1, r5
   1a150:	mov	r0, r6
   1a154:	bl	10f54 <fdopen@plt>
   1a158:	subs	r4, r0, #0
   1a15c:	bne	1a128 <ftello64@plt+0x8ec8>
   1a160:	bl	1114c <__errno_location@plt>
   1a164:	mov	r4, #0
   1a168:	mov	r5, r0
   1a16c:	mov	r0, r6
   1a170:	ldr	r6, [r5]
   1a174:	bl	11248 <close@plt>
   1a178:	str	r6, [r5]
   1a17c:	b	1a128 <ftello64@plt+0x8ec8>
   1a180:	bl	1114c <__errno_location@plt>
   1a184:	mov	r5, r0
   1a188:	mov	r0, r4
   1a18c:	ldr	r6, [r5]
   1a190:	mov	r4, #0
   1a194:	bl	12528 <ftello64@plt+0x12c8>
   1a198:	str	r6, [r5]
   1a19c:	b	1a128 <ftello64@plt+0x8ec8>
   1a1a0:	push	{r4, r5, lr}
   1a1a4:	sub	sp, sp, #12
   1a1a8:	mov	r5, r0
   1a1ac:	bl	1114c <__errno_location@plt>
   1a1b0:	mov	r2, #0
   1a1b4:	mov	r4, r0
   1a1b8:	ldr	r3, [r0]
   1a1bc:	str	r2, [r4]
   1a1c0:	mov	r0, r5
   1a1c4:	str	r3, [sp]
   1a1c8:	str	r3, [sp, #4]
   1a1cc:	bl	10fa8 <free@plt>
   1a1d0:	ldr	r3, [r4]
   1a1d4:	add	r2, sp, #8
   1a1d8:	cmp	r3, #0
   1a1dc:	moveq	r3, #4
   1a1e0:	movne	r3, #0
   1a1e4:	add	r3, r2, r3
   1a1e8:	ldr	r3, [r3, #-8]
   1a1ec:	str	r3, [r4]
   1a1f0:	add	sp, sp, #12
   1a1f4:	pop	{r4, r5, pc}
   1a1f8:	push	{r4, lr}
   1a1fc:	ror	r0, r0, #3
   1a200:	bl	1c018 <ftello64@plt+0xadb8>
   1a204:	mov	r0, r1
   1a208:	pop	{r4, pc}
   1a20c:	sub	r0, r1, r0
   1a210:	clz	r0, r0
   1a214:	lsr	r0, r0, #5
   1a218:	bx	lr
   1a21c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a220:	mov	r5, r1
   1a224:	mov	r6, r0
   1a228:	ldr	r4, [r0, #24]
   1a22c:	ldr	r1, [r0, #8]
   1a230:	mov	r0, r5
   1a234:	mov	r8, r3
   1a238:	mov	sl, r2
   1a23c:	blx	r4
   1a240:	ldr	r3, [r6, #8]
   1a244:	cmp	r0, r3
   1a248:	bcs	1a338 <ftello64@plt+0x90d8>
   1a24c:	ldr	r9, [r6]
   1a250:	mov	r7, r0
   1a254:	add	r4, r9, r0, lsl #3
   1a258:	str	r4, [sl]
   1a25c:	ldr	r3, [r9, r0, lsl #3]
   1a260:	cmp	r3, #0
   1a264:	beq	1a2f8 <ftello64@plt+0x9098>
   1a268:	cmp	r5, r3
   1a26c:	beq	1a28c <ftello64@plt+0x902c>
   1a270:	mov	r1, r3
   1a274:	mov	r0, r5
   1a278:	ldr	r3, [r6, #28]
   1a27c:	blx	r3
   1a280:	cmp	r0, #0
   1a284:	beq	1a2ec <ftello64@plt+0x908c>
   1a288:	ldr	r3, [r9, r7, lsl #3]
   1a28c:	cmp	r8, #0
   1a290:	beq	1a2bc <ftello64@plt+0x905c>
   1a294:	ldr	r2, [r4, #4]
   1a298:	cmp	r2, #0
   1a29c:	movne	ip, #0
   1a2a0:	ldmne	r2, {r0, r1}
   1a2a4:	streq	r2, [r9, r7, lsl #3]
   1a2a8:	stmne	r4, {r0, r1}
   1a2ac:	strne	ip, [r2]
   1a2b0:	ldrne	r1, [r6, #36]	; 0x24
   1a2b4:	strne	r1, [r2, #4]
   1a2b8:	strne	r2, [r6, #36]	; 0x24
   1a2bc:	mov	r0, r3
   1a2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a2c4:	ldr	r3, [r2]
   1a2c8:	cmp	r5, r3
   1a2cc:	beq	1a30c <ftello64@plt+0x90ac>
   1a2d0:	mov	r1, r3
   1a2d4:	mov	r0, r5
   1a2d8:	ldr	r3, [r6, #28]
   1a2dc:	blx	r3
   1a2e0:	cmp	r0, #0
   1a2e4:	bne	1a304 <ftello64@plt+0x90a4>
   1a2e8:	ldr	r4, [r4, #4]
   1a2ec:	ldr	r2, [r4, #4]
   1a2f0:	cmp	r2, #0
   1a2f4:	bne	1a2c4 <ftello64@plt+0x9064>
   1a2f8:	mov	r3, #0
   1a2fc:	mov	r0, r3
   1a300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a304:	ldr	r2, [r4, #4]
   1a308:	ldr	r3, [r2]
   1a30c:	cmp	r8, #0
   1a310:	beq	1a2bc <ftello64@plt+0x905c>
   1a314:	ldr	r0, [r2, #4]
   1a318:	mov	r1, #0
   1a31c:	str	r0, [r4, #4]
   1a320:	str	r1, [r2]
   1a324:	ldr	r1, [r6, #36]	; 0x24
   1a328:	mov	r0, r3
   1a32c:	str	r1, [r2, #4]
   1a330:	str	r2, [r6, #36]	; 0x24
   1a334:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a338:	bl	1123c <abort@plt>
   1a33c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a340:	ldr	r6, [r1]
   1a344:	ldr	r3, [r1, #4]
   1a348:	cmp	r6, r3
   1a34c:	bcs	1a41c <ftello64@plt+0x91bc>
   1a350:	mov	r9, r2
   1a354:	mov	r5, r0
   1a358:	mov	r8, r1
   1a35c:	add	r6, r6, #8
   1a360:	mov	sl, #0
   1a364:	ldr	fp, [r6, #-8]
   1a368:	mov	r7, r6
   1a36c:	cmp	fp, #0
   1a370:	beq	1a410 <ftello64@plt+0x91b0>
   1a374:	ldr	r4, [r6, #-4]
   1a378:	cmp	r4, #0
   1a37c:	beq	1a400 <ftello64@plt+0x91a0>
   1a380:	ldr	r1, [r5, #8]
   1a384:	b	1a3a0 <ftello64@plt+0x9140>
   1a388:	ldr	r3, [ip, #4]
   1a38c:	cmp	r2, #0
   1a390:	str	r3, [r4, #4]
   1a394:	str	r4, [ip, #4]
   1a398:	beq	1a3fc <ftello64@plt+0x919c>
   1a39c:	mov	r4, r2
   1a3a0:	ldr	fp, [r4]
   1a3a4:	ldr	r3, [r5, #24]
   1a3a8:	mov	r0, fp
   1a3ac:	blx	r3
   1a3b0:	ldr	r1, [r5, #8]
   1a3b4:	cmp	r0, r1
   1a3b8:	bcs	1a4bc <ftello64@plt+0x925c>
   1a3bc:	ldr	r3, [r5]
   1a3c0:	ldr	r2, [r4, #4]
   1a3c4:	add	ip, r3, r0, lsl #3
   1a3c8:	ldr	lr, [r3, r0, lsl #3]
   1a3cc:	cmp	lr, #0
   1a3d0:	bne	1a388 <ftello64@plt+0x9128>
   1a3d4:	ldr	ip, [r5, #12]
   1a3d8:	str	fp, [r3, r0, lsl #3]
   1a3dc:	add	r3, ip, #1
   1a3e0:	str	r3, [r5, #12]
   1a3e4:	str	lr, [r4]
   1a3e8:	ldr	r3, [r5, #36]	; 0x24
   1a3ec:	cmp	r2, #0
   1a3f0:	str	r3, [r4, #4]
   1a3f4:	str	r4, [r5, #36]	; 0x24
   1a3f8:	bne	1a39c <ftello64@plt+0x913c>
   1a3fc:	ldr	fp, [r6, #-8]
   1a400:	cmp	r9, #0
   1a404:	str	sl, [r6, #-4]
   1a408:	beq	1a424 <ftello64@plt+0x91c4>
   1a40c:	ldr	r3, [r8, #4]
   1a410:	cmp	r3, r7
   1a414:	add	r6, r6, #8
   1a418:	bhi	1a364 <ftello64@plt+0x9104>
   1a41c:	mov	r0, #1
   1a420:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a424:	ldr	r3, [r5, #24]
   1a428:	ldr	r1, [r5, #8]
   1a42c:	mov	r0, fp
   1a430:	blx	r3
   1a434:	ldr	r3, [r5, #8]
   1a438:	cmp	r0, r3
   1a43c:	bcs	1a4bc <ftello64@plt+0x925c>
   1a440:	ldr	r3, [r5]
   1a444:	add	r4, r3, r0, lsl #3
   1a448:	ldr	r2, [r3, r0, lsl #3]
   1a44c:	cmp	r2, #0
   1a450:	beq	1a490 <ftello64@plt+0x9230>
   1a454:	ldr	r0, [r5, #36]	; 0x24
   1a458:	cmp	r0, #0
   1a45c:	beq	1a4a4 <ftello64@plt+0x9244>
   1a460:	ldr	r3, [r0, #4]
   1a464:	str	r3, [r5, #36]	; 0x24
   1a468:	ldr	r3, [r4, #4]
   1a46c:	str	fp, [r0]
   1a470:	str	r3, [r0, #4]
   1a474:	str	r0, [r4, #4]
   1a478:	ldr	r2, [r8, #12]
   1a47c:	str	sl, [r6, #-8]
   1a480:	sub	r2, r2, #1
   1a484:	ldr	r3, [r8, #4]
   1a488:	str	r2, [r8, #12]
   1a48c:	b	1a410 <ftello64@plt+0x91b0>
   1a490:	ldr	r2, [r5, #12]
   1a494:	str	fp, [r3, r0, lsl #3]
   1a498:	add	r3, r2, #1
   1a49c:	str	r3, [r5, #12]
   1a4a0:	b	1a478 <ftello64@plt+0x9218>
   1a4a4:	mov	r0, #8
   1a4a8:	bl	1a004 <ftello64@plt+0x8da4>
   1a4ac:	cmp	r0, #0
   1a4b0:	bne	1a468 <ftello64@plt+0x9208>
   1a4b4:	mov	r0, r9
   1a4b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4bc:	bl	1123c <abort@plt>
   1a4c0:	ldr	r0, [r0, #8]
   1a4c4:	bx	lr
   1a4c8:	ldr	r0, [r0, #12]
   1a4cc:	bx	lr
   1a4d0:	ldr	r0, [r0, #16]
   1a4d4:	bx	lr
   1a4d8:	ldm	r0, {r1, ip}
   1a4dc:	mov	r0, #0
   1a4e0:	cmp	r1, ip
   1a4e4:	bcs	1a52c <ftello64@plt+0x92cc>
   1a4e8:	ldr	r3, [r1]
   1a4ec:	cmp	r3, #0
   1a4f0:	beq	1a51c <ftello64@plt+0x92bc>
   1a4f4:	ldr	r3, [r1, #4]
   1a4f8:	mov	r2, #1
   1a4fc:	cmp	r3, #0
   1a500:	beq	1a514 <ftello64@plt+0x92b4>
   1a504:	ldr	r3, [r3, #4]
   1a508:	add	r2, r2, #1
   1a50c:	cmp	r3, #0
   1a510:	bne	1a504 <ftello64@plt+0x92a4>
   1a514:	cmp	r0, r2
   1a518:	movcc	r0, r2
   1a51c:	add	r1, r1, #8
   1a520:	cmp	r1, ip
   1a524:	bcc	1a4e8 <ftello64@plt+0x9288>
   1a528:	bx	lr
   1a52c:	bx	lr
   1a530:	push	{lr}		; (str lr, [sp, #-4]!)
   1a534:	mov	r2, #0
   1a538:	ldm	r0, {r1, lr}
   1a53c:	mov	ip, r2
   1a540:	cmp	r1, lr
   1a544:	bcs	1a584 <ftello64@plt+0x9324>
   1a548:	ldr	r3, [r1]
   1a54c:	cmp	r3, #0
   1a550:	beq	1a578 <ftello64@plt+0x9318>
   1a554:	ldr	r3, [r1, #4]
   1a558:	add	ip, ip, #1
   1a55c:	cmp	r3, #0
   1a560:	add	r2, r2, #1
   1a564:	beq	1a578 <ftello64@plt+0x9318>
   1a568:	ldr	r3, [r3, #4]
   1a56c:	add	r2, r2, #1
   1a570:	cmp	r3, #0
   1a574:	bne	1a568 <ftello64@plt+0x9308>
   1a578:	add	r1, r1, #8
   1a57c:	cmp	r1, lr
   1a580:	bcc	1a548 <ftello64@plt+0x92e8>
   1a584:	ldr	r3, [r0, #12]
   1a588:	cmp	r3, ip
   1a58c:	ldreq	r0, [r0, #16]
   1a590:	subeq	r0, r0, r2
   1a594:	clzeq	r0, r0
   1a598:	lsreq	r0, r0, #5
   1a59c:	movne	r0, #0
   1a5a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a5a4:	push	{r4, r5, r6, r7, lr}
   1a5a8:	mov	r5, r1
   1a5ac:	ldm	r0, {ip, lr}
   1a5b0:	sub	sp, sp, #12
   1a5b4:	ldr	r3, [r0, #16]
   1a5b8:	cmp	ip, lr
   1a5bc:	mov	r4, #0
   1a5c0:	ldr	r6, [r0, #8]
   1a5c4:	ldr	r7, [r0, #12]
   1a5c8:	bcs	1a60c <ftello64@plt+0x93ac>
   1a5cc:	ldr	r2, [ip]
   1a5d0:	cmp	r2, #0
   1a5d4:	beq	1a600 <ftello64@plt+0x93a0>
   1a5d8:	ldr	r2, [ip, #4]
   1a5dc:	mov	r1, #1
   1a5e0:	cmp	r2, #0
   1a5e4:	beq	1a5f8 <ftello64@plt+0x9398>
   1a5e8:	ldr	r2, [r2, #4]
   1a5ec:	add	r1, r1, #1
   1a5f0:	cmp	r2, #0
   1a5f4:	bne	1a5e8 <ftello64@plt+0x9388>
   1a5f8:	cmp	r4, r1
   1a5fc:	movcc	r4, r1
   1a600:	add	ip, ip, #8
   1a604:	cmp	ip, lr
   1a608:	bcc	1a5cc <ftello64@plt+0x936c>
   1a60c:	ldr	r2, [pc, #116]	; 1a688 <ftello64@plt+0x9428>
   1a610:	mov	r1, #1
   1a614:	mov	r0, r5
   1a618:	bl	11194 <__fprintf_chk@plt>
   1a61c:	mov	r3, r6
   1a620:	ldr	r2, [pc, #100]	; 1a68c <ftello64@plt+0x942c>
   1a624:	mov	r1, #1
   1a628:	mov	r0, r5
   1a62c:	bl	11194 <__fprintf_chk@plt>
   1a630:	vmov	s15, r7
   1a634:	vldr	d5, [pc, #68]	; 1a680 <ftello64@plt+0x9420>
   1a638:	mov	r3, r7
   1a63c:	ldr	r2, [pc, #76]	; 1a690 <ftello64@plt+0x9430>
   1a640:	vcvt.f64.u32	d6, s15
   1a644:	vmov	s15, r6
   1a648:	mov	r1, #1
   1a64c:	mov	r0, r5
   1a650:	vcvt.f64.u32	d7, s15
   1a654:	vmul.f64	d6, d6, d5
   1a658:	vdiv.f64	d5, d6, d7
   1a65c:	vstr	d5, [sp]
   1a660:	bl	11194 <__fprintf_chk@plt>
   1a664:	mov	r3, r4
   1a668:	mov	r0, r5
   1a66c:	ldr	r2, [pc, #32]	; 1a694 <ftello64@plt+0x9434>
   1a670:	mov	r1, #1
   1a674:	add	sp, sp, #12
   1a678:	pop	{r4, r5, r6, r7, lr}
   1a67c:	b	11194 <__fprintf_chk@plt>
   1a680:	andeq	r0, r0, r0
   1a684:	subsmi	r0, r9, r0
   1a688:	strheq	sp, [r1], -ip
   1a68c:	ldrdeq	sp, [r1], -r4
   1a690:	andeq	sp, r1, ip, ror #1
   1a694:	andeq	sp, r1, r0, lsl r1
   1a698:	push	{r4, r5, r6, lr}
   1a69c:	mov	r5, r1
   1a6a0:	ldr	r3, [r0, #24]
   1a6a4:	mov	r6, r0
   1a6a8:	ldr	r1, [r0, #8]
   1a6ac:	mov	r0, r5
   1a6b0:	blx	r3
   1a6b4:	ldr	r3, [r6, #8]
   1a6b8:	cmp	r0, r3
   1a6bc:	bcs	1a71c <ftello64@plt+0x94bc>
   1a6c0:	ldr	r3, [r6]
   1a6c4:	add	r4, r3, r0, lsl #3
   1a6c8:	ldr	r1, [r3, r0, lsl #3]
   1a6cc:	cmp	r1, #0
   1a6d0:	bne	1a6dc <ftello64@plt+0x947c>
   1a6d4:	b	1a704 <ftello64@plt+0x94a4>
   1a6d8:	ldr	r1, [r4]
   1a6dc:	cmp	r5, r1
   1a6e0:	beq	1a70c <ftello64@plt+0x94ac>
   1a6e4:	ldr	r3, [r6, #28]
   1a6e8:	mov	r0, r5
   1a6ec:	blx	r3
   1a6f0:	cmp	r0, #0
   1a6f4:	bne	1a714 <ftello64@plt+0x94b4>
   1a6f8:	ldr	r4, [r4, #4]
   1a6fc:	cmp	r4, #0
   1a700:	bne	1a6d8 <ftello64@plt+0x9478>
   1a704:	mov	r0, #0
   1a708:	pop	{r4, r5, r6, pc}
   1a70c:	mov	r0, r5
   1a710:	pop	{r4, r5, r6, pc}
   1a714:	ldr	r0, [r4]
   1a718:	pop	{r4, r5, r6, pc}
   1a71c:	bl	1123c <abort@plt>
   1a720:	ldr	r3, [r0, #16]
   1a724:	cmp	r3, #0
   1a728:	beq	1a75c <ftello64@plt+0x94fc>
   1a72c:	ldr	r3, [r0]
   1a730:	ldr	r2, [r0, #4]
   1a734:	cmp	r3, r2
   1a738:	bcc	1a74c <ftello64@plt+0x94ec>
   1a73c:	b	1a764 <ftello64@plt+0x9504>
   1a740:	add	r3, r3, #8
   1a744:	cmp	r3, r2
   1a748:	bcs	1a764 <ftello64@plt+0x9504>
   1a74c:	ldr	r0, [r3]
   1a750:	cmp	r0, #0
   1a754:	beq	1a740 <ftello64@plt+0x94e0>
   1a758:	bx	lr
   1a75c:	mov	r0, r3
   1a760:	bx	lr
   1a764:	push	{r4, lr}
   1a768:	bl	1123c <abort@plt>
   1a76c:	push	{r4, r5, r6, lr}
   1a770:	mov	r4, r1
   1a774:	ldr	r3, [r0, #24]
   1a778:	mov	r5, r0
   1a77c:	ldr	r1, [r0, #8]
   1a780:	mov	r0, r4
   1a784:	blx	r3
   1a788:	ldr	r3, [r5, #8]
   1a78c:	cmp	r0, r3
   1a790:	bcs	1a7f4 <ftello64@plt+0x9594>
   1a794:	ldr	r3, [r5]
   1a798:	add	r0, r3, r0, lsl #3
   1a79c:	mov	r3, r0
   1a7a0:	b	1a7ac <ftello64@plt+0x954c>
   1a7a4:	cmp	r3, #0
   1a7a8:	beq	1a7c0 <ftello64@plt+0x9560>
   1a7ac:	ldm	r3, {r2, r3}
   1a7b0:	cmp	r4, r2
   1a7b4:	bne	1a7a4 <ftello64@plt+0x9544>
   1a7b8:	cmp	r3, #0
   1a7bc:	bne	1a7ec <ftello64@plt+0x958c>
   1a7c0:	ldr	r2, [r5, #4]
   1a7c4:	mov	r3, r0
   1a7c8:	b	1a7d8 <ftello64@plt+0x9578>
   1a7cc:	ldr	r0, [r3]
   1a7d0:	cmp	r0, #0
   1a7d4:	popne	{r4, r5, r6, pc}
   1a7d8:	add	r3, r3, #8
   1a7dc:	cmp	r3, r2
   1a7e0:	bcc	1a7cc <ftello64@plt+0x956c>
   1a7e4:	mov	r0, #0
   1a7e8:	pop	{r4, r5, r6, pc}
   1a7ec:	ldr	r0, [r3]
   1a7f0:	pop	{r4, r5, r6, pc}
   1a7f4:	bl	1123c <abort@plt>
   1a7f8:	push	{r4, r5, r6, lr}
   1a7fc:	mov	r5, r0
   1a800:	ldr	r4, [r0]
   1a804:	ldr	r0, [r0, #4]
   1a808:	cmp	r4, r0
   1a80c:	bcs	1a888 <ftello64@plt+0x9628>
   1a810:	add	r4, r4, #8
   1a814:	mov	ip, #0
   1a818:	ldr	r3, [r4, #-8]
   1a81c:	mov	r6, r4
   1a820:	cmp	r3, #0
   1a824:	beq	1a870 <ftello64@plt+0x9610>
   1a828:	cmp	r2, ip
   1a82c:	bls	1a87c <ftello64@plt+0x961c>
   1a830:	str	r3, [r1, ip, lsl #2]
   1a834:	ldr	r3, [r4, #-4]
   1a838:	add	r0, ip, #1
   1a83c:	cmp	r3, #0
   1a840:	add	ip, r1, ip, lsl #2
   1a844:	beq	1a868 <ftello64@plt+0x9608>
   1a848:	cmp	r2, r0
   1a84c:	beq	1a884 <ftello64@plt+0x9624>
   1a850:	ldr	lr, [r3]
   1a854:	add	r0, r0, #1
   1a858:	str	lr, [ip, #4]!
   1a85c:	ldr	r3, [r3, #4]
   1a860:	cmp	r3, #0
   1a864:	bne	1a848 <ftello64@plt+0x95e8>
   1a868:	mov	ip, r0
   1a86c:	ldr	r0, [r5, #4]
   1a870:	cmp	r0, r6
   1a874:	add	r4, r4, #8
   1a878:	bhi	1a818 <ftello64@plt+0x95b8>
   1a87c:	mov	r0, ip
   1a880:	pop	{r4, r5, r6, pc}
   1a884:	pop	{r4, r5, r6, pc}
   1a888:	mov	r0, #0
   1a88c:	pop	{r4, r5, r6, pc}
   1a890:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a894:	ldr	r3, [r0, #4]
   1a898:	ldr	r8, [r0]
   1a89c:	cmp	r8, r3
   1a8a0:	bcs	1a904 <ftello64@plt+0x96a4>
   1a8a4:	mov	r7, r2
   1a8a8:	mov	r6, r1
   1a8ac:	mov	r9, r0
   1a8b0:	mov	r5, #0
   1a8b4:	ldr	r0, [r8]
   1a8b8:	cmp	r0, #0
   1a8bc:	beq	1a8f0 <ftello64@plt+0x9690>
   1a8c0:	mov	r4, r8
   1a8c4:	b	1a8cc <ftello64@plt+0x966c>
   1a8c8:	ldr	r0, [r4]
   1a8cc:	mov	r1, r7
   1a8d0:	blx	r6
   1a8d4:	cmp	r0, #0
   1a8d8:	beq	1a8fc <ftello64@plt+0x969c>
   1a8dc:	ldr	r4, [r4, #4]
   1a8e0:	add	r5, r5, #1
   1a8e4:	cmp	r4, #0
   1a8e8:	bne	1a8c8 <ftello64@plt+0x9668>
   1a8ec:	ldr	r3, [r9, #4]
   1a8f0:	add	r8, r8, #8
   1a8f4:	cmp	r3, r8
   1a8f8:	bhi	1a8b4 <ftello64@plt+0x9654>
   1a8fc:	mov	r0, r5
   1a900:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a904:	mov	r5, #0
   1a908:	b	1a8fc <ftello64@plt+0x969c>
   1a90c:	push	{r4, r5, r6, lr}
   1a910:	mov	r4, r0
   1a914:	ldrb	r0, [r0]
   1a918:	cmp	r0, #0
   1a91c:	beq	1a94c <ftello64@plt+0x96ec>
   1a920:	mov	r5, r1
   1a924:	mov	r1, #0
   1a928:	rsb	r1, r1, r1, lsl #5
   1a92c:	add	r0, r1, r0
   1a930:	mov	r1, r5
   1a934:	bl	1c018 <ftello64@plt+0xadb8>
   1a938:	ldrb	r0, [r4, #1]!
   1a93c:	cmp	r0, #0
   1a940:	bne	1a928 <ftello64@plt+0x96c8>
   1a944:	mov	r0, r1
   1a948:	pop	{r4, r5, r6, pc}
   1a94c:	mov	r1, r0
   1a950:	b	1a944 <ftello64@plt+0x96e4>
   1a954:	push	{lr}		; (str lr, [sp, #-4]!)
   1a958:	mov	ip, r0
   1a95c:	ldr	lr, [pc, #16]	; 1a974 <ftello64@plt+0x9714>
   1a960:	ldm	lr!, {r0, r1, r2, r3}
   1a964:	ldr	lr, [lr]
   1a968:	stmia	ip!, {r0, r1, r2, r3}
   1a96c:	str	lr, [ip]
   1a970:	pop	{pc}		; (ldr pc, [sp], #4)
   1a974:	andeq	sp, r1, r8, lsr #1
   1a978:	cmp	r2, #0
   1a97c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a980:	mov	r4, r0
   1a984:	ldr	sl, [pc, #548]	; 1abb0 <ftello64@plt+0x9950>
   1a988:	mov	r0, #40	; 0x28
   1a98c:	movne	sl, r2
   1a990:	cmp	r3, #0
   1a994:	ldr	fp, [pc, #536]	; 1abb4 <ftello64@plt+0x9954>
   1a998:	mov	r5, r1
   1a99c:	movne	fp, r3
   1a9a0:	bl	1a004 <ftello64@plt+0x8da4>
   1a9a4:	subs	r8, r0, #0
   1a9a8:	beq	1aa40 <ftello64@plt+0x97e0>
   1a9ac:	cmp	r5, #0
   1a9b0:	ldr	r3, [pc, #512]	; 1abb8 <ftello64@plt+0x9958>
   1a9b4:	beq	1aa48 <ftello64@plt+0x97e8>
   1a9b8:	cmp	r5, r3
   1a9bc:	str	r5, [r8, #20]
   1a9c0:	beq	1aa4c <ftello64@plt+0x97ec>
   1a9c4:	vldr	s15, [r5, #8]
   1a9c8:	vldr	s14, [pc, #456]	; 1ab98 <ftello64@plt+0x9938>
   1a9cc:	vcmpe.f32	s15, s14
   1a9d0:	vmrs	APSR_nzcv, fpscr
   1a9d4:	ble	1aa30 <ftello64@plt+0x97d0>
   1a9d8:	vldr	s13, [pc, #444]	; 1ab9c <ftello64@plt+0x993c>
   1a9dc:	vcmpe.f32	s15, s13
   1a9e0:	vmrs	APSR_nzcv, fpscr
   1a9e4:	bpl	1aa30 <ftello64@plt+0x97d0>
   1a9e8:	vldr	s13, [pc, #432]	; 1aba0 <ftello64@plt+0x9940>
   1a9ec:	vldr	s12, [r5, #12]
   1a9f0:	vcmpe.f32	s12, s13
   1a9f4:	vmrs	APSR_nzcv, fpscr
   1a9f8:	ble	1aa30 <ftello64@plt+0x97d0>
   1a9fc:	vldr	s13, [r5]
   1aa00:	vcmpe.f32	s13, #0.0
   1aa04:	vmrs	APSR_nzcv, fpscr
   1aa08:	blt	1aa30 <ftello64@plt+0x97d0>
   1aa0c:	vadd.f32	s14, s13, s14
   1aa10:	vldr	s13, [r5, #4]
   1aa14:	vcmpe.f32	s14, s13
   1aa18:	vmrs	APSR_nzcv, fpscr
   1aa1c:	bpl	1aa30 <ftello64@plt+0x97d0>
   1aa20:	vldr	s12, [pc, #380]	; 1aba4 <ftello64@plt+0x9944>
   1aa24:	vcmpe.f32	s13, s12
   1aa28:	vmrs	APSR_nzcv, fpscr
   1aa2c:	bls	1ab7c <ftello64@plt+0x991c>
   1aa30:	str	r3, [r8, #20]
   1aa34:	mov	r0, r8
   1aa38:	bl	1a1a0 <ftello64@plt+0x8f40>
   1aa3c:	mov	r8, #0
   1aa40:	mov	r0, r8
   1aa44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa48:	str	r3, [r8, #20]
   1aa4c:	vldr	s15, [pc, #340]	; 1aba8 <ftello64@plt+0x9948>
   1aa50:	vmov	s14, r4
   1aa54:	vldr	s13, [pc, #336]	; 1abac <ftello64@plt+0x994c>
   1aa58:	vcvt.f32.u32	s12, s14
   1aa5c:	vdiv.f32	s14, s12, s15
   1aa60:	vcmpe.f32	s14, s13
   1aa64:	vmrs	APSR_nzcv, fpscr
   1aa68:	bge	1ab68 <ftello64@plt+0x9908>
   1aa6c:	vcvt.u32.f32	s15, s14
   1aa70:	vmov	r4, s15
   1aa74:	cmp	r4, #10
   1aa78:	movcc	r4, #10
   1aa7c:	orr	r7, r4, #1
   1aa80:	cmn	r7, #1
   1aa84:	ldrne	r9, [pc, #304]	; 1abbc <ftello64@plt+0x995c>
   1aa88:	beq	1ab00 <ftello64@plt+0x98a0>
   1aa8c:	cmp	r7, #9
   1aa90:	bls	1ab74 <ftello64@plt+0x9914>
   1aa94:	umull	r2, r3, r9, r7
   1aa98:	lsr	r3, r3, #1
   1aa9c:	add	r3, r3, r3, lsl #1
   1aaa0:	cmp	r7, r3
   1aaa4:	beq	1aaf4 <ftello64@plt+0x9894>
   1aaa8:	mov	r6, #16
   1aaac:	mov	r5, #9
   1aab0:	mov	r4, #3
   1aab4:	b	1aac8 <ftello64@plt+0x9868>
   1aab8:	bl	1c018 <ftello64@plt+0xadb8>
   1aabc:	add	r6, r6, #8
   1aac0:	cmp	r1, #0
   1aac4:	beq	1aaf4 <ftello64@plt+0x9894>
   1aac8:	add	r5, r5, r6
   1aacc:	add	r4, r4, #2
   1aad0:	cmp	r5, r7
   1aad4:	mov	r0, r7
   1aad8:	mov	r1, r4
   1aadc:	bcc	1aab8 <ftello64@plt+0x9858>
   1aae0:	mov	r1, r4
   1aae4:	mov	r0, r7
   1aae8:	bl	1c018 <ftello64@plt+0xadb8>
   1aaec:	cmp	r1, #0
   1aaf0:	bne	1ab00 <ftello64@plt+0x98a0>
   1aaf4:	add	r7, r7, #2
   1aaf8:	cmn	r7, #1
   1aafc:	bne	1aa8c <ftello64@plt+0x982c>
   1ab00:	lsrs	r3, r7, #30
   1ab04:	movne	r4, #1
   1ab08:	moveq	r4, #0
   1ab0c:	tst	r7, #536870912	; 0x20000000
   1ab10:	bne	1ab68 <ftello64@plt+0x9908>
   1ab14:	cmp	r4, #0
   1ab18:	bne	1ab68 <ftello64@plt+0x9908>
   1ab1c:	str	r7, [r8, #8]
   1ab20:	mov	r0, r7
   1ab24:	mov	r1, #8
   1ab28:	bl	19fbc <ftello64@plt+0x8d5c>
   1ab2c:	cmp	r0, #0
   1ab30:	str	r0, [r8]
   1ab34:	beq	1aa34 <ftello64@plt+0x97d4>
   1ab38:	ldr	r3, [r8, #8]
   1ab3c:	str	r4, [r8, #12]
   1ab40:	str	r4, [r8, #16]
   1ab44:	add	r0, r0, r3, lsl #3
   1ab48:	ldr	r3, [sp, #40]	; 0x28
   1ab4c:	str	r0, [r8, #4]
   1ab50:	str	sl, [r8, #24]
   1ab54:	str	fp, [r8, #28]
   1ab58:	str	r3, [r8, #32]
   1ab5c:	str	r4, [r8, #36]	; 0x24
   1ab60:	mov	r0, r8
   1ab64:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab68:	mov	r3, #0
   1ab6c:	str	r3, [r8, #8]
   1ab70:	b	1aa34 <ftello64@plt+0x97d4>
   1ab74:	mov	r4, #3
   1ab78:	b	1aae0 <ftello64@plt+0x9880>
   1ab7c:	vcmpe.f32	s15, s14
   1ab80:	vmrs	APSR_nzcv, fpscr
   1ab84:	ble	1aa30 <ftello64@plt+0x97d0>
   1ab88:	ldrb	r3, [r5, #16]
   1ab8c:	cmp	r3, #0
   1ab90:	bne	1aa74 <ftello64@plt+0x9814>
   1ab94:	b	1aa50 <ftello64@plt+0x97f0>
   1ab98:	stclcc	12, cr12, [ip, #820]	; 0x334
   1ab9c:	svccc	0x00666666
   1aba0:	svccc	0x008ccccd
   1aba4:	svccc	0x00800000
   1aba8:	svccc	0x004ccccd
   1abac:	svcmi	0x00800000
   1abb0:	strdeq	sl, [r1], -r8
   1abb4:	andeq	sl, r1, ip, lsl #4
   1abb8:	andeq	sp, r1, r8, lsr #1
   1abbc:	bge	feac5670 <optarg@@GLIBC_2.4+0xfea974e8>
   1abc0:	push	{r4, r5, r6, r7, r8, lr}
   1abc4:	mov	r5, r0
   1abc8:	ldr	r7, [r0]
   1abcc:	ldr	r3, [r0, #4]
   1abd0:	cmp	r7, r3
   1abd4:	addcc	r7, r7, #8
   1abd8:	movcc	r6, #0
   1abdc:	bcs	1ac58 <ftello64@plt+0x99f8>
   1abe0:	ldr	r2, [r7, #-8]
   1abe4:	mov	r8, r7
   1abe8:	cmp	r2, #0
   1abec:	beq	1ac4c <ftello64@plt+0x99ec>
   1abf0:	ldr	r4, [r7, #-4]
   1abf4:	ldr	r2, [r5, #32]
   1abf8:	cmp	r4, #0
   1abfc:	beq	1ac30 <ftello64@plt+0x99d0>
   1ac00:	cmp	r2, #0
   1ac04:	beq	1ac14 <ftello64@plt+0x99b4>
   1ac08:	ldr	r0, [r4]
   1ac0c:	blx	r2
   1ac10:	ldr	r2, [r5, #32]
   1ac14:	ldr	r3, [r4, #4]
   1ac18:	ldr	r1, [r5, #36]	; 0x24
   1ac1c:	str	r6, [r4]
   1ac20:	str	r1, [r4, #4]
   1ac24:	str	r4, [r5, #36]	; 0x24
   1ac28:	subs	r4, r3, #0
   1ac2c:	bne	1ac00 <ftello64@plt+0x99a0>
   1ac30:	cmp	r2, #0
   1ac34:	beq	1ac40 <ftello64@plt+0x99e0>
   1ac38:	ldr	r0, [r7, #-8]
   1ac3c:	blx	r2
   1ac40:	str	r6, [r7, #-8]
   1ac44:	str	r6, [r7, #-4]
   1ac48:	ldr	r3, [r5, #4]
   1ac4c:	cmp	r3, r8
   1ac50:	add	r7, r7, #8
   1ac54:	bhi	1abe0 <ftello64@plt+0x9980>
   1ac58:	mov	r3, #0
   1ac5c:	str	r3, [r5, #12]
   1ac60:	str	r3, [r5, #16]
   1ac64:	pop	{r4, r5, r6, r7, r8, pc}
   1ac68:	ldr	r3, [r0, #32]
   1ac6c:	push	{r4, r5, r6, lr}
   1ac70:	cmp	r3, #0
   1ac74:	mov	r5, r0
   1ac78:	beq	1acd8 <ftello64@plt+0x9a78>
   1ac7c:	ldr	r3, [r0, #16]
   1ac80:	cmp	r3, #0
   1ac84:	beq	1acd8 <ftello64@plt+0x9a78>
   1ac88:	ldr	r6, [r0]
   1ac8c:	ldr	r3, [r0, #4]
   1ac90:	cmp	r6, r3
   1ac94:	bcs	1ad14 <ftello64@plt+0x9ab4>
   1ac98:	ldr	r0, [r6]
   1ac9c:	cmp	r0, #0
   1aca0:	beq	1acc8 <ftello64@plt+0x9a68>
   1aca4:	mov	r4, r6
   1aca8:	b	1acb0 <ftello64@plt+0x9a50>
   1acac:	ldr	r0, [r4]
   1acb0:	ldr	r3, [r5, #32]
   1acb4:	blx	r3
   1acb8:	ldr	r4, [r4, #4]
   1acbc:	cmp	r4, #0
   1acc0:	bne	1acac <ftello64@plt+0x9a4c>
   1acc4:	ldr	r3, [r5, #4]
   1acc8:	add	r6, r6, #8
   1accc:	cmp	r3, r6
   1acd0:	bhi	1ac98 <ftello64@plt+0x9a38>
   1acd4:	b	1acdc <ftello64@plt+0x9a7c>
   1acd8:	ldr	r3, [r5, #4]
   1acdc:	ldr	r6, [r5]
   1ace0:	cmp	r6, r3
   1ace4:	bcs	1ad14 <ftello64@plt+0x9ab4>
   1ace8:	ldr	r0, [r6, #4]
   1acec:	cmp	r0, #0
   1acf0:	beq	1ad08 <ftello64@plt+0x9aa8>
   1acf4:	ldr	r4, [r0, #4]
   1acf8:	bl	1a1a0 <ftello64@plt+0x8f40>
   1acfc:	subs	r0, r4, #0
   1ad00:	bne	1acf4 <ftello64@plt+0x9a94>
   1ad04:	ldr	r3, [r5, #4]
   1ad08:	add	r6, r6, #8
   1ad0c:	cmp	r3, r6
   1ad10:	bhi	1ace8 <ftello64@plt+0x9a88>
   1ad14:	ldr	r0, [r5, #36]	; 0x24
   1ad18:	cmp	r0, #0
   1ad1c:	beq	1ad30 <ftello64@plt+0x9ad0>
   1ad20:	ldr	r4, [r0, #4]
   1ad24:	bl	1a1a0 <ftello64@plt+0x8f40>
   1ad28:	subs	r0, r4, #0
   1ad2c:	bne	1ad20 <ftello64@plt+0x9ac0>
   1ad30:	ldr	r0, [r5]
   1ad34:	bl	1a1a0 <ftello64@plt+0x8f40>
   1ad38:	mov	r0, r5
   1ad3c:	pop	{r4, r5, r6, lr}
   1ad40:	b	1a1a0 <ftello64@plt+0x8f40>
   1ad44:	ldr	r3, [r0, #20]
   1ad48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ad4c:	mov	r8, r0
   1ad50:	ldrb	r2, [r3, #16]
   1ad54:	sub	sp, sp, #40	; 0x28
   1ad58:	cmp	r2, #0
   1ad5c:	bne	1ad88 <ftello64@plt+0x9b28>
   1ad60:	vmov	s15, r1
   1ad64:	vldr	s13, [r3, #8]
   1ad68:	vldr	s14, [pc, #648]	; 1aff8 <ftello64@plt+0x9d98>
   1ad6c:	vcvt.f32.u32	s12, s15
   1ad70:	vdiv.f32	s15, s12, s13
   1ad74:	vcmpe.f32	s15, s14
   1ad78:	vmrs	APSR_nzcv, fpscr
   1ad7c:	bge	1afb0 <ftello64@plt+0x9d50>
   1ad80:	vcvt.u32.f32	s15, s15
   1ad84:	vmov	r1, s15
   1ad88:	cmp	r1, #10
   1ad8c:	movcc	r1, #10
   1ad90:	orr	r7, r1, #1
   1ad94:	cmn	r7, #1
   1ad98:	ldrne	r9, [pc, #604]	; 1affc <ftello64@plt+0x9d9c>
   1ad9c:	beq	1ae14 <ftello64@plt+0x9bb4>
   1ada0:	cmp	r7, #9
   1ada4:	bls	1afc0 <ftello64@plt+0x9d60>
   1ada8:	umull	r2, r3, r9, r7
   1adac:	lsr	r3, r3, #1
   1adb0:	add	r3, r3, r3, lsl #1
   1adb4:	cmp	r7, r3
   1adb8:	beq	1ae08 <ftello64@plt+0x9ba8>
   1adbc:	mov	r6, #16
   1adc0:	mov	r5, #9
   1adc4:	mov	r4, #3
   1adc8:	b	1ade4 <ftello64@plt+0x9b84>
   1adcc:	mov	r1, r4
   1add0:	mov	r0, r7
   1add4:	bl	1c018 <ftello64@plt+0xadb8>
   1add8:	add	r6, r6, #8
   1addc:	cmp	r1, #0
   1ade0:	beq	1ae08 <ftello64@plt+0x9ba8>
   1ade4:	add	r5, r5, r6
   1ade8:	cmp	r5, r7
   1adec:	add	r4, r4, #2
   1adf0:	bcc	1adcc <ftello64@plt+0x9b6c>
   1adf4:	mov	r1, r4
   1adf8:	mov	r0, r7
   1adfc:	bl	1c018 <ftello64@plt+0xadb8>
   1ae00:	cmp	r1, #0
   1ae04:	bne	1ae14 <ftello64@plt+0x9bb4>
   1ae08:	add	r7, r7, #2
   1ae0c:	cmn	r7, #1
   1ae10:	bne	1ada0 <ftello64@plt+0x9b40>
   1ae14:	lsrs	r3, r7, #30
   1ae18:	movne	r4, #1
   1ae1c:	moveq	r4, #0
   1ae20:	tst	r7, #536870912	; 0x20000000
   1ae24:	bne	1afb0 <ftello64@plt+0x9d50>
   1ae28:	cmp	r4, #0
   1ae2c:	bne	1afb0 <ftello64@plt+0x9d50>
   1ae30:	ldr	r3, [r8, #8]
   1ae34:	cmp	r3, r7
   1ae38:	beq	1afa0 <ftello64@plt+0x9d40>
   1ae3c:	mov	r1, #8
   1ae40:	mov	r0, r7
   1ae44:	bl	19fbc <ftello64@plt+0x8d5c>
   1ae48:	cmp	r0, #0
   1ae4c:	str	r0, [sp]
   1ae50:	beq	1afb0 <ftello64@plt+0x9d50>
   1ae54:	ldr	r1, [r8, #24]
   1ae58:	ldr	r5, [r8, #20]
   1ae5c:	ldr	lr, [r8, #28]
   1ae60:	ldr	ip, [r8, #32]
   1ae64:	add	r0, r0, r7, lsl #3
   1ae68:	ldr	r3, [r8, #36]	; 0x24
   1ae6c:	str	r0, [sp, #4]
   1ae70:	str	r1, [sp, #24]
   1ae74:	mov	r2, r4
   1ae78:	mov	r0, sp
   1ae7c:	mov	r1, r8
   1ae80:	str	r7, [sp, #8]
   1ae84:	str	r4, [sp, #12]
   1ae88:	str	r4, [sp, #16]
   1ae8c:	str	r5, [sp, #20]
   1ae90:	str	lr, [sp, #28]
   1ae94:	str	ip, [sp, #32]
   1ae98:	str	r3, [sp, #36]	; 0x24
   1ae9c:	bl	1a33c <ftello64@plt+0x90dc>
   1aea0:	subs	r9, r0, #0
   1aea4:	bne	1afc8 <ftello64@plt+0x9d68>
   1aea8:	ldr	r5, [sp]
   1aeac:	ldr	r2, [sp, #4]
   1aeb0:	ldr	r3, [sp, #36]	; 0x24
   1aeb4:	cmp	r5, r2
   1aeb8:	str	r3, [r8, #36]	; 0x24
   1aebc:	addcc	r5, r5, #8
   1aec0:	movcc	r7, r9
   1aec4:	bcs	1af74 <ftello64@plt+0x9d14>
   1aec8:	ldr	r3, [r5, #-8]
   1aecc:	mov	r6, r5
   1aed0:	cmp	r3, #0
   1aed4:	beq	1af68 <ftello64@plt+0x9d08>
   1aed8:	ldr	r4, [r5, #-4]
   1aedc:	cmp	r4, #0
   1aee0:	beq	1af64 <ftello64@plt+0x9d04>
   1aee4:	ldr	r1, [r8, #8]
   1aee8:	b	1af04 <ftello64@plt+0x9ca4>
   1aeec:	ldr	r3, [ip, #4]
   1aef0:	cmp	r2, #0
   1aef4:	str	r3, [r4, #4]
   1aef8:	str	r4, [ip, #4]
   1aefc:	beq	1af60 <ftello64@plt+0x9d00>
   1af00:	mov	r4, r2
   1af04:	ldr	sl, [r4]
   1af08:	ldr	r3, [r8, #24]
   1af0c:	mov	r0, sl
   1af10:	blx	r3
   1af14:	ldr	r1, [r8, #8]
   1af18:	cmp	r0, r1
   1af1c:	bcs	1aff4 <ftello64@plt+0x9d94>
   1af20:	ldr	r3, [r8]
   1af24:	ldr	r2, [r4, #4]
   1af28:	add	ip, r3, r0, lsl #3
   1af2c:	ldr	lr, [r3, r0, lsl #3]
   1af30:	cmp	lr, #0
   1af34:	bne	1aeec <ftello64@plt+0x9c8c>
   1af38:	ldr	ip, [r8, #12]
   1af3c:	str	sl, [r3, r0, lsl #3]
   1af40:	add	r3, ip, #1
   1af44:	str	r3, [r8, #12]
   1af48:	str	lr, [r4]
   1af4c:	ldr	r3, [r8, #36]	; 0x24
   1af50:	cmp	r2, #0
   1af54:	str	r3, [r4, #4]
   1af58:	str	r4, [r8, #36]	; 0x24
   1af5c:	bne	1af00 <ftello64@plt+0x9ca0>
   1af60:	ldr	r2, [sp, #4]
   1af64:	str	r7, [r5, #-4]
   1af68:	cmp	r6, r2
   1af6c:	add	r5, r5, #8
   1af70:	bcc	1aec8 <ftello64@plt+0x9c68>
   1af74:	mov	r1, sp
   1af78:	mov	r0, r8
   1af7c:	mov	r2, #0
   1af80:	bl	1a33c <ftello64@plt+0x90dc>
   1af84:	cmp	r0, #0
   1af88:	beq	1aff4 <ftello64@plt+0x9d94>
   1af8c:	ldr	r0, [sp]
   1af90:	bl	1a1a0 <ftello64@plt+0x8f40>
   1af94:	mov	r0, r9
   1af98:	add	sp, sp, #40	; 0x28
   1af9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1afa0:	mov	r9, #1
   1afa4:	mov	r0, r9
   1afa8:	add	sp, sp, #40	; 0x28
   1afac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1afb0:	mov	r9, #0
   1afb4:	mov	r0, r9
   1afb8:	add	sp, sp, #40	; 0x28
   1afbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1afc0:	mov	r4, #3
   1afc4:	b	1adf4 <ftello64@plt+0x9b94>
   1afc8:	ldr	r0, [r8]
   1afcc:	bl	1a1a0 <ftello64@plt+0x8f40>
   1afd0:	ldmib	sp, {r0, r1, r2}
   1afd4:	ldr	ip, [sp]
   1afd8:	ldr	r3, [sp, #36]	; 0x24
   1afdc:	stmib	r8, {r0, r1, r2}
   1afe0:	mov	r0, r9
   1afe4:	str	ip, [r8]
   1afe8:	str	r3, [r8, #36]	; 0x24
   1afec:	add	sp, sp, #40	; 0x28
   1aff0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1aff4:	bl	1123c <abort@plt>
   1aff8:	svcmi	0x00800000
   1affc:	bge	feac5ab0 <optarg@@GLIBC_2.4+0xfea97928>
   1b000:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b004:	subs	r5, r1, #0
   1b008:	sub	sp, sp, #12
   1b00c:	beq	1b228 <ftello64@plt+0x9fc8>
   1b010:	ldr	r3, [r0, #24]
   1b014:	mov	r6, r0
   1b018:	ldr	r1, [r0, #8]
   1b01c:	mov	r0, r5
   1b020:	mov	r7, r2
   1b024:	blx	r3
   1b028:	ldr	r3, [r6, #8]
   1b02c:	cmp	r0, r3
   1b030:	mov	r8, r0
   1b034:	bcs	1b228 <ftello64@plt+0x9fc8>
   1b038:	ldr	r9, [r6]
   1b03c:	add	r4, r9, r0, lsl #3
   1b040:	ldr	r1, [r9, r0, lsl #3]
   1b044:	str	r4, [sp, #4]
   1b048:	cmp	r1, #0
   1b04c:	beq	1b22c <ftello64@plt+0x9fcc>
   1b050:	cmp	r5, r1
   1b054:	beq	1b0ac <ftello64@plt+0x9e4c>
   1b058:	ldr	r3, [r6, #28]
   1b05c:	mov	r0, r5
   1b060:	blx	r3
   1b064:	cmp	r0, #0
   1b068:	bne	1b0c0 <ftello64@plt+0x9e60>
   1b06c:	ldr	r3, [r4, #4]
   1b070:	cmp	r3, #0
   1b074:	bne	1b0a0 <ftello64@plt+0x9e40>
   1b078:	b	1b0cc <ftello64@plt+0x9e6c>
   1b07c:	ldr	r3, [r6, #28]
   1b080:	mov	r0, r5
   1b084:	blx	r3
   1b088:	cmp	r0, #0
   1b08c:	bne	1b140 <ftello64@plt+0x9ee0>
   1b090:	ldr	r4, [r4, #4]
   1b094:	ldr	r3, [r4, #4]
   1b098:	cmp	r3, #0
   1b09c:	beq	1b0cc <ftello64@plt+0x9e6c>
   1b0a0:	ldr	r1, [r3]
   1b0a4:	cmp	r5, r1
   1b0a8:	bne	1b07c <ftello64@plt+0x9e1c>
   1b0ac:	mov	r0, #0
   1b0b0:	cmp	r7, #0
   1b0b4:	strne	r1, [r7]
   1b0b8:	add	sp, sp, #12
   1b0bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b0c0:	ldr	r1, [r9, r8, lsl #3]
   1b0c4:	cmp	r1, #0
   1b0c8:	bne	1b0ac <ftello64@plt+0x9e4c>
   1b0cc:	vldr	s15, [r6, #8]
   1b0d0:	ldr	r3, [r6, #20]
   1b0d4:	vldr	s14, [r6, #12]
   1b0d8:	vcvt.f32.u32	s15, s15
   1b0dc:	vldr	s13, [r3, #8]
   1b0e0:	vcvt.f32.u32	s14, s14
   1b0e4:	vmul.f32	s12, s13, s15
   1b0e8:	vcmpe.f32	s14, s12
   1b0ec:	vmrs	APSR_nzcv, fpscr
   1b0f0:	bgt	1b14c <ftello64@plt+0x9eec>
   1b0f4:	ldr	r4, [sp, #4]
   1b0f8:	ldr	r3, [r4]
   1b0fc:	cmp	r3, #0
   1b100:	beq	1b290 <ftello64@plt+0xa030>
   1b104:	ldr	r3, [r6, #36]	; 0x24
   1b108:	cmp	r3, #0
   1b10c:	beq	1b278 <ftello64@plt+0xa018>
   1b110:	ldr	r2, [r3, #4]
   1b114:	str	r2, [r6, #36]	; 0x24
   1b118:	ldr	r2, [r6, #16]
   1b11c:	ldr	r1, [r4, #4]
   1b120:	add	r2, r2, #1
   1b124:	str	r5, [r3]
   1b128:	str	r1, [r3, #4]
   1b12c:	mov	r0, #1
   1b130:	str	r3, [r4, #4]
   1b134:	str	r2, [r6, #16]
   1b138:	add	sp, sp, #12
   1b13c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b140:	ldr	r3, [r4, #4]
   1b144:	ldr	r1, [r3]
   1b148:	b	1b0c4 <ftello64@plt+0x9e64>
   1b14c:	ldr	r2, [pc, #392]	; 1b2dc <ftello64@plt+0xa07c>
   1b150:	cmp	r3, r2
   1b154:	beq	1b1d8 <ftello64@plt+0x9f78>
   1b158:	vldr	s12, [pc, #352]	; 1b2c0 <ftello64@plt+0xa060>
   1b15c:	vcmpe.f32	s13, s12
   1b160:	vmrs	APSR_nzcv, fpscr
   1b164:	ble	1b1c0 <ftello64@plt+0x9f60>
   1b168:	vldr	s11, [pc, #340]	; 1b2c4 <ftello64@plt+0xa064>
   1b16c:	vcmpe.f32	s13, s11
   1b170:	vmrs	APSR_nzcv, fpscr
   1b174:	bpl	1b1c0 <ftello64@plt+0x9f60>
   1b178:	vldr	s11, [r3, #12]
   1b17c:	vldr	s10, [pc, #324]	; 1b2c8 <ftello64@plt+0xa068>
   1b180:	vcmpe.f32	s11, s10
   1b184:	vmrs	APSR_nzcv, fpscr
   1b188:	ble	1b1c0 <ftello64@plt+0x9f60>
   1b18c:	vldr	s10, [r3]
   1b190:	vcmpe.f32	s10, #0.0
   1b194:	vmrs	APSR_nzcv, fpscr
   1b198:	blt	1b1c0 <ftello64@plt+0x9f60>
   1b19c:	vadd.f32	s12, s10, s12
   1b1a0:	vldr	s10, [r3, #4]
   1b1a4:	vcmpe.f32	s12, s10
   1b1a8:	vmrs	APSR_nzcv, fpscr
   1b1ac:	bpl	1b1c0 <ftello64@plt+0x9f60>
   1b1b0:	vldr	s9, [pc, #276]	; 1b2cc <ftello64@plt+0xa06c>
   1b1b4:	vcmpe.f32	s10, s9
   1b1b8:	vmrs	APSR_nzcv, fpscr
   1b1bc:	bls	1b2a0 <ftello64@plt+0xa040>
   1b1c0:	vldr	s13, [pc, #264]	; 1b2d0 <ftello64@plt+0xa070>
   1b1c4:	str	r2, [r6, #20]
   1b1c8:	vmul.f32	s12, s15, s13
   1b1cc:	vcmpe.f32	s12, s14
   1b1d0:	vmrs	APSR_nzcv, fpscr
   1b1d4:	bpl	1b0f4 <ftello64@plt+0x9e94>
   1b1d8:	vldr	s11, [pc, #244]	; 1b2d4 <ftello64@plt+0xa074>
   1b1dc:	vmul.f32	s15, s15, s11
   1b1e0:	vmul.f32	s15, s15, s13
   1b1e4:	vldr	s14, [pc, #236]	; 1b2d8 <ftello64@plt+0xa078>
   1b1e8:	vcmpe.f32	s15, s14
   1b1ec:	vmrs	APSR_nzcv, fpscr
   1b1f0:	bge	1b298 <ftello64@plt+0xa038>
   1b1f4:	vcvt.u32.f32	s15, s15
   1b1f8:	mov	r0, r6
   1b1fc:	vmov	r1, s15
   1b200:	bl	1ad44 <ftello64@plt+0x9ae4>
   1b204:	cmp	r0, #0
   1b208:	beq	1b298 <ftello64@plt+0xa038>
   1b20c:	mov	r3, #0
   1b210:	add	r2, sp, #4
   1b214:	mov	r1, r5
   1b218:	mov	r0, r6
   1b21c:	bl	1a21c <ftello64@plt+0x8fbc>
   1b220:	cmp	r0, #0
   1b224:	beq	1b0f4 <ftello64@plt+0x9e94>
   1b228:	bl	1123c <abort@plt>
   1b22c:	vmov	s15, r3
   1b230:	ldr	r2, [r6, #12]
   1b234:	ldr	r3, [r6, #20]
   1b238:	vcvt.f32.u32	s15, s15
   1b23c:	vldr	s13, [r3, #8]
   1b240:	vmov	s14, r2
   1b244:	vcvt.f32.u32	s14, s14
   1b248:	vmul.f32	s12, s13, s15
   1b24c:	vcmpe.f32	s14, s12
   1b250:	vmrs	APSR_nzcv, fpscr
   1b254:	bgt	1b14c <ftello64@plt+0x9eec>
   1b258:	ldr	r3, [r6, #16]
   1b25c:	add	r2, r2, #1
   1b260:	add	r3, r3, #1
   1b264:	str	r5, [r4]
   1b268:	mov	r0, #1
   1b26c:	str	r2, [r6, #12]
   1b270:	str	r3, [r6, #16]
   1b274:	b	1b0b8 <ftello64@plt+0x9e58>
   1b278:	mov	r0, #8
   1b27c:	bl	1a004 <ftello64@plt+0x8da4>
   1b280:	subs	r3, r0, #0
   1b284:	beq	1b298 <ftello64@plt+0xa038>
   1b288:	ldr	r4, [sp, #4]
   1b28c:	b	1b118 <ftello64@plt+0x9eb8>
   1b290:	ldr	r2, [r6, #12]
   1b294:	b	1b258 <ftello64@plt+0x9ff8>
   1b298:	mvn	r0, #0
   1b29c:	b	1b0b8 <ftello64@plt+0x9e58>
   1b2a0:	vcmpe.f32	s12, s13
   1b2a4:	vmrs	APSR_nzcv, fpscr
   1b2a8:	bpl	1b1c0 <ftello64@plt+0x9f60>
   1b2ac:	ldrb	r3, [r3, #16]
   1b2b0:	cmp	r3, #0
   1b2b4:	vmulne.f32	s15, s11, s15
   1b2b8:	bne	1b1e4 <ftello64@plt+0x9f84>
   1b2bc:	b	1b1dc <ftello64@plt+0x9f7c>
   1b2c0:	stclcc	12, cr12, [ip, #820]	; 0x334
   1b2c4:	svccc	0x00666666
   1b2c8:	svccc	0x008ccccd
   1b2cc:	svccc	0x00800000
   1b2d0:	svccc	0x004ccccd
   1b2d4:	svccc	0x00b4fdf4
   1b2d8:	svcmi	0x00800000
   1b2dc:	andeq	sp, r1, r8, lsr #1
   1b2e0:	push	{r4, r5, r6, r7, r8, lr}
   1b2e4:	subs	r5, r1, #0
   1b2e8:	sub	sp, sp, #8
   1b2ec:	beq	1b4f0 <ftello64@plt+0xa290>
   1b2f0:	ldr	r3, [r0, #24]
   1b2f4:	mov	r6, r0
   1b2f8:	ldr	r1, [r0, #8]
   1b2fc:	mov	r0, r5
   1b300:	blx	r3
   1b304:	ldr	r3, [r6, #8]
   1b308:	cmp	r0, r3
   1b30c:	mov	r7, r0
   1b310:	bcs	1b4f0 <ftello64@plt+0xa290>
   1b314:	ldr	r8, [r6]
   1b318:	add	r4, r8, r0, lsl #3
   1b31c:	ldr	r1, [r8, r0, lsl #3]
   1b320:	str	r4, [sp, #4]
   1b324:	cmp	r1, #0
   1b328:	beq	1b4f4 <ftello64@plt+0xa294>
   1b32c:	cmp	r5, r1
   1b330:	beq	1b354 <ftello64@plt+0xa0f4>
   1b334:	ldr	r3, [r6, #28]
   1b338:	mov	r0, r5
   1b33c:	blx	r3
   1b340:	cmp	r0, #0
   1b344:	beq	1b384 <ftello64@plt+0xa124>
   1b348:	ldr	r1, [r8, r7, lsl #3]
   1b34c:	cmp	r1, #0
   1b350:	beq	1b390 <ftello64@plt+0xa130>
   1b354:	mov	r0, r1
   1b358:	add	sp, sp, #8
   1b35c:	pop	{r4, r5, r6, r7, r8, pc}
   1b360:	ldr	r1, [r3]
   1b364:	cmp	r5, r1
   1b368:	beq	1b354 <ftello64@plt+0xa0f4>
   1b36c:	ldr	r3, [r6, #28]
   1b370:	mov	r0, r5
   1b374:	blx	r3
   1b378:	cmp	r0, #0
   1b37c:	bne	1b408 <ftello64@plt+0xa1a8>
   1b380:	ldr	r4, [r4, #4]
   1b384:	ldr	r3, [r4, #4]
   1b388:	cmp	r3, #0
   1b38c:	bne	1b360 <ftello64@plt+0xa100>
   1b390:	vldr	s15, [r6, #8]
   1b394:	ldr	r3, [r6, #20]
   1b398:	vldr	s14, [r6, #12]
   1b39c:	vcvt.f32.u32	s15, s15
   1b3a0:	vldr	s13, [r3, #8]
   1b3a4:	vcvt.f32.u32	s14, s14
   1b3a8:	vmul.f32	s12, s13, s15
   1b3ac:	vcmpe.f32	s14, s12
   1b3b0:	vmrs	APSR_nzcv, fpscr
   1b3b4:	bgt	1b414 <ftello64@plt+0xa1b4>
   1b3b8:	ldr	r4, [sp, #4]
   1b3bc:	ldr	r3, [r4]
   1b3c0:	cmp	r3, #0
   1b3c4:	beq	1b554 <ftello64@plt+0xa2f4>
   1b3c8:	ldr	r0, [r6, #36]	; 0x24
   1b3cc:	cmp	r0, #0
   1b3d0:	beq	1b53c <ftello64@plt+0xa2dc>
   1b3d4:	ldr	r3, [r0, #4]
   1b3d8:	str	r3, [r6, #36]	; 0x24
   1b3dc:	ldr	r3, [r6, #16]
   1b3e0:	ldr	r2, [r4, #4]
   1b3e4:	add	r3, r3, #1
   1b3e8:	str	r5, [r0]
   1b3ec:	str	r2, [r0, #4]
   1b3f0:	str	r0, [r4, #4]
   1b3f4:	str	r3, [r6, #16]
   1b3f8:	mov	r1, r5
   1b3fc:	mov	r0, r1
   1b400:	add	sp, sp, #8
   1b404:	pop	{r4, r5, r6, r7, r8, pc}
   1b408:	ldr	r3, [r4, #4]
   1b40c:	ldr	r1, [r3]
   1b410:	b	1b34c <ftello64@plt+0xa0ec>
   1b414:	ldr	r2, [pc, #388]	; 1b5a0 <ftello64@plt+0xa340>
   1b418:	cmp	r3, r2
   1b41c:	beq	1b4a0 <ftello64@plt+0xa240>
   1b420:	vldr	s12, [pc, #348]	; 1b584 <ftello64@plt+0xa324>
   1b424:	vcmpe.f32	s13, s12
   1b428:	vmrs	APSR_nzcv, fpscr
   1b42c:	ble	1b488 <ftello64@plt+0xa228>
   1b430:	vldr	s11, [pc, #336]	; 1b588 <ftello64@plt+0xa328>
   1b434:	vcmpe.f32	s13, s11
   1b438:	vmrs	APSR_nzcv, fpscr
   1b43c:	bpl	1b488 <ftello64@plt+0xa228>
   1b440:	vldr	s11, [r3, #12]
   1b444:	vldr	s10, [pc, #320]	; 1b58c <ftello64@plt+0xa32c>
   1b448:	vcmpe.f32	s11, s10
   1b44c:	vmrs	APSR_nzcv, fpscr
   1b450:	ble	1b488 <ftello64@plt+0xa228>
   1b454:	vldr	s10, [r3]
   1b458:	vcmpe.f32	s10, #0.0
   1b45c:	vmrs	APSR_nzcv, fpscr
   1b460:	blt	1b488 <ftello64@plt+0xa228>
   1b464:	vadd.f32	s12, s10, s12
   1b468:	vldr	s10, [r3, #4]
   1b46c:	vcmpe.f32	s12, s10
   1b470:	vmrs	APSR_nzcv, fpscr
   1b474:	bpl	1b488 <ftello64@plt+0xa228>
   1b478:	vldr	s9, [pc, #272]	; 1b590 <ftello64@plt+0xa330>
   1b47c:	vcmpe.f32	s10, s9
   1b480:	vmrs	APSR_nzcv, fpscr
   1b484:	bls	1b564 <ftello64@plt+0xa304>
   1b488:	vldr	s13, [pc, #260]	; 1b594 <ftello64@plt+0xa334>
   1b48c:	str	r2, [r6, #20]
   1b490:	vmul.f32	s12, s15, s13
   1b494:	vcmpe.f32	s12, s14
   1b498:	vmrs	APSR_nzcv, fpscr
   1b49c:	bpl	1b3b8 <ftello64@plt+0xa158>
   1b4a0:	vldr	s11, [pc, #240]	; 1b598 <ftello64@plt+0xa338>
   1b4a4:	vmul.f32	s15, s15, s11
   1b4a8:	vmul.f32	s15, s15, s13
   1b4ac:	vldr	s14, [pc, #232]	; 1b59c <ftello64@plt+0xa33c>
   1b4b0:	vcmpe.f32	s15, s14
   1b4b4:	vmrs	APSR_nzcv, fpscr
   1b4b8:	bge	1b55c <ftello64@plt+0xa2fc>
   1b4bc:	vcvt.u32.f32	s15, s15
   1b4c0:	mov	r0, r6
   1b4c4:	vmov	r1, s15
   1b4c8:	bl	1ad44 <ftello64@plt+0x9ae4>
   1b4cc:	cmp	r0, #0
   1b4d0:	beq	1b55c <ftello64@plt+0xa2fc>
   1b4d4:	mov	r3, #0
   1b4d8:	add	r2, sp, #4
   1b4dc:	mov	r1, r5
   1b4e0:	mov	r0, r6
   1b4e4:	bl	1a21c <ftello64@plt+0x8fbc>
   1b4e8:	cmp	r0, #0
   1b4ec:	beq	1b3b8 <ftello64@plt+0xa158>
   1b4f0:	bl	1123c <abort@plt>
   1b4f4:	vmov	s15, r3
   1b4f8:	ldr	r2, [r6, #12]
   1b4fc:	ldr	r3, [r6, #20]
   1b500:	vcvt.f32.u32	s15, s15
   1b504:	vldr	s13, [r3, #8]
   1b508:	vmov	s14, r2
   1b50c:	vcvt.f32.u32	s14, s14
   1b510:	vmul.f32	s12, s15, s13
   1b514:	vcmpe.f32	s12, s14
   1b518:	vmrs	APSR_nzcv, fpscr
   1b51c:	bmi	1b414 <ftello64@plt+0xa1b4>
   1b520:	ldr	r3, [r6, #16]
   1b524:	add	r2, r2, #1
   1b528:	add	r3, r3, #1
   1b52c:	str	r5, [r4]
   1b530:	str	r2, [r6, #12]
   1b534:	str	r3, [r6, #16]
   1b538:	b	1b3f8 <ftello64@plt+0xa198>
   1b53c:	mov	r0, #8
   1b540:	bl	1a004 <ftello64@plt+0x8da4>
   1b544:	cmp	r0, #0
   1b548:	beq	1b55c <ftello64@plt+0xa2fc>
   1b54c:	ldr	r4, [sp, #4]
   1b550:	b	1b3dc <ftello64@plt+0xa17c>
   1b554:	ldr	r2, [r6, #12]
   1b558:	b	1b520 <ftello64@plt+0xa2c0>
   1b55c:	mov	r1, #0
   1b560:	b	1b354 <ftello64@plt+0xa0f4>
   1b564:	vcmpe.f32	s12, s13
   1b568:	vmrs	APSR_nzcv, fpscr
   1b56c:	bpl	1b488 <ftello64@plt+0xa228>
   1b570:	ldrb	r3, [r3, #16]
   1b574:	cmp	r3, #0
   1b578:	vmulne.f32	s15, s11, s15
   1b57c:	bne	1b4ac <ftello64@plt+0xa24c>
   1b580:	b	1b4a4 <ftello64@plt+0xa244>
   1b584:	stclcc	12, cr12, [ip, #820]	; 0x334
   1b588:	svccc	0x00666666
   1b58c:	svccc	0x008ccccd
   1b590:	svccc	0x00800000
   1b594:	svccc	0x004ccccd
   1b598:	svccc	0x00b4fdf4
   1b59c:	svcmi	0x00800000
   1b5a0:	andeq	sp, r1, r8, lsr #1
   1b5a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b5a8:	mov	r7, r1
   1b5ac:	ldr	r3, [r0, #24]
   1b5b0:	mov	r6, r0
   1b5b4:	ldr	r1, [r0, #8]
   1b5b8:	mov	r0, r7
   1b5bc:	blx	r3
   1b5c0:	ldr	r3, [r6, #8]
   1b5c4:	cmp	r0, r3
   1b5c8:	bcs	1b7f4 <ftello64@plt+0xa594>
   1b5cc:	ldr	r9, [r6]
   1b5d0:	mov	r8, r0
   1b5d4:	add	r5, r9, r0, lsl #3
   1b5d8:	ldr	r4, [r9, r0, lsl #3]
   1b5dc:	cmp	r4, #0
   1b5e0:	beq	1b68c <ftello64@plt+0xa42c>
   1b5e4:	cmp	r7, r4
   1b5e8:	beq	1b608 <ftello64@plt+0xa3a8>
   1b5ec:	mov	r1, r4
   1b5f0:	ldr	r3, [r6, #28]
   1b5f4:	mov	r0, r7
   1b5f8:	blx	r3
   1b5fc:	cmp	r0, #0
   1b600:	beq	1b680 <ftello64@plt+0xa420>
   1b604:	ldr	r4, [r9, r8, lsl #3]
   1b608:	ldr	r3, [r5, #4]
   1b60c:	cmp	r3, #0
   1b610:	movne	r2, #0
   1b614:	ldmne	r3, {r0, r1}
   1b618:	streq	r3, [r9, r8, lsl #3]
   1b61c:	stmne	r5, {r0, r1}
   1b620:	strne	r2, [r3]
   1b624:	ldrne	r2, [r6, #36]	; 0x24
   1b628:	strne	r2, [r3, #4]
   1b62c:	strne	r3, [r6, #36]	; 0x24
   1b630:	cmp	r4, #0
   1b634:	beq	1b68c <ftello64@plt+0xa42c>
   1b638:	ldr	r2, [r9, r8, lsl #3]
   1b63c:	ldr	r3, [r6, #16]
   1b640:	cmp	r2, #0
   1b644:	sub	r3, r3, #1
   1b648:	str	r3, [r6, #16]
   1b64c:	beq	1b6c0 <ftello64@plt+0xa460>
   1b650:	mov	r0, r4
   1b654:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b658:	ldr	r4, [r3]
   1b65c:	cmp	r7, r4
   1b660:	beq	1b6a0 <ftello64@plt+0xa440>
   1b664:	mov	r1, r4
   1b668:	ldr	r3, [r6, #28]
   1b66c:	mov	r0, r7
   1b670:	blx	r3
   1b674:	cmp	r0, #0
   1b678:	bne	1b698 <ftello64@plt+0xa438>
   1b67c:	ldr	r5, [r5, #4]
   1b680:	ldr	r3, [r5, #4]
   1b684:	cmp	r3, #0
   1b688:	bne	1b658 <ftello64@plt+0xa3f8>
   1b68c:	mov	r4, #0
   1b690:	mov	r0, r4
   1b694:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b698:	ldr	r3, [r5, #4]
   1b69c:	ldr	r4, [r3]
   1b6a0:	ldr	r1, [r3, #4]
   1b6a4:	mov	r2, #0
   1b6a8:	str	r1, [r5, #4]
   1b6ac:	str	r2, [r3]
   1b6b0:	ldr	r2, [r6, #36]	; 0x24
   1b6b4:	str	r2, [r3, #4]
   1b6b8:	str	r3, [r6, #36]	; 0x24
   1b6bc:	b	1b630 <ftello64@plt+0xa3d0>
   1b6c0:	vldr	s15, [r6, #8]
   1b6c4:	ldr	r3, [r6, #12]
   1b6c8:	ldr	r2, [r6, #20]
   1b6cc:	sub	r3, r3, #1
   1b6d0:	vcvt.f32.u32	s14, s15
   1b6d4:	vldr	s13, [r2]
   1b6d8:	vmov	s15, r3
   1b6dc:	str	r3, [r6, #12]
   1b6e0:	vcvt.f32.u32	s15, s15
   1b6e4:	vmul.f32	s12, s13, s14
   1b6e8:	vcmpe.f32	s15, s12
   1b6ec:	vmrs	APSR_nzcv, fpscr
   1b6f0:	bpl	1b650 <ftello64@plt+0xa3f0>
   1b6f4:	ldr	r3, [pc, #276]	; 1b810 <ftello64@plt+0xa5b0>
   1b6f8:	cmp	r2, r3
   1b6fc:	beq	1b7dc <ftello64@plt+0xa57c>
   1b700:	vldr	s12, [r2, #8]
   1b704:	vldr	s11, [pc, #236]	; 1b7f8 <ftello64@plt+0xa598>
   1b708:	vcmpe.f32	s12, s11
   1b70c:	vmrs	APSR_nzcv, fpscr
   1b710:	ble	1b7c4 <ftello64@plt+0xa564>
   1b714:	vldr	s10, [pc, #224]	; 1b7fc <ftello64@plt+0xa59c>
   1b718:	vcmpe.f32	s12, s10
   1b71c:	vmrs	APSR_nzcv, fpscr
   1b720:	bpl	1b7c4 <ftello64@plt+0xa564>
   1b724:	vldr	s10, [pc, #212]	; 1b800 <ftello64@plt+0xa5a0>
   1b728:	vldr	s9, [r2, #12]
   1b72c:	vcmpe.f32	s9, s10
   1b730:	vmrs	APSR_nzcv, fpscr
   1b734:	ble	1b7c4 <ftello64@plt+0xa564>
   1b738:	vcmpe.f32	s13, #0.0
   1b73c:	vmrs	APSR_nzcv, fpscr
   1b740:	blt	1b7c4 <ftello64@plt+0xa564>
   1b744:	vadd.f32	s13, s13, s11
   1b748:	vldr	s11, [r2, #4]
   1b74c:	vcmpe.f32	s13, s11
   1b750:	vmrs	APSR_nzcv, fpscr
   1b754:	bpl	1b7c4 <ftello64@plt+0xa564>
   1b758:	vldr	s10, [pc, #164]	; 1b804 <ftello64@plt+0xa5a4>
   1b75c:	vcmpe.f32	s11, s10
   1b760:	vmrs	APSR_nzcv, fpscr
   1b764:	bhi	1b7c4 <ftello64@plt+0xa564>
   1b768:	vcmpe.f32	s12, s13
   1b76c:	vmrs	APSR_nzcv, fpscr
   1b770:	ble	1b7c4 <ftello64@plt+0xa564>
   1b774:	ldrb	r3, [r2, #16]
   1b778:	cmp	r3, #0
   1b77c:	beq	1b7e4 <ftello64@plt+0xa584>
   1b780:	vmul.f32	s15, s14, s11
   1b784:	vcvt.u32.f32	s15, s15
   1b788:	vmov	r1, s15
   1b78c:	mov	r0, r6
   1b790:	bl	1ad44 <ftello64@plt+0x9ae4>
   1b794:	cmp	r0, #0
   1b798:	bne	1b650 <ftello64@plt+0xa3f0>
   1b79c:	ldr	r0, [r6, #36]	; 0x24
   1b7a0:	cmp	r0, #0
   1b7a4:	beq	1b7b8 <ftello64@plt+0xa558>
   1b7a8:	ldr	r5, [r0, #4]
   1b7ac:	bl	1a1a0 <ftello64@plt+0x8f40>
   1b7b0:	subs	r0, r5, #0
   1b7b4:	bne	1b7a8 <ftello64@plt+0xa548>
   1b7b8:	mov	r3, #0
   1b7bc:	str	r3, [r6, #36]	; 0x24
   1b7c0:	b	1b650 <ftello64@plt+0xa3f0>
   1b7c4:	vldr	s13, [pc, #60]	; 1b808 <ftello64@plt+0xa5a8>
   1b7c8:	str	r3, [r6, #20]
   1b7cc:	vmul.f32	s13, s14, s13
   1b7d0:	vcmpe.f32	s15, s13
   1b7d4:	vmrs	APSR_nzcv, fpscr
   1b7d8:	bpl	1b650 <ftello64@plt+0xa3f0>
   1b7dc:	vldr	s12, [pc, #40]	; 1b80c <ftello64@plt+0xa5ac>
   1b7e0:	vldr	s11, [pc, #28]	; 1b804 <ftello64@plt+0xa5a4>
   1b7e4:	vmul.f32	s15, s14, s11
   1b7e8:	vmul.f32	s15, s15, s12
   1b7ec:	vcvt.u32.f32	s15, s15
   1b7f0:	b	1b788 <ftello64@plt+0xa528>
   1b7f4:	bl	1123c <abort@plt>
   1b7f8:	stclcc	12, cr12, [ip, #820]	; 0x334
   1b7fc:	svccc	0x00666666
   1b800:	svccc	0x008ccccd
   1b804:	svccc	0x00800000
   1b808:	andeq	r0, r0, r0
   1b80c:	svccc	0x004ccccd
   1b810:	andeq	sp, r1, r8, lsr #1
   1b814:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b818:	mov	r7, r1
   1b81c:	ldr	r3, [r0, #24]
   1b820:	mov	r6, r0
   1b824:	ldr	r1, [r0, #8]
   1b828:	mov	r0, r7
   1b82c:	blx	r3
   1b830:	ldr	r3, [r6, #8]
   1b834:	cmp	r0, r3
   1b838:	bcs	1ba64 <ftello64@plt+0xa804>
   1b83c:	ldr	r9, [r6]
   1b840:	mov	r8, r0
   1b844:	add	r5, r9, r0, lsl #3
   1b848:	ldr	r4, [r9, r0, lsl #3]
   1b84c:	cmp	r4, #0
   1b850:	beq	1b8fc <ftello64@plt+0xa69c>
   1b854:	cmp	r7, r4
   1b858:	beq	1b878 <ftello64@plt+0xa618>
   1b85c:	mov	r1, r4
   1b860:	ldr	r3, [r6, #28]
   1b864:	mov	r0, r7
   1b868:	blx	r3
   1b86c:	cmp	r0, #0
   1b870:	beq	1b8f0 <ftello64@plt+0xa690>
   1b874:	ldr	r4, [r9, r8, lsl #3]
   1b878:	ldr	r3, [r5, #4]
   1b87c:	cmp	r3, #0
   1b880:	movne	r2, #0
   1b884:	ldmne	r3, {r0, r1}
   1b888:	streq	r3, [r9, r8, lsl #3]
   1b88c:	stmne	r5, {r0, r1}
   1b890:	strne	r2, [r3]
   1b894:	ldrne	r2, [r6, #36]	; 0x24
   1b898:	strne	r2, [r3, #4]
   1b89c:	strne	r3, [r6, #36]	; 0x24
   1b8a0:	cmp	r4, #0
   1b8a4:	beq	1b8fc <ftello64@plt+0xa69c>
   1b8a8:	ldr	r2, [r9, r8, lsl #3]
   1b8ac:	ldr	r3, [r6, #16]
   1b8b0:	cmp	r2, #0
   1b8b4:	sub	r3, r3, #1
   1b8b8:	str	r3, [r6, #16]
   1b8bc:	beq	1b930 <ftello64@plt+0xa6d0>
   1b8c0:	mov	r0, r4
   1b8c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b8c8:	ldr	r4, [r3]
   1b8cc:	cmp	r7, r4
   1b8d0:	beq	1b910 <ftello64@plt+0xa6b0>
   1b8d4:	mov	r1, r4
   1b8d8:	ldr	r3, [r6, #28]
   1b8dc:	mov	r0, r7
   1b8e0:	blx	r3
   1b8e4:	cmp	r0, #0
   1b8e8:	bne	1b908 <ftello64@plt+0xa6a8>
   1b8ec:	ldr	r5, [r5, #4]
   1b8f0:	ldr	r3, [r5, #4]
   1b8f4:	cmp	r3, #0
   1b8f8:	bne	1b8c8 <ftello64@plt+0xa668>
   1b8fc:	mov	r4, #0
   1b900:	mov	r0, r4
   1b904:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b908:	ldr	r3, [r5, #4]
   1b90c:	ldr	r4, [r3]
   1b910:	ldr	r1, [r3, #4]
   1b914:	mov	r2, #0
   1b918:	str	r1, [r5, #4]
   1b91c:	str	r2, [r3]
   1b920:	ldr	r2, [r6, #36]	; 0x24
   1b924:	str	r2, [r3, #4]
   1b928:	str	r3, [r6, #36]	; 0x24
   1b92c:	b	1b8a0 <ftello64@plt+0xa640>
   1b930:	vldr	s15, [r6, #8]
   1b934:	ldr	r3, [r6, #12]
   1b938:	ldr	r2, [r6, #20]
   1b93c:	sub	r3, r3, #1
   1b940:	vcvt.f32.u32	s14, s15
   1b944:	vldr	s13, [r2]
   1b948:	vmov	s15, r3
   1b94c:	str	r3, [r6, #12]
   1b950:	vcvt.f32.u32	s15, s15
   1b954:	vmul.f32	s12, s13, s14
   1b958:	vcmpe.f32	s15, s12
   1b95c:	vmrs	APSR_nzcv, fpscr
   1b960:	bpl	1b8c0 <ftello64@plt+0xa660>
   1b964:	ldr	r3, [pc, #276]	; 1ba80 <ftello64@plt+0xa820>
   1b968:	cmp	r2, r3
   1b96c:	beq	1ba4c <ftello64@plt+0xa7ec>
   1b970:	vldr	s12, [r2, #8]
   1b974:	vldr	s11, [pc, #236]	; 1ba68 <ftello64@plt+0xa808>
   1b978:	vcmpe.f32	s12, s11
   1b97c:	vmrs	APSR_nzcv, fpscr
   1b980:	ble	1ba34 <ftello64@plt+0xa7d4>
   1b984:	vldr	s10, [pc, #224]	; 1ba6c <ftello64@plt+0xa80c>
   1b988:	vcmpe.f32	s12, s10
   1b98c:	vmrs	APSR_nzcv, fpscr
   1b990:	bpl	1ba34 <ftello64@plt+0xa7d4>
   1b994:	vldr	s10, [pc, #212]	; 1ba70 <ftello64@plt+0xa810>
   1b998:	vldr	s9, [r2, #12]
   1b99c:	vcmpe.f32	s9, s10
   1b9a0:	vmrs	APSR_nzcv, fpscr
   1b9a4:	ble	1ba34 <ftello64@plt+0xa7d4>
   1b9a8:	vcmpe.f32	s13, #0.0
   1b9ac:	vmrs	APSR_nzcv, fpscr
   1b9b0:	blt	1ba34 <ftello64@plt+0xa7d4>
   1b9b4:	vadd.f32	s13, s13, s11
   1b9b8:	vldr	s11, [r2, #4]
   1b9bc:	vcmpe.f32	s13, s11
   1b9c0:	vmrs	APSR_nzcv, fpscr
   1b9c4:	bpl	1ba34 <ftello64@plt+0xa7d4>
   1b9c8:	vldr	s10, [pc, #164]	; 1ba74 <ftello64@plt+0xa814>
   1b9cc:	vcmpe.f32	s11, s10
   1b9d0:	vmrs	APSR_nzcv, fpscr
   1b9d4:	bhi	1ba34 <ftello64@plt+0xa7d4>
   1b9d8:	vcmpe.f32	s12, s13
   1b9dc:	vmrs	APSR_nzcv, fpscr
   1b9e0:	ble	1ba34 <ftello64@plt+0xa7d4>
   1b9e4:	ldrb	r3, [r2, #16]
   1b9e8:	cmp	r3, #0
   1b9ec:	beq	1ba54 <ftello64@plt+0xa7f4>
   1b9f0:	vmul.f32	s15, s14, s11
   1b9f4:	vcvt.u32.f32	s15, s15
   1b9f8:	vmov	r1, s15
   1b9fc:	mov	r0, r6
   1ba00:	bl	1ad44 <ftello64@plt+0x9ae4>
   1ba04:	cmp	r0, #0
   1ba08:	bne	1b8c0 <ftello64@plt+0xa660>
   1ba0c:	ldr	r0, [r6, #36]	; 0x24
   1ba10:	cmp	r0, #0
   1ba14:	beq	1ba28 <ftello64@plt+0xa7c8>
   1ba18:	ldr	r5, [r0, #4]
   1ba1c:	bl	1a1a0 <ftello64@plt+0x8f40>
   1ba20:	subs	r0, r5, #0
   1ba24:	bne	1ba18 <ftello64@plt+0xa7b8>
   1ba28:	mov	r3, #0
   1ba2c:	str	r3, [r6, #36]	; 0x24
   1ba30:	b	1b8c0 <ftello64@plt+0xa660>
   1ba34:	vldr	s13, [pc, #60]	; 1ba78 <ftello64@plt+0xa818>
   1ba38:	str	r3, [r6, #20]
   1ba3c:	vmul.f32	s13, s14, s13
   1ba40:	vcmpe.f32	s15, s13
   1ba44:	vmrs	APSR_nzcv, fpscr
   1ba48:	bpl	1b8c0 <ftello64@plt+0xa660>
   1ba4c:	vldr	s12, [pc, #40]	; 1ba7c <ftello64@plt+0xa81c>
   1ba50:	vldr	s11, [pc, #28]	; 1ba74 <ftello64@plt+0xa814>
   1ba54:	vmul.f32	s15, s14, s11
   1ba58:	vmul.f32	s15, s15, s12
   1ba5c:	vcvt.u32.f32	s15, s15
   1ba60:	b	1b9f8 <ftello64@plt+0xa798>
   1ba64:	bl	1123c <abort@plt>
   1ba68:	stclcc	12, cr12, [ip, #820]	; 0x334
   1ba6c:	svccc	0x00666666
   1ba70:	svccc	0x008ccccd
   1ba74:	svccc	0x00800000
   1ba78:	andeq	r0, r0, r0
   1ba7c:	svccc	0x004ccccd
   1ba80:	andeq	sp, r1, r8, lsr #1
   1ba84:	push	{r4, lr}
   1ba88:	mov	r0, #14
   1ba8c:	bl	111f4 <nl_langinfo@plt>
   1ba90:	cmp	r0, #0
   1ba94:	beq	1baac <ftello64@plt+0xa84c>
   1ba98:	ldrb	r2, [r0]
   1ba9c:	ldr	r3, [pc, #16]	; 1bab4 <ftello64@plt+0xa854>
   1baa0:	cmp	r2, #0
   1baa4:	moveq	r0, r3
   1baa8:	pop	{r4, pc}
   1baac:	ldr	r0, [pc]	; 1bab4 <ftello64@plt+0xa854>
   1bab0:	pop	{r4, pc}
   1bab4:	andeq	sp, r1, r8, lsr #2
   1bab8:	push	{r4, r5, r6, r7, lr}
   1babc:	subs	r6, r0, #0
   1bac0:	sub	sp, sp, #12
   1bac4:	addeq	r6, sp, #4
   1bac8:	mov	r0, r6
   1bacc:	mov	r5, r2
   1bad0:	mov	r7, r1
   1bad4:	bl	110b0 <mbrtowc@plt>
   1bad8:	cmp	r5, #0
   1badc:	cmnne	r0, #3
   1bae0:	mov	r4, r0
   1bae4:	bls	1bb00 <ftello64@plt+0xa8a0>
   1bae8:	mov	r0, #0
   1baec:	bl	1bd38 <ftello64@plt+0xaad8>
   1baf0:	cmp	r0, #0
   1baf4:	moveq	r4, #1
   1baf8:	ldrbeq	r3, [r7]
   1bafc:	streq	r3, [r6]
   1bb00:	mov	r0, r4
   1bb04:	add	sp, sp, #12
   1bb08:	pop	{r4, r5, r6, r7, pc}
   1bb0c:	push	{r4, r5, r6, lr}
   1bb10:	subs	r4, r2, #0
   1bb14:	mov	r6, r0
   1bb18:	mov	r5, r1
   1bb1c:	beq	1bb48 <ftello64@plt+0xa8e8>
   1bb20:	mov	r1, r4
   1bb24:	mvn	r0, #0
   1bb28:	bl	1be2c <ftello64@plt+0xabcc>
   1bb2c:	cmp	r0, r5
   1bb30:	bcs	1bb48 <ftello64@plt+0xa8e8>
   1bb34:	bl	1114c <__errno_location@plt>
   1bb38:	mov	r3, #12
   1bb3c:	str	r3, [r0]
   1bb40:	mov	r0, #0
   1bb44:	pop	{r4, r5, r6, pc}
   1bb48:	mul	r1, r5, r4
   1bb4c:	mov	r0, r6
   1bb50:	pop	{r4, r5, r6, lr}
   1bb54:	b	1a030 <ftello64@plt+0x8dd0>
   1bb58:	mov	r2, #3
   1bb5c:	mov	r1, #0
   1bb60:	b	1bb64 <ftello64@plt+0xa904>
   1bb64:	push	{r1, r2, r3}
   1bb68:	push	{r4, r5, r6, r7, lr}
   1bb6c:	sub	sp, sp, #8
   1bb70:	add	r3, sp, #32
   1bb74:	ldr	r1, [sp, #28]
   1bb78:	str	r3, [sp, #4]
   1bb7c:	cmp	r1, #0
   1bb80:	beq	1bc18 <ftello64@plt+0xa9b8>
   1bb84:	ldr	r2, [pc, #412]	; 1bd28 <ftello64@plt+0xaac8>
   1bb88:	mov	r5, r0
   1bb8c:	cmp	r1, r2
   1bb90:	bne	1bbdc <ftello64@plt+0xa97c>
   1bb94:	ldr	r6, [pc, #400]	; 1bd2c <ftello64@plt+0xaacc>
   1bb98:	ldr	r7, [r3]
   1bb9c:	add	r2, sp, #36	; 0x24
   1bba0:	ldr	r3, [r6]
   1bba4:	str	r2, [sp, #4]
   1bba8:	cmp	r3, #0
   1bbac:	mov	r2, r7
   1bbb0:	blt	1bcdc <ftello64@plt+0xaa7c>
   1bbb4:	bl	111b8 <fcntl64@plt>
   1bbb8:	subs	r4, r0, #0
   1bbbc:	blt	1bc60 <ftello64@plt+0xaa00>
   1bbc0:	mov	r3, #1
   1bbc4:	str	r3, [r6]
   1bbc8:	mov	r0, r4
   1bbcc:	add	sp, sp, #8
   1bbd0:	pop	{r4, r5, r6, r7, lr}
   1bbd4:	add	sp, sp, #12
   1bbd8:	bx	lr
   1bbdc:	cmp	r1, #11
   1bbe0:	beq	1bc08 <ftello64@plt+0xa9a8>
   1bbe4:	bgt	1bc28 <ftello64@plt+0xa9c8>
   1bbe8:	cmp	r1, #3
   1bbec:	beq	1bc08 <ftello64@plt+0xa9a8>
   1bbf0:	ble	1bd1c <ftello64@plt+0xaabc>
   1bbf4:	cmp	r1, #8
   1bbf8:	beq	1bc48 <ftello64@plt+0xa9e8>
   1bbfc:	ble	1bc48 <ftello64@plt+0xa9e8>
   1bc00:	cmp	r1, #9
   1bc04:	bne	1bc48 <ftello64@plt+0xa9e8>
   1bc08:	mov	r0, r5
   1bc0c:	bl	111b8 <fcntl64@plt>
   1bc10:	mov	r4, r0
   1bc14:	b	1bbc8 <ftello64@plt+0xa968>
   1bc18:	ldr	r2, [sp, #32]
   1bc1c:	bl	111b8 <fcntl64@plt>
   1bc20:	mov	r4, r0
   1bc24:	b	1bbc8 <ftello64@plt+0xa968>
   1bc28:	ldr	r3, [pc, #256]	; 1bd30 <ftello64@plt+0xaad0>
   1bc2c:	cmp	r1, r3
   1bc30:	bgt	1bcfc <ftello64@plt+0xaa9c>
   1bc34:	cmp	r1, r2
   1bc38:	bge	1bc48 <ftello64@plt+0xa9e8>
   1bc3c:	sub	r3, r3, #6
   1bc40:	cmp	r1, r3
   1bc44:	beq	1bc08 <ftello64@plt+0xa9a8>
   1bc48:	ldr	r3, [sp, #4]
   1bc4c:	mov	r0, r5
   1bc50:	ldr	r2, [r3]
   1bc54:	bl	111b8 <fcntl64@plt>
   1bc58:	mov	r4, r0
   1bc5c:	b	1bbc8 <ftello64@plt+0xa968>
   1bc60:	bl	1114c <__errno_location@plt>
   1bc64:	ldr	r3, [r0]
   1bc68:	cmp	r3, #22
   1bc6c:	bne	1bbc0 <ftello64@plt+0xa960>
   1bc70:	mov	r2, r7
   1bc74:	mov	r0, r5
   1bc78:	mov	r1, #0
   1bc7c:	bl	111b8 <fcntl64@plt>
   1bc80:	subs	r4, r0, #0
   1bc84:	blt	1bbc8 <ftello64@plt+0xa968>
   1bc88:	mvn	r3, #0
   1bc8c:	str	r3, [r6]
   1bc90:	mov	r1, #1
   1bc94:	mov	r0, r4
   1bc98:	bl	111b8 <fcntl64@plt>
   1bc9c:	subs	r2, r0, #0
   1bca0:	blt	1bcbc <ftello64@plt+0xaa5c>
   1bca4:	orr	r2, r2, #1
   1bca8:	mov	r1, #2
   1bcac:	mov	r0, r4
   1bcb0:	bl	111b8 <fcntl64@plt>
   1bcb4:	cmn	r0, #1
   1bcb8:	bne	1bbc8 <ftello64@plt+0xa968>
   1bcbc:	bl	1114c <__errno_location@plt>
   1bcc0:	mov	r5, r0
   1bcc4:	mov	r0, r4
   1bcc8:	ldr	r6, [r5]
   1bccc:	mvn	r4, #0
   1bcd0:	bl	11248 <close@plt>
   1bcd4:	str	r6, [r5]
   1bcd8:	b	1bbc8 <ftello64@plt+0xa968>
   1bcdc:	mov	r1, #0
   1bce0:	bl	111b8 <fcntl64@plt>
   1bce4:	subs	r4, r0, #0
   1bce8:	blt	1bbc8 <ftello64@plt+0xa968>
   1bcec:	ldr	r3, [r6]
   1bcf0:	cmn	r3, #1
   1bcf4:	beq	1bc90 <ftello64@plt+0xaa30>
   1bcf8:	b	1bbc8 <ftello64@plt+0xa968>
   1bcfc:	ldr	r3, [pc, #48]	; 1bd34 <ftello64@plt+0xaad4>
   1bd00:	cmp	r1, r3
   1bd04:	beq	1bc48 <ftello64@plt+0xa9e8>
   1bd08:	blt	1bc08 <ftello64@plt+0xa9a8>
   1bd0c:	add	r3, r3, #1
   1bd10:	cmp	r1, r3
   1bd14:	bne	1bc48 <ftello64@plt+0xa9e8>
   1bd18:	b	1bc08 <ftello64@plt+0xa9a8>
   1bd1c:	cmp	r1, #1
   1bd20:	bne	1bc48 <ftello64@plt+0xa9e8>
   1bd24:	b	1bc08 <ftello64@plt+0xa9a8>
   1bd28:	andeq	r0, r0, r6, lsl #8
   1bd2c:	andeq	lr, r2, ip, asr #5
   1bd30:	andeq	r0, r0, r7, lsl #8
   1bd34:	andeq	r0, r0, r9, lsl #8
   1bd38:	push	{lr}		; (str lr, [sp, #-4]!)
   1bd3c:	sub	sp, sp, #268	; 0x10c
   1bd40:	add	r1, sp, #4
   1bd44:	ldr	r2, [pc, #60]	; 1bd88 <ftello64@plt+0xab28>
   1bd48:	bl	1bd94 <ftello64@plt+0xab34>
   1bd4c:	cmp	r0, #0
   1bd50:	movne	r0, #0
   1bd54:	bne	1bd80 <ftello64@plt+0xab20>
   1bd58:	ldr	r1, [pc, #44]	; 1bd8c <ftello64@plt+0xab2c>
   1bd5c:	add	r0, sp, #4
   1bd60:	bl	10f84 <strcmp@plt>
   1bd64:	cmp	r0, #0
   1bd68:	beq	1bd80 <ftello64@plt+0xab20>
   1bd6c:	add	r0, sp, #4
   1bd70:	ldr	r1, [pc, #24]	; 1bd90 <ftello64@plt+0xab30>
   1bd74:	bl	10f84 <strcmp@plt>
   1bd78:	adds	r0, r0, #0
   1bd7c:	movne	r0, #1
   1bd80:	add	sp, sp, #268	; 0x10c
   1bd84:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd88:	andeq	r0, r0, r1, lsl #2
   1bd8c:	andeq	sp, r1, r0, lsr r1
   1bd90:	andeq	sp, r1, r4, lsr r1
   1bd94:	push	{r4, r5, r6, lr}
   1bd98:	mov	r5, r1
   1bd9c:	mov	r1, #0
   1bda0:	mov	r4, r2
   1bda4:	bl	111d0 <setlocale@plt>
   1bda8:	subs	r6, r0, #0
   1bdac:	beq	1be08 <ftello64@plt+0xaba8>
   1bdb0:	bl	11134 <strlen@plt>
   1bdb4:	cmp	r4, r0
   1bdb8:	bhi	1bdf0 <ftello64@plt+0xab90>
   1bdbc:	cmp	r4, #0
   1bdc0:	bne	1bdcc <ftello64@plt+0xab6c>
   1bdc4:	mov	r0, #34	; 0x22
   1bdc8:	pop	{r4, r5, r6, pc}
   1bdcc:	sub	r4, r4, #1
   1bdd0:	mov	r1, r6
   1bdd4:	mov	r2, r4
   1bdd8:	mov	r0, r5
   1bddc:	bl	10fcc <memcpy@plt>
   1bde0:	mov	r3, #0
   1bde4:	strb	r3, [r5, r4]
   1bde8:	mov	r0, #34	; 0x22
   1bdec:	pop	{r4, r5, r6, pc}
   1bdf0:	add	r2, r0, #1
   1bdf4:	mov	r1, r6
   1bdf8:	mov	r0, r5
   1bdfc:	bl	10fcc <memcpy@plt>
   1be00:	mov	r0, #0
   1be04:	pop	{r4, r5, r6, pc}
   1be08:	cmp	r4, #0
   1be0c:	beq	1be1c <ftello64@plt+0xabbc>
   1be10:	strb	r6, [r5]
   1be14:	mov	r0, #22
   1be18:	pop	{r4, r5, r6, pc}
   1be1c:	mov	r0, #22
   1be20:	pop	{r4, r5, r6, pc}
   1be24:	mov	r1, #0
   1be28:	b	111d0 <setlocale@plt>
   1be2c:	subs	r2, r1, #1
   1be30:	bxeq	lr
   1be34:	bcc	1c00c <ftello64@plt+0xadac>
   1be38:	cmp	r0, r1
   1be3c:	bls	1bff0 <ftello64@plt+0xad90>
   1be40:	tst	r1, r2
   1be44:	beq	1bffc <ftello64@plt+0xad9c>
   1be48:	clz	r3, r0
   1be4c:	clz	r2, r1
   1be50:	sub	r3, r2, r3
   1be54:	rsbs	r3, r3, #31
   1be58:	addne	r3, r3, r3, lsl #1
   1be5c:	mov	r2, #0
   1be60:	addne	pc, pc, r3, lsl #2
   1be64:	nop			; (mov r0, r0)
   1be68:	cmp	r0, r1, lsl #31
   1be6c:	adc	r2, r2, r2
   1be70:	subcs	r0, r0, r1, lsl #31
   1be74:	cmp	r0, r1, lsl #30
   1be78:	adc	r2, r2, r2
   1be7c:	subcs	r0, r0, r1, lsl #30
   1be80:	cmp	r0, r1, lsl #29
   1be84:	adc	r2, r2, r2
   1be88:	subcs	r0, r0, r1, lsl #29
   1be8c:	cmp	r0, r1, lsl #28
   1be90:	adc	r2, r2, r2
   1be94:	subcs	r0, r0, r1, lsl #28
   1be98:	cmp	r0, r1, lsl #27
   1be9c:	adc	r2, r2, r2
   1bea0:	subcs	r0, r0, r1, lsl #27
   1bea4:	cmp	r0, r1, lsl #26
   1bea8:	adc	r2, r2, r2
   1beac:	subcs	r0, r0, r1, lsl #26
   1beb0:	cmp	r0, r1, lsl #25
   1beb4:	adc	r2, r2, r2
   1beb8:	subcs	r0, r0, r1, lsl #25
   1bebc:	cmp	r0, r1, lsl #24
   1bec0:	adc	r2, r2, r2
   1bec4:	subcs	r0, r0, r1, lsl #24
   1bec8:	cmp	r0, r1, lsl #23
   1becc:	adc	r2, r2, r2
   1bed0:	subcs	r0, r0, r1, lsl #23
   1bed4:	cmp	r0, r1, lsl #22
   1bed8:	adc	r2, r2, r2
   1bedc:	subcs	r0, r0, r1, lsl #22
   1bee0:	cmp	r0, r1, lsl #21
   1bee4:	adc	r2, r2, r2
   1bee8:	subcs	r0, r0, r1, lsl #21
   1beec:	cmp	r0, r1, lsl #20
   1bef0:	adc	r2, r2, r2
   1bef4:	subcs	r0, r0, r1, lsl #20
   1bef8:	cmp	r0, r1, lsl #19
   1befc:	adc	r2, r2, r2
   1bf00:	subcs	r0, r0, r1, lsl #19
   1bf04:	cmp	r0, r1, lsl #18
   1bf08:	adc	r2, r2, r2
   1bf0c:	subcs	r0, r0, r1, lsl #18
   1bf10:	cmp	r0, r1, lsl #17
   1bf14:	adc	r2, r2, r2
   1bf18:	subcs	r0, r0, r1, lsl #17
   1bf1c:	cmp	r0, r1, lsl #16
   1bf20:	adc	r2, r2, r2
   1bf24:	subcs	r0, r0, r1, lsl #16
   1bf28:	cmp	r0, r1, lsl #15
   1bf2c:	adc	r2, r2, r2
   1bf30:	subcs	r0, r0, r1, lsl #15
   1bf34:	cmp	r0, r1, lsl #14
   1bf38:	adc	r2, r2, r2
   1bf3c:	subcs	r0, r0, r1, lsl #14
   1bf40:	cmp	r0, r1, lsl #13
   1bf44:	adc	r2, r2, r2
   1bf48:	subcs	r0, r0, r1, lsl #13
   1bf4c:	cmp	r0, r1, lsl #12
   1bf50:	adc	r2, r2, r2
   1bf54:	subcs	r0, r0, r1, lsl #12
   1bf58:	cmp	r0, r1, lsl #11
   1bf5c:	adc	r2, r2, r2
   1bf60:	subcs	r0, r0, r1, lsl #11
   1bf64:	cmp	r0, r1, lsl #10
   1bf68:	adc	r2, r2, r2
   1bf6c:	subcs	r0, r0, r1, lsl #10
   1bf70:	cmp	r0, r1, lsl #9
   1bf74:	adc	r2, r2, r2
   1bf78:	subcs	r0, r0, r1, lsl #9
   1bf7c:	cmp	r0, r1, lsl #8
   1bf80:	adc	r2, r2, r2
   1bf84:	subcs	r0, r0, r1, lsl #8
   1bf88:	cmp	r0, r1, lsl #7
   1bf8c:	adc	r2, r2, r2
   1bf90:	subcs	r0, r0, r1, lsl #7
   1bf94:	cmp	r0, r1, lsl #6
   1bf98:	adc	r2, r2, r2
   1bf9c:	subcs	r0, r0, r1, lsl #6
   1bfa0:	cmp	r0, r1, lsl #5
   1bfa4:	adc	r2, r2, r2
   1bfa8:	subcs	r0, r0, r1, lsl #5
   1bfac:	cmp	r0, r1, lsl #4
   1bfb0:	adc	r2, r2, r2
   1bfb4:	subcs	r0, r0, r1, lsl #4
   1bfb8:	cmp	r0, r1, lsl #3
   1bfbc:	adc	r2, r2, r2
   1bfc0:	subcs	r0, r0, r1, lsl #3
   1bfc4:	cmp	r0, r1, lsl #2
   1bfc8:	adc	r2, r2, r2
   1bfcc:	subcs	r0, r0, r1, lsl #2
   1bfd0:	cmp	r0, r1, lsl #1
   1bfd4:	adc	r2, r2, r2
   1bfd8:	subcs	r0, r0, r1, lsl #1
   1bfdc:	cmp	r0, r1
   1bfe0:	adc	r2, r2, r2
   1bfe4:	subcs	r0, r0, r1
   1bfe8:	mov	r0, r2
   1bfec:	bx	lr
   1bff0:	moveq	r0, #1
   1bff4:	movne	r0, #0
   1bff8:	bx	lr
   1bffc:	clz	r2, r1
   1c000:	rsb	r2, r2, #31
   1c004:	lsr	r0, r0, r2
   1c008:	bx	lr
   1c00c:	cmp	r0, #0
   1c010:	mvnne	r0, #0
   1c014:	b	1c2b4 <ftello64@plt+0xb054>
   1c018:	cmp	r1, #0
   1c01c:	beq	1c00c <ftello64@plt+0xadac>
   1c020:	push	{r0, r1, lr}
   1c024:	bl	1be2c <ftello64@plt+0xabcc>
   1c028:	pop	{r1, r2, lr}
   1c02c:	mul	r3, r2, r0
   1c030:	sub	r1, r1, r3
   1c034:	bx	lr
   1c038:	cmp	r1, #0
   1c03c:	beq	1c248 <ftello64@plt+0xafe8>
   1c040:	eor	ip, r0, r1
   1c044:	rsbmi	r1, r1, #0
   1c048:	subs	r2, r1, #1
   1c04c:	beq	1c214 <ftello64@plt+0xafb4>
   1c050:	movs	r3, r0
   1c054:	rsbmi	r3, r0, #0
   1c058:	cmp	r3, r1
   1c05c:	bls	1c220 <ftello64@plt+0xafc0>
   1c060:	tst	r1, r2
   1c064:	beq	1c230 <ftello64@plt+0xafd0>
   1c068:	clz	r2, r3
   1c06c:	clz	r0, r1
   1c070:	sub	r2, r0, r2
   1c074:	rsbs	r2, r2, #31
   1c078:	addne	r2, r2, r2, lsl #1
   1c07c:	mov	r0, #0
   1c080:	addne	pc, pc, r2, lsl #2
   1c084:	nop			; (mov r0, r0)
   1c088:	cmp	r3, r1, lsl #31
   1c08c:	adc	r0, r0, r0
   1c090:	subcs	r3, r3, r1, lsl #31
   1c094:	cmp	r3, r1, lsl #30
   1c098:	adc	r0, r0, r0
   1c09c:	subcs	r3, r3, r1, lsl #30
   1c0a0:	cmp	r3, r1, lsl #29
   1c0a4:	adc	r0, r0, r0
   1c0a8:	subcs	r3, r3, r1, lsl #29
   1c0ac:	cmp	r3, r1, lsl #28
   1c0b0:	adc	r0, r0, r0
   1c0b4:	subcs	r3, r3, r1, lsl #28
   1c0b8:	cmp	r3, r1, lsl #27
   1c0bc:	adc	r0, r0, r0
   1c0c0:	subcs	r3, r3, r1, lsl #27
   1c0c4:	cmp	r3, r1, lsl #26
   1c0c8:	adc	r0, r0, r0
   1c0cc:	subcs	r3, r3, r1, lsl #26
   1c0d0:	cmp	r3, r1, lsl #25
   1c0d4:	adc	r0, r0, r0
   1c0d8:	subcs	r3, r3, r1, lsl #25
   1c0dc:	cmp	r3, r1, lsl #24
   1c0e0:	adc	r0, r0, r0
   1c0e4:	subcs	r3, r3, r1, lsl #24
   1c0e8:	cmp	r3, r1, lsl #23
   1c0ec:	adc	r0, r0, r0
   1c0f0:	subcs	r3, r3, r1, lsl #23
   1c0f4:	cmp	r3, r1, lsl #22
   1c0f8:	adc	r0, r0, r0
   1c0fc:	subcs	r3, r3, r1, lsl #22
   1c100:	cmp	r3, r1, lsl #21
   1c104:	adc	r0, r0, r0
   1c108:	subcs	r3, r3, r1, lsl #21
   1c10c:	cmp	r3, r1, lsl #20
   1c110:	adc	r0, r0, r0
   1c114:	subcs	r3, r3, r1, lsl #20
   1c118:	cmp	r3, r1, lsl #19
   1c11c:	adc	r0, r0, r0
   1c120:	subcs	r3, r3, r1, lsl #19
   1c124:	cmp	r3, r1, lsl #18
   1c128:	adc	r0, r0, r0
   1c12c:	subcs	r3, r3, r1, lsl #18
   1c130:	cmp	r3, r1, lsl #17
   1c134:	adc	r0, r0, r0
   1c138:	subcs	r3, r3, r1, lsl #17
   1c13c:	cmp	r3, r1, lsl #16
   1c140:	adc	r0, r0, r0
   1c144:	subcs	r3, r3, r1, lsl #16
   1c148:	cmp	r3, r1, lsl #15
   1c14c:	adc	r0, r0, r0
   1c150:	subcs	r3, r3, r1, lsl #15
   1c154:	cmp	r3, r1, lsl #14
   1c158:	adc	r0, r0, r0
   1c15c:	subcs	r3, r3, r1, lsl #14
   1c160:	cmp	r3, r1, lsl #13
   1c164:	adc	r0, r0, r0
   1c168:	subcs	r3, r3, r1, lsl #13
   1c16c:	cmp	r3, r1, lsl #12
   1c170:	adc	r0, r0, r0
   1c174:	subcs	r3, r3, r1, lsl #12
   1c178:	cmp	r3, r1, lsl #11
   1c17c:	adc	r0, r0, r0
   1c180:	subcs	r3, r3, r1, lsl #11
   1c184:	cmp	r3, r1, lsl #10
   1c188:	adc	r0, r0, r0
   1c18c:	subcs	r3, r3, r1, lsl #10
   1c190:	cmp	r3, r1, lsl #9
   1c194:	adc	r0, r0, r0
   1c198:	subcs	r3, r3, r1, lsl #9
   1c19c:	cmp	r3, r1, lsl #8
   1c1a0:	adc	r0, r0, r0
   1c1a4:	subcs	r3, r3, r1, lsl #8
   1c1a8:	cmp	r3, r1, lsl #7
   1c1ac:	adc	r0, r0, r0
   1c1b0:	subcs	r3, r3, r1, lsl #7
   1c1b4:	cmp	r3, r1, lsl #6
   1c1b8:	adc	r0, r0, r0
   1c1bc:	subcs	r3, r3, r1, lsl #6
   1c1c0:	cmp	r3, r1, lsl #5
   1c1c4:	adc	r0, r0, r0
   1c1c8:	subcs	r3, r3, r1, lsl #5
   1c1cc:	cmp	r3, r1, lsl #4
   1c1d0:	adc	r0, r0, r0
   1c1d4:	subcs	r3, r3, r1, lsl #4
   1c1d8:	cmp	r3, r1, lsl #3
   1c1dc:	adc	r0, r0, r0
   1c1e0:	subcs	r3, r3, r1, lsl #3
   1c1e4:	cmp	r3, r1, lsl #2
   1c1e8:	adc	r0, r0, r0
   1c1ec:	subcs	r3, r3, r1, lsl #2
   1c1f0:	cmp	r3, r1, lsl #1
   1c1f4:	adc	r0, r0, r0
   1c1f8:	subcs	r3, r3, r1, lsl #1
   1c1fc:	cmp	r3, r1
   1c200:	adc	r0, r0, r0
   1c204:	subcs	r3, r3, r1
   1c208:	cmp	ip, #0
   1c20c:	rsbmi	r0, r0, #0
   1c210:	bx	lr
   1c214:	teq	ip, r0
   1c218:	rsbmi	r0, r0, #0
   1c21c:	bx	lr
   1c220:	movcc	r0, #0
   1c224:	asreq	r0, ip, #31
   1c228:	orreq	r0, r0, #1
   1c22c:	bx	lr
   1c230:	clz	r2, r1
   1c234:	rsb	r2, r2, #31
   1c238:	cmp	ip, #0
   1c23c:	lsr	r0, r3, r2
   1c240:	rsbmi	r0, r0, #0
   1c244:	bx	lr
   1c248:	cmp	r0, #0
   1c24c:	mvngt	r0, #-2147483648	; 0x80000000
   1c250:	movlt	r0, #-2147483648	; 0x80000000
   1c254:	b	1c2b4 <ftello64@plt+0xb054>
   1c258:	cmp	r1, #0
   1c25c:	beq	1c248 <ftello64@plt+0xafe8>
   1c260:	push	{r0, r1, lr}
   1c264:	bl	1c040 <ftello64@plt+0xade0>
   1c268:	pop	{r1, r2, lr}
   1c26c:	mul	r3, r2, r0
   1c270:	sub	r1, r1, r3
   1c274:	bx	lr
   1c278:	cmp	r3, #0
   1c27c:	cmpeq	r2, #0
   1c280:	bne	1c298 <ftello64@plt+0xb038>
   1c284:	cmp	r1, #0
   1c288:	cmpeq	r0, #0
   1c28c:	mvnne	r1, #0
   1c290:	mvnne	r0, #0
   1c294:	b	1c2b4 <ftello64@plt+0xb054>
   1c298:	sub	sp, sp, #8
   1c29c:	push	{sp, lr}
   1c2a0:	bl	1c2c4 <ftello64@plt+0xb064>
   1c2a4:	ldr	lr, [sp, #4]
   1c2a8:	add	sp, sp, #8
   1c2ac:	pop	{r2, r3}
   1c2b0:	bx	lr
   1c2b4:	push	{r1, lr}
   1c2b8:	mov	r0, #8
   1c2bc:	bl	10f78 <raise@plt>
   1c2c0:	pop	{r1, pc}
   1c2c4:	cmp	r1, r3
   1c2c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c2cc:	cmpeq	r0, r2
   1c2d0:	mov	r4, r0
   1c2d4:	mov	r5, r1
   1c2d8:	ldr	r9, [sp, #28]
   1c2dc:	movcc	r0, #0
   1c2e0:	movcc	r1, #0
   1c2e4:	bcc	1c3dc <ftello64@plt+0xb17c>
   1c2e8:	cmp	r3, #0
   1c2ec:	clzeq	ip, r2
   1c2f0:	clzne	ip, r3
   1c2f4:	addeq	ip, ip, #32
   1c2f8:	cmp	r5, #0
   1c2fc:	clzeq	r1, r4
   1c300:	addeq	r1, r1, #32
   1c304:	clzne	r1, r5
   1c308:	sub	ip, ip, r1
   1c30c:	sub	lr, ip, #32
   1c310:	lsl	r7, r3, ip
   1c314:	rsb	r8, ip, #32
   1c318:	orr	r7, r7, r2, lsl lr
   1c31c:	orr	r7, r7, r2, lsr r8
   1c320:	lsl	r6, r2, ip
   1c324:	cmp	r5, r7
   1c328:	cmpeq	r4, r6
   1c32c:	movcc	r0, #0
   1c330:	movcc	r1, #0
   1c334:	bcc	1c350 <ftello64@plt+0xb0f0>
   1c338:	mov	r3, #1
   1c33c:	subs	r4, r4, r6
   1c340:	lsl	r1, r3, lr
   1c344:	lsl	r0, r3, ip
   1c348:	orr	r1, r1, r3, lsr r8
   1c34c:	sbc	r5, r5, r7
   1c350:	cmp	ip, #0
   1c354:	beq	1c3dc <ftello64@plt+0xb17c>
   1c358:	lsrs	r3, r7, #1
   1c35c:	rrx	r2, r6
   1c360:	mov	r6, ip
   1c364:	b	1c388 <ftello64@plt+0xb128>
   1c368:	subs	r4, r4, r2
   1c36c:	sbc	r5, r5, r3
   1c370:	adds	r4, r4, r4
   1c374:	adc	r5, r5, r5
   1c378:	adds	r4, r4, #1
   1c37c:	adc	r5, r5, #0
   1c380:	subs	r6, r6, #1
   1c384:	beq	1c3a4 <ftello64@plt+0xb144>
   1c388:	cmp	r5, r3
   1c38c:	cmpeq	r4, r2
   1c390:	bcs	1c368 <ftello64@plt+0xb108>
   1c394:	adds	r4, r4, r4
   1c398:	adc	r5, r5, r5
   1c39c:	subs	r6, r6, #1
   1c3a0:	bne	1c388 <ftello64@plt+0xb128>
   1c3a4:	lsr	r6, r4, ip
   1c3a8:	lsr	r7, r5, ip
   1c3ac:	orr	r6, r6, r5, lsl r8
   1c3b0:	adds	r2, r0, r4
   1c3b4:	orr	r6, r6, r5, lsr lr
   1c3b8:	adc	r3, r1, r5
   1c3bc:	lsl	r1, r7, ip
   1c3c0:	orr	r1, r1, r6, lsl lr
   1c3c4:	lsl	r0, r6, ip
   1c3c8:	orr	r1, r1, r6, lsr r8
   1c3cc:	subs	r0, r2, r0
   1c3d0:	mov	r4, r6
   1c3d4:	mov	r5, r7
   1c3d8:	sbc	r1, r3, r1
   1c3dc:	cmp	r9, #0
   1c3e0:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1c3e4:	strd	r4, [r9]
   1c3e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c3ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c3f0:	mov	r7, r0
   1c3f4:	ldr	r6, [pc, #72]	; 1c444 <ftello64@plt+0xb1e4>
   1c3f8:	ldr	r5, [pc, #72]	; 1c448 <ftello64@plt+0xb1e8>
   1c3fc:	add	r6, pc, r6
   1c400:	add	r5, pc, r5
   1c404:	sub	r6, r6, r5
   1c408:	mov	r8, r1
   1c40c:	mov	r9, r2
   1c410:	bl	10f34 <fdopen@plt-0x20>
   1c414:	asrs	r6, r6, #2
   1c418:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c41c:	mov	r4, #0
   1c420:	add	r4, r4, #1
   1c424:	ldr	r3, [r5], #4
   1c428:	mov	r2, r9
   1c42c:	mov	r1, r8
   1c430:	mov	r0, r7
   1c434:	blx	r3
   1c438:	cmp	r6, r4
   1c43c:	bne	1c420 <ftello64@plt+0xb1c0>
   1c440:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c444:	andeq	r1, r1, ip, lsl #22
   1c448:	andeq	r1, r1, r4, lsl #22
   1c44c:	bx	lr
   1c450:	ldr	r3, [pc, #12]	; 1c464 <ftello64@plt+0xb204>
   1c454:	mov	r1, #0
   1c458:	add	r3, pc, r3
   1c45c:	ldr	r2, [r3]
   1c460:	b	11158 <__cxa_atexit@plt>
   1c464:			; <UNDEFINED> instruction: 0x00011cbc

Disassembly of section .fini:

0001c468 <.fini>:
   1c468:	push	{r3, lr}
   1c46c:	pop	{r3, pc}
