
*** Running vivado
    with args -log AXI_FIFO.vds -m64 -mode batch -messageDb vivado.pb -source AXI_FIFO.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source AXI_FIFO.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.cache/wt [current_project]
# set_property parent.project_path E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0
#   e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0
# } [current_project]
# read_ip e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_funcsim.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci]
# catch { write_hwdef -file AXI_FIFO.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top AXI_FIFO -part xc7z020clg400-2 -mode out_of_context
Command: synth_design -top AXI_FIFO -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -1855 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1958] event expressions must result in a singular type [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:585]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 255.801 ; gain = 96.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_FIFO' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/synth/AXI_FIFO.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_full_slave_v1_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_full_slave_v1_0_S00_AXI' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net axi_buser in module/entity axi_full_slave_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:171]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity axi_full_slave_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:178]
INFO: [Synth 8-256] done synthesizing module 'axi_full_slave_v1_0_S00_AXI' (1#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_full_slave_v1_0' (2#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI_FIFO' (3#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/synth/AXI_FIFO.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 273.715 ; gain = 113.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 273.715 ; gain = 113.973
---------------------------------------------------------------------------------
Loading clock regions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/install/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from D:/install/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 596.652 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:300]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-3848] Net axi_buser in module/entity axi_full_slave_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:171]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity axi_full_slave_v1_0_S00_AXI does not have driver. [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/hdl/axi_full_slave_v1_0_S00_AXI.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              512 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_FIFO 
Detailed RTL Component Info : 
Module axi_full_slave_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              512 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
Module axi_full_slave_v1_0 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awsize[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awsize[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awsize[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awlock
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awcache[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awcache[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awcache[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awcache[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awregion[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awregion[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awregion[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awregion[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awqos[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awqos[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awqos[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_awqos[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arsize[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arsize[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arsize[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arlock
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arcache[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arcache[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arcache[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arcache[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arregion[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arregion[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arregion[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arregion[0]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arqos[3]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arqos[2]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arqos[1]
WARNING: [Synth 8-3331] design AXI_FIFO has unconnected port s00_axi_arqos[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 596.652 ; gain = 436.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------------------------------------------------------------------+--------------------+----------------------+----------------+-------------------+
|Module Name | RTL Object                                                                      | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name | 
+------------+---------------------------------------------------------------------------------+--------------------+----------------------+----------------+-------------------+
|AXI_FIFO    | inst/axi_full_slave_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | Implied            | 64 X 8               | RAM64X1S x 8   | AXI_FIFO/ram__4   | 
|AXI_FIFO    | inst/axi_full_slave_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | Implied            | 64 X 8               | RAM64X1S x 8   | AXI_FIFO/ram__5   | 
|AXI_FIFO    | inst/axi_full_slave_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | Implied            | 64 X 8               | RAM64X1S x 8   | AXI_FIFO/ram__6   | 
|AXI_FIFO    | inst/axi_full_slave_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | Implied            | 64 X 8               | RAM64X1S x 8   | AXI_FIFO/ram__7   | 
+------------+---------------------------------------------------------------------------------+--------------------+----------------------+----------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module AXI_FIFO.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module AXI_FIFO.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module AXI_FIFO.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_slave_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module AXI_FIFO.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 596.652 ; gain = 436.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     9|
|3     |LUT2     |    53|
|4     |LUT3     |    24|
|5     |LUT4     |    43|
|6     |LUT5     |    11|
|7     |LUT6     |    30|
|8     |RAM64X1S |    32|
|9     |FDRE     |    72|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   282|
|2     |  inst                               |axi_full_slave_v1_0         |   282|
|3     |    axi_full_slave_v1_0_S00_AXI_inst |axi_full_slave_v1_0_S00_AXI |   282|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 596.652 ; gain = 75.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 596.652 ; gain = 436.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 596.652 ; gain = 398.684
# rename_ref -prefix_all AXI_FIFO_
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
# write_checkpoint -noxdef AXI_FIFO.dcp
# catch { report_utilization -file AXI_FIFO_utilization_synth.rpt -pb AXI_FIFO_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 596.652 ; gain = 0.000
# if { [catch {
#   file copy -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.runs/AXI_FIFO_synth_1/AXI_FIFO.dcp e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 15:07:58 2020...
