# This is a comment in a makefile.

# Define variables.
CC = gcc
CFLAGS = -Wall -g
BIN = main.out

# Define default target and its dependencies.
# Here, 'all' is the target and 'main' is a dependency.
all: main

# Define target 'main' and its dependencies.
# Here, 'main' is the target and 'main.o' and 'helper.o' are dependencies.
main: main.o helper.o
	$(CC) $(CFLAGS) main.o helper.o -o $(BIN)

# Define target 'main.o' and its dependencies.
# Here, 'main.o' is the target and 'main.c' is the source file.
main.o: main.c
	$(CC) $(CFLAGS) -c main.c -o main.o

# Define target 'helper.o' and its dependencies.
# Here, 'helper.o' is the target and 'helper.c' is the source file.
helper.o: helper.c
	$(CC) $(CFLAGS) -c helper.c -o helper.o