[{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.33-5build2","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.38)","libffi8 (>= 3.4)","libgcc-s1 (>= 3.3.1)","libreadline8t64 (>= 6.0)","libstdc++6 (>= 13.1)","libtcl8.6 (>= 8.6.0)","zlib1g (>= 1:1.2.0)","python3:any","python3-click","yosys-abc (>= 0.32-1)"],"recommends":["xdot"],"installedSize":12425,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/universe/y/yosys/yosys_0.33-5build2_amd64.deb","size":3222052,"md5":"60ffa3000390918bda9cbc4e237902b4","sha1":"ca5540e685936aefb6bce5a783443648851aa16b","sha256":"94247f2157ec6ce63c6638326e419975d911ace5356b3dc276d1d8b36659efbd","sha512":"eac490724b656730015fbadaaa2f07a3fc3bbb25bcd858c3a98aa26d24c7b21c902ca6bcc1c9b9e8abfdf984cc2e3ea69da785cdf9d602edfaea65da60f67774","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}]