Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.72 secs
 
--> Reading design: controller_ip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller_ip.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller_ip"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : controller_ip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project5/Controller/controller_ip.vhd" in Library work.
Architecture behavioral of Entity controller_ip is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <controller_ip> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <controller_ip> in library <work> (Architecture <behavioral>).
Entity <controller_ip> analyzed. Unit <controller_ip> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller_ip>.
    Related source file is "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project5/Controller/controller_ip.vhd".
    Found finite state machine <FSM_0> for signal <stateNow>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 17                                             |
    | Inputs             | 0                                              |
    | Outputs            | 17                                             |
    | Clock              | divsig                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <shift_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NESlatch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NESclk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 24-bit up counter for signal <sig>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <controller_ip> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Latches                                              : 10
 1-bit latch                                           : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stateNow/FSM> on signal <stateNow[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 s0    | 00000000000000001
 s1    | 00000000000000010
 s2    | 00000000000000100
 s3    | 00000000000001000
 s4    | 00000000000010000
 s5    | 00000000000100000
 s6    | 00000000001000000
 s7    | 00000000010000000
 s8    | 00000000100000000
 s9    | 00000001000000000
 s10   | 00000010000000000
 s11   | 00000100000000000
 s12   | 00001000000000000
 s13   | 00010000000000000
 s14   | 00100000000000000
 s15   | 01000000000000000
 s16   | 10000000000000000
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Latches                                              : 10
 1-bit latch                                           : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <sig_6> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_7> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_8> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_9> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_10> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_11> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_12> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_13> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_14> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_15> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_16> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_17> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_18> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_19> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_20> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_21> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_22> of sequential type is unconnected in block <controller_ip>.
WARNING:Xst:2677 - Node <sig_23> of sequential type is unconnected in block <controller_ip>.

Optimizing unit <controller_ip> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller_ip, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller_ip.ngr
Top Level Output File Name         : controller_ip
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 40
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 5
#      LUT2                        : 1
#      LUT4                        : 6
#      MUXCY                       : 10
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 33
#      FD                          : 6
#      FDC                         : 16
#      FDP                         : 1
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                       20  out of  14752     0%  
 Number of Slice Flip Flops:             31  out of  29504     0%  
 Number of 4 input LUTs:                 22  out of  29504     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    250     5%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+-------------------------+-------+
Clock Signal                               | Clock buffer(FF name)   | Load  |
-------------------------------------------+-------------------------+-------+
NESlatch_or0000(NESlatch_or0000_wg_cy<4>:O)| NONE(*)(NESclk)         | 2     |
stateNow_FSM_FFd1                          | NONE(shift_7)           | 1     |
stateNow_FSM_FFd3                          | NONE(shift_6)           | 1     |
stateNow_FSM_FFd5                          | NONE(shift_5)           | 1     |
stateNow_FSM_FFd7                          | NONE(shift_4)           | 1     |
stateNow_FSM_FFd9                          | NONE(shift_3)           | 1     |
stateNow_FSM_FFd11                         | NONE(shift_2)           | 1     |
stateNow_FSM_FFd13                         | NONE(shift_1)           | 1     |
stateNow_FSM_FFd15                         | NONE(shift_0)           | 1     |
clk_50mhz                                  | BUFGP                   | 6     |
sig_5                                      | NONE(stateNow_FSM_FFd17)| 17    |
-------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.643ns (Maximum Frequency: 274.499MHz)
   Minimum input arrival time before clock: 2.283ns
   Maximum output required time after clock: 5.492ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 3.643ns (frequency: 274.499MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               3.643ns (Levels of Logic = 6)
  Source:            sig_1 (FF)
  Destination:       sig_5 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: sig_1 to sig_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  sig_1 (sig_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_sig_cy<1>_rt (Mcount_sig_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_sig_cy<1> (Mcount_sig_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_sig_cy<2> (Mcount_sig_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_sig_cy<3> (Mcount_sig_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_sig_cy<4> (Mcount_sig_cy<4>)
     XORCY:CI->O           1   0.804   0.000  Mcount_sig_xor<5> (Result<5>)
     FD:D                      0.308          sig_5
    ----------------------------------------
    Total                      3.643ns (3.048ns logic, 0.595ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sig_5'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            stateNow_FSM_FFd1 (FF)
  Destination:       stateNow_FSM_FFd17 (FF)
  Source Clock:      sig_5 rising
  Destination Clock: sig_5 rising

  Data Path: stateNow_FSM_FFd1 to stateNow_FSM_FFd17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  stateNow_FSM_FFd1 (stateNow_FSM_FFd1)
     FDP:D                     0.308          stateNow_FSM_FFd17
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_7 (LATCH)
  Destination Clock: stateNow_FSM_FFd1 falling

  Data Path: NESdatIN to shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_7
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_6 (LATCH)
  Destination Clock: stateNow_FSM_FFd3 falling

  Data Path: NESdatIN to shift_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_6
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_5 (LATCH)
  Destination Clock: stateNow_FSM_FFd5 falling

  Data Path: NESdatIN to shift_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_5
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_4 (LATCH)
  Destination Clock: stateNow_FSM_FFd7 falling

  Data Path: NESdatIN to shift_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_4
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd9'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_3 (LATCH)
  Destination Clock: stateNow_FSM_FFd9 falling

  Data Path: NESdatIN to shift_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_3
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_2 (LATCH)
  Destination Clock: stateNow_FSM_FFd11 falling

  Data Path: NESdatIN to shift_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_2
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd13'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_1 (LATCH)
  Destination Clock: stateNow_FSM_FFd13 falling

  Data Path: NESdatIN to shift_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_1
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stateNow_FSM_FFd15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            NESdatIN (PAD)
  Destination:       shift_0 (LATCH)
  Destination Clock: stateNow_FSM_FFd15 falling

  Data Path: NESdatIN to shift_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  NESdatIN_IBUF (NESdatIN_IBUF)
     LD:D                      0.308          shift_0
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'NESlatch_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            NESlatch (LATCH)
  Destination:       NESlatch (PAD)
  Source Clock:      NESlatch_or0000 falling

  Data Path: NESlatch to NESlatch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  NESlatch (NESlatch_OBUF)
     OBUF:I->O                 3.272          NESlatch_OBUF (NESlatch)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_7 (LATCH)
  Destination:       buttonLED<7> (PAD)
  Source Clock:      stateNow_FSM_FFd1 falling

  Data Path: shift_7 to buttonLED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_7 (shift_7)
     INV:I->O              1   0.704   0.420  buttonLED<7>1_INV_0 (buttonLED_7_OBUF)
     OBUF:I->O                 3.272          buttonLED_7_OBUF (buttonLED<7>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_6 (LATCH)
  Destination:       buttonLED<6> (PAD)
  Source Clock:      stateNow_FSM_FFd3 falling

  Data Path: shift_6 to buttonLED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_6 (shift_6)
     INV:I->O              1   0.704   0.420  buttonLED<6>1_INV_0 (buttonLED_6_OBUF)
     OBUF:I->O                 3.272          buttonLED_6_OBUF (buttonLED<6>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_5 (LATCH)
  Destination:       buttonLED<5> (PAD)
  Source Clock:      stateNow_FSM_FFd5 falling

  Data Path: shift_5 to buttonLED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_5 (shift_5)
     INV:I->O              1   0.704   0.420  buttonLED<5>1_INV_0 (buttonLED_5_OBUF)
     OBUF:I->O                 3.272          buttonLED_5_OBUF (buttonLED<5>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_4 (LATCH)
  Destination:       buttonLED<4> (PAD)
  Source Clock:      stateNow_FSM_FFd7 falling

  Data Path: shift_4 to buttonLED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_4 (shift_4)
     INV:I->O              1   0.704   0.420  buttonLED<4>1_INV_0 (buttonLED_4_OBUF)
     OBUF:I->O                 3.272          buttonLED_4_OBUF (buttonLED<4>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd9'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_3 (LATCH)
  Destination:       buttonLED<3> (PAD)
  Source Clock:      stateNow_FSM_FFd9 falling

  Data Path: shift_3 to buttonLED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_3 (shift_3)
     INV:I->O              1   0.704   0.420  buttonLED<3>1_INV_0 (buttonLED_3_OBUF)
     OBUF:I->O                 3.272          buttonLED_3_OBUF (buttonLED<3>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_2 (LATCH)
  Destination:       buttonLED<2> (PAD)
  Source Clock:      stateNow_FSM_FFd11 falling

  Data Path: shift_2 to buttonLED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_2 (shift_2)
     INV:I->O              1   0.704   0.420  buttonLED<2>1_INV_0 (buttonLED_2_OBUF)
     OBUF:I->O                 3.272          buttonLED_2_OBUF (buttonLED<2>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd13'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_1 (LATCH)
  Destination:       buttonLED<1> (PAD)
  Source Clock:      stateNow_FSM_FFd13 falling

  Data Path: shift_1 to buttonLED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_1 (shift_1)
     INV:I->O              1   0.704   0.420  buttonLED<1>1_INV_0 (buttonLED_1_OBUF)
     OBUF:I->O                 3.272          buttonLED_1_OBUF (buttonLED<1>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stateNow_FSM_FFd15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.492ns (Levels of Logic = 2)
  Source:            shift_0 (LATCH)
  Destination:       buttonLED<0> (PAD)
  Source Clock:      stateNow_FSM_FFd15 falling

  Data Path: shift_0 to buttonLED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  shift_0 (shift_0)
     INV:I->O              1   0.704   0.420  buttonLED<0>1_INV_0 (buttonLED_0_OBUF)
     OBUF:I->O                 3.272          buttonLED_0_OBUF (buttonLED<0>)
    ----------------------------------------
    Total                      5.492ns (4.652ns logic, 0.840ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 72.25 secs
 
--> 

Total memory usage is 326844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    3 (   0 filtered)

