// Seed: 927698208
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5
);
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input  wand void id_0,
    output supply0   id_1
);
  assign #1 id_1 = id_0;
  assign id_1 = id_0;
  supply1 id_3, id_4;
  assign id_3 = 1;
  assign id_3 = id_4;
  wor id_5;
  wire id_6, id_7, id_8;
  wire id_9, id_10;
  assign id_5 = 1;
  wire id_11, id_12;
  initial
  `define pp_13 0
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_6 = id_11;
endmodule
