;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 3/29/2022 11:17:14 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x04650000  	1125
0x0008	0x03050000  	773
0x000C	0x03050000  	773
0x0010	0x03050000  	773
0x0014	0x03050000  	773
0x0018	0x03050000  	773
0x001C	0x03050000  	773
0x0020	0x03050000  	773
0x0024	0x03050000  	773
0x0028	0x03050000  	773
0x002C	0x03050000  	773
0x0030	0x03050000  	773
0x0034	0x03050000  	773
0x0038	0x03050000  	773
0x003C	0x03050000  	773
0x0040	0x03050000  	773
0x0044	0x03050000  	773
0x0048	0x03050000  	773
0x004C	0x03050000  	773
0x0050	0x03050000  	773
0x0054	0x03050000  	773
0x0058	0x03050000  	773
0x005C	0x03050000  	773
0x0060	0x03050000  	773
0x0064	0x03050000  	773
0x0068	0x03050000  	773
0x006C	0x03050000  	773
0x0070	0x03050000  	773
0x0074	0x03050000  	773
0x0078	0x03050000  	773
0x007C	0x03050000  	773
0x0080	0x03050000  	773
0x0084	0x03050000  	773
0x0088	0x03050000  	773
0x008C	0x03050000  	773
0x0090	0x03050000  	773
0x0094	0x03050000  	773
0x0098	0x03050000  	773
0x009C	0x03050000  	773
0x00A0	0x03050000  	773
0x00A4	0x03050000  	773
0x00A8	0x03050000  	773
0x00AC	0x03050000  	773
0x00B0	0x03050000  	773
0x00B4	0x03050000  	773
0x00B8	0x03050000  	773
0x00BC	0x03050000  	773
0x00C0	0x03050000  	773
0x00C4	0x03050000  	773
0x00C8	0x03050000  	773
0x00CC	0x03050000  	773
0x00D0	0x03050000  	773
0x00D4	0x03050000  	773
0x00D8	0x03050000  	773
0x00DC	0x03050000  	773
0x00E0	0x03050000  	773
0x00E4	0x03050000  	773
0x00E8	0x03050000  	773
0x00EC	0x03050000  	773
0x00F0	0x03050000  	773
0x00F4	0x03050000  	773
0x00F8	0x03050000  	773
0x00FC	0x03050000  	773
0x0100	0x03050000  	773
0x0104	0x03050000  	773
0x0108	0x03050000  	773
0x010C	0x03050000  	773
0x0110	0x03050000  	773
0x0114	0x03050000  	773
0x0118	0x03050000  	773
0x011C	0x03050000  	773
0x0120	0x03050000  	773
0x0124	0x03050000  	773
0x0128	0x03050000  	773
0x012C	0x03050000  	773
0x0130	0x03050000  	773
0x0134	0x03050000  	773
0x0138	0x03050000  	773
0x013C	0x03050000  	773
0x0140	0x03050000  	773
0x0144	0x03050000  	773
0x0148	0x03050000  	773
0x014C	0x03050000  	773
; end of ____SysVT
_main:
;p4_serial_comm.c, 18 :: 		void main() {
0x0464	0xB081    SUB	SP, SP, #4
0x0466	0xF7FFFF51  BL	780
0x046A	0xF000F831  BL	1232
0x046E	0xF7FFFF3F  BL	752
;p4_serial_comm.c, 19 :: 		InitializeUSART1();		// Call sub function to initialize USART1
0x0472	0xF7FFFEAD  BL	_InitializeUSART1+0
;p4_serial_comm.c, 23 :: 		for(;;) {
L_main0:
;p4_serial_comm.c, 28 :: 		while (!((USART1_SR & (1<<5))== 0x20)){} // Check RXNE in USART1 Status Register.
L_main3:
0x0476	0x480F    LDR	R0, [PC, #60]
0x0478	0x6800    LDR	R0, [R0, #0]
0x047A	0xF0000020  AND	R0, R0, #32
0x047E	0x2820    CMP	R0, #32
0x0480	0xD000    BEQ	L_main4
0x0482	0xE7F8    B	L_main3
L_main4:
;p4_serial_comm.c, 35 :: 		rcvrd = USART1_DR;    //read data from receiver data register
0x0484	0x480C    LDR	R0, [PC, #48]
0x0486	0x6801    LDR	R1, [R0, #0]
0x0488	0x480C    LDR	R0, [PC, #48]
0x048A	0x8001    STRH	R1, [R0, #0]
;p4_serial_comm.c, 37 :: 		while (! (USART1_SR & (1<<7)) == 0x80) {}
L_main5:
0x048C	0x4809    LDR	R0, [PC, #36]
0x048E	0x6800    LDR	R0, [R0, #0]
0x0490	0xF0000080  AND	R0, R0, #128
0x0494	0x2800    CMP	R0, #0
0x0496	0xF2400000  MOVW	R0, #0
0x049A	0xD100    BNE	L__main10
0x049C	0x2001    MOVS	R0, #1
L__main10:
0x049E	0xB2C0    UXTB	R0, R0
0x04A0	0x2880    CMP	R0, #128
0x04A2	0xD100    BNE	L_main6
0x04A4	0xE7F2    B	L_main5
L_main6:
;p4_serial_comm.c, 39 :: 		USART1_DR = rcvrd;                // transmit the received data
0x04A6	0x4805    LDR	R0, [PC, #20]
0x04A8	0x8801    LDRH	R1, [R0, #0]
0x04AA	0x4803    LDR	R0, [PC, #12]
0x04AC	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 40 :: 		}
0x04AE	0xE7E2    B	L_main0
;p4_serial_comm.c, 41 :: 		}
L_end_main:
L__main_end_loop:
0x04B0	0xE7FE    B	L__main_end_loop
0x04B2	0xBF00    NOP
0x04B4	0x38004001  	USART1_SR+0
0x04B8	0x38044001  	USART1_DR+0
0x04BC	0x00002000  	_rcvrd+0
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x02B4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x02B6	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x02BA	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x02BE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x02C2	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x02C4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x02C8	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x02CA	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x02CC	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x02CE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x02D2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x02D6	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x02D8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x02DC	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x02DE	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x02E0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x02E4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x02E8	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x02EA	0xB001    ADD	SP, SP, #4
0x02EC	0x4770    BX	LR
; end of ___FillZeros
_InitializeUSART1:
;p4_serial_comm.c, 44 :: 		void InitializeUSART1(){ // Sub function which initializes the registers to enable USART1
0x01D0	0xB081    SUB	SP, SP, #4
;p4_serial_comm.c, 45 :: 		RCC_APB2ENR |= 1;                 // Enable clock for Alt. Function. USART1 uses AF for PA9/PA10
0x01D2	0x4831    LDR	R0, [PC, #196]
0x01D4	0x6800    LDR	R0, [R0, #0]
0x01D6	0xF0400101  ORR	R1, R0, #1
0x01DA	0x482F    LDR	R0, [PC, #188]
0x01DC	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 46 :: 		AFIO_MAPR=0X0F000000;             // Do not mask PA9 and PA10 (becaue we are using for USART)
0x01DE	0xF04F6170  MOV	R1, #251658240
0x01E2	0x482E    LDR	R0, [PC, #184]
0x01E4	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 47 :: 		RCC_APB2ENR |= 1<<2;              // Enable clock for GPIOA
0x01E6	0x482C    LDR	R0, [PC, #176]
0x01E8	0x6800    LDR	R0, [R0, #0]
0x01EA	0xF0400104  ORR	R1, R0, #4
0x01EE	0x482A    LDR	R0, [PC, #168]
0x01F0	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 48 :: 		GPIOA_CRH &= ~(0xFF << 4);        // Clear PA9, PA10
0x01F2	0x482B    LDR	R0, [PC, #172]
0x01F4	0x6801    LDR	R1, [R0, #0]
0x01F6	0xF24F000F  MOVW	R0, #61455
0x01FA	0x4001    ANDS	R1, R0
0x01FC	0x4828    LDR	R0, [PC, #160]
0x01FE	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 49 :: 		GPIOA_CRH |= (0x0B << 4);         // USART1 Tx (PA9) output push-pull
0x0200	0x4827    LDR	R0, [PC, #156]
0x0202	0x6800    LDR	R0, [R0, #0]
0x0204	0xF04001B0  ORR	R1, R0, #176
0x0208	0x4825    LDR	R0, [PC, #148]
0x020A	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 50 :: 		GPIOA_CRH |= (0x04 << 8);         // USART1 Rx (PA10) input floating
0x020C	0x4824    LDR	R0, [PC, #144]
0x020E	0x6800    LDR	R0, [R0, #0]
0x0210	0xF4406180  ORR	R1, R0, #1024
0x0214	0x4822    LDR	R0, [PC, #136]
0x0216	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 51 :: 		RCC_APB2ENR |= 1<<14;             // enable clock for USART1
0x0218	0x481F    LDR	R0, [PC, #124]
0x021A	0x6800    LDR	R0, [R0, #0]
0x021C	0xF4404180  ORR	R1, R0, #16384
0x0220	0x481D    LDR	R0, [PC, #116]
0x0222	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 52 :: 		USART1_BRR=0X00000506;            // Set baud rate to 56000
0x0224	0xF2405106  MOVW	R1, #1286
0x0228	0x481E    LDR	R0, [PC, #120]
0x022A	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 57 :: 		USART1_CR1 &= ~(1<<12);          // Force 8 data bits. M bit is set to 0.
0x022C	0x481E    LDR	R0, [PC, #120]
0x022E	0x6801    LDR	R1, [R0, #0]
0x0230	0xF46F5080  MVN	R0, #4096
0x0234	0x4001    ANDS	R1, R0
0x0236	0x481C    LDR	R0, [PC, #112]
0x0238	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 58 :: 		USART1_CR2 &= ~(3<<12);          // Force 1 stop bit
0x023A	0x481C    LDR	R0, [PC, #112]
0x023C	0x6801    LDR	R1, [R0, #0]
0x023E	0xF46F5040  MVN	R0, #12288
0x0242	0x4001    ANDS	R1, R0
0x0244	0x4819    LDR	R0, [PC, #100]
0x0246	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 59 :: 		USART1_CR3 &= ~(3<<8);           // Force no flow control and no DMA for USART1
0x0248	0x4819    LDR	R0, [PC, #100]
0x024A	0x6801    LDR	R1, [R0, #0]
0x024C	0xF46F7040  MVN	R0, #768
0x0250	0x4001    ANDS	R1, R0
0x0252	0x4817    LDR	R0, [PC, #92]
0x0254	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 60 :: 		USART1_CR1 &= ~(3<<9);           // Force no parity and no parity control
0x0256	0x4814    LDR	R0, [PC, #80]
0x0258	0x6801    LDR	R1, [R0, #0]
0x025A	0xF46F60C0  MVN	R0, #1536
0x025E	0x4001    ANDS	R1, R0
0x0260	0x4811    LDR	R0, [PC, #68]
0x0262	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 61 :: 		USART1_CR1 |= 3<<2;              // RX, TX enable
0x0264	0x4810    LDR	R0, [PC, #64]
0x0266	0x6800    LDR	R0, [R0, #0]
0x0268	0xF040010C  ORR	R1, R0, #12
0x026C	0x480E    LDR	R0, [PC, #56]
0x026E	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 65 :: 		USART1_CR1 |= 1<<13;            // USART1 enable. This is done after configuration is complete
0x0270	0x480D    LDR	R0, [PC, #52]
0x0272	0x6800    LDR	R0, [R0, #0]
0x0274	0xF4405100  ORR	R1, R0, #8192
0x0278	0x480B    LDR	R0, [PC, #44]
0x027A	0x6001    STR	R1, [R0, #0]
;p4_serial_comm.c, 66 :: 		Delay_ms(100);                  // Wait for USART to complete configuration and enable. This is
0x027C	0xF644777F  MOVW	R7, #20351
0x0280	0xF2C00712  MOVT	R7, #18
0x0284	0xBF00    NOP
0x0286	0xBF00    NOP
L_InitializeUSART17:
0x0288	0x1E7F    SUBS	R7, R7, #1
0x028A	0xD1FD    BNE	L_InitializeUSART17
0x028C	0xBF00    NOP
0x028E	0xBF00    NOP
0x0290	0xBF00    NOP
;p4_serial_comm.c, 68 :: 		}
L_end_InitializeUSART1:
0x0292	0xB001    ADD	SP, SP, #4
0x0294	0x4770    BX	LR
0x0296	0xBF00    NOP
0x0298	0x10184002  	RCC_APB2ENR+0
0x029C	0x00044001  	AFIO_MAPR+0
0x02A0	0x08044001  	GPIOA_CRH+0
0x02A4	0x38084001  	USART1_BRR+0
0x02A8	0x380C4001  	USART1_CR1+0
0x02AC	0x38104001  	USART1_CR2+0
0x02B0	0x38144001  	USART1_CR3+0
; end of _InitializeUSART1
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0150	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x0152	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0156	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x015A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x015E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0160	0xB001    ADD	SP, SP, #4
0x0162	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x030C	0xB081    SUB	SP, SP, #4
0x030E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0312	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0314	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0316	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x0318	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x031A	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x031E	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x0320	0x484A    LDR	R0, [PC, #296]
0x0322	0x1840    ADDS	R0, R0, R1
0x0324	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x0326	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x032A	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x032C	0xF64B3080  MOVW	R0, #48000
0x0330	0x4281    CMP	R1, R0
0x0332	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x0334	0x4846    LDR	R0, [PC, #280]
0x0336	0x6800    LDR	R0, [R0, #0]
0x0338	0xF0400102  ORR	R1, R0, #2
0x033C	0x4844    LDR	R0, [PC, #272]
0x033E	0x6001    STR	R1, [R0, #0]
0x0340	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x0342	0xF64550C0  MOVW	R0, #24000
0x0346	0x4285    CMP	R5, R0
0x0348	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x034A	0x4841    LDR	R0, [PC, #260]
0x034C	0x6800    LDR	R0, [R0, #0]
0x034E	0xF0400101  ORR	R1, R0, #1
0x0352	0x483F    LDR	R0, [PC, #252]
0x0354	0x6001    STR	R1, [R0, #0]
0x0356	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x0358	0x483D    LDR	R0, [PC, #244]
0x035A	0x6801    LDR	R1, [R0, #0]
0x035C	0xF06F0007  MVN	R0, #7
0x0360	0x4001    ANDS	R1, R0
0x0362	0x483B    LDR	R0, [PC, #236]
0x0364	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x0366	0xF7FFFEFD  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x036A	0x483A    LDR	R0, [PC, #232]
0x036C	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x036E	0x483A    LDR	R0, [PC, #232]
0x0370	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x0372	0x483A    LDR	R0, [PC, #232]
0x0374	0xEA020100  AND	R1, R2, R0, LSL #0
0x0378	0x4839    LDR	R0, [PC, #228]
0x037A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x037C	0xF0020001  AND	R0, R2, #1
0x0380	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0382	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0384	0x4836    LDR	R0, [PC, #216]
0x0386	0x6800    LDR	R0, [R0, #0]
0x0388	0xF0000002  AND	R0, R0, #2
0x038C	0x2800    CMP	R0, #0
0x038E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x0390	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0392	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x0394	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0396	0xF4023080  AND	R0, R2, #65536
0x039A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x039C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x039E	0x4830    LDR	R0, [PC, #192]
0x03A0	0x6800    LDR	R0, [R0, #0]
0x03A2	0xF4003000  AND	R0, R0, #131072
0x03A6	0x2800    CMP	R0, #0
0x03A8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x03AA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x03AC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x03AE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x03B0	0xF0025080  AND	R0, R2, #268435456
0x03B4	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x03B6	0x482A    LDR	R0, [PC, #168]
0x03B8	0x6800    LDR	R0, [R0, #0]
0x03BA	0xF0405180  ORR	R1, R0, #268435456
0x03BE	0x4828    LDR	R0, [PC, #160]
0x03C0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x03C2	0x4827    LDR	R0, [PC, #156]
0x03C4	0x6800    LDR	R0, [R0, #0]
0x03C6	0xF0005000  AND	R0, R0, #536870912
0x03CA	0x2800    CMP	R0, #0
0x03CC	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x03CE	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x03D0	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x03D2	0xF0026080  AND	R0, R2, #67108864
0x03D6	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x03D8	0x4821    LDR	R0, [PC, #132]
0x03DA	0x6800    LDR	R0, [R0, #0]
0x03DC	0xF0406180  ORR	R1, R0, #67108864
0x03E0	0x481F    LDR	R0, [PC, #124]
0x03E2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03E4	0x4611    MOV	R1, R2
0x03E6	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03E8	0x481D    LDR	R0, [PC, #116]
0x03EA	0x6800    LDR	R0, [R0, #0]
0x03EC	0xF0006000  AND	R0, R0, #134217728
0x03F0	0x2800    CMP	R0, #0
0x03F2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x03F4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x03F6	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x03F8	0x4611    MOV	R1, R2
0x03FA	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03FC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0400	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x0402	0x4817    LDR	R0, [PC, #92]
0x0404	0x6800    LDR	R0, [R0, #0]
0x0406	0xF0407180  ORR	R1, R0, #16777216
0x040A	0x4815    LDR	R0, [PC, #84]
0x040C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x040E	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x0410	0x4813    LDR	R0, [PC, #76]
0x0412	0x6800    LDR	R0, [R0, #0]
0x0414	0xF0007000  AND	R0, R0, #33554432
0x0418	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x041A	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x041C	0x460A    MOV	R2, R1
0x041E	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x0420	0x480C    LDR	R0, [PC, #48]
0x0422	0x6800    LDR	R0, [R0, #0]
0x0424	0xF000010C  AND	R1, R0, #12
0x0428	0x0090    LSLS	R0, R2, #2
0x042A	0xF000000C  AND	R0, R0, #12
0x042E	0x4281    CMP	R1, R0
0x0430	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0432	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x0434	0xF8DDE000  LDR	LR, [SP, #0]
0x0438	0xB001    ADD	SP, SP, #4
0x043A	0x4770    BX	LR
0x043C	0x00811501  	#352387201
0x0440	0x8402091D  	#152929282
0x0444	0xF6440001  	#128580
0x0448	0x19400001  	#72000
0x044C	0x04C00000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0450	0x20004002  	FLASH_ACR+0
0x0454	0x10044002  	RCC_CFGR+0
0x0458	0x102C4002  	RCC_CFGR2+0
0x045C	0xFFFF000F  	#1048575
0x0460	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0164	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0166	0x4815    LDR	R0, [PC, #84]
0x0168	0x6800    LDR	R0, [R0, #0]
0x016A	0xF0400101  ORR	R1, R0, #1
0x016E	0x4813    LDR	R0, [PC, #76]
0x0170	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x0172	0x4913    LDR	R1, [PC, #76]
0x0174	0x4813    LDR	R0, [PC, #76]
0x0176	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0178	0x4810    LDR	R0, [PC, #64]
0x017A	0x6801    LDR	R1, [R0, #0]
0x017C	0x4812    LDR	R0, [PC, #72]
0x017E	0x4001    ANDS	R1, R0
0x0180	0x480E    LDR	R0, [PC, #56]
0x0182	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x0184	0x480D    LDR	R0, [PC, #52]
0x0186	0x6801    LDR	R1, [R0, #0]
0x0188	0xF46F2080  MVN	R0, #262144
0x018C	0x4001    ANDS	R1, R0
0x018E	0x480B    LDR	R0, [PC, #44]
0x0190	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x0192	0x480C    LDR	R0, [PC, #48]
0x0194	0x6801    LDR	R1, [R0, #0]
0x0196	0xF46F00FE  MVN	R0, #8323072
0x019A	0x4001    ANDS	R1, R0
0x019C	0x4809    LDR	R0, [PC, #36]
0x019E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x01A0	0x4806    LDR	R0, [PC, #24]
0x01A2	0x6801    LDR	R1, [R0, #0]
0x01A4	0xF06F50A0  MVN	R0, #335544320
0x01A8	0x4001    ANDS	R1, R0
0x01AA	0x4804    LDR	R0, [PC, #16]
0x01AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x01AE	0xF04F0100  MOV	R1, #0
0x01B2	0x4806    LDR	R0, [PC, #24]
0x01B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
0x01BA	0xBF00    NOP
0x01BC	0x10004002  	RCC_CR+0
0x01C0	0x0000F0FF  	#-251723776
0x01C4	0x10044002  	RCC_CFGR+0
0x01C8	0xFFFFFEF6  	#-17367041
0x01CC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x02F0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x02F2	0x4902    LDR	R1, [PC, #8]
0x02F4	0x4802    LDR	R0, [PC, #8]
0x02F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x02F8	0xB001    ADD	SP, SP, #4
0x02FA	0x4770    BX	LR
0x02FC	0x19400001  	#72000
0x0300	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x0304	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x0306	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x0308	0xB001    ADD	SP, SP, #4
0x030A	0x4770    BX	LR
; end of ___GenExcept
0x04D0	0xB500    PUSH	(R14)
0x04D2	0xF8DFB010  LDR	R11, [PC, #16]
0x04D6	0xF8DFA010  LDR	R10, [PC, #16]
0x04DA	0xF7FFFEEB  BL	692
0x04DE	0xBD00    POP	(R15)
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x00002000  	#536870912
0x04E8	0x00082000  	#536870920
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x04C0	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x04C4	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x04C8	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x04CC	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [20]    ___CC2DW
0x0164     [108]    __Lib_System_105_107_SystemClockSetDefault
0x01D0     [228]    _InitializeUSART1
0x02B4      [58]    ___FillZeros
0x02F0      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0304       [8]    ___GenExcept
0x030C     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x0464      [92]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _rcvrd
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x04C0      [16]    __Lib_System_105_107_APBAHBPrescTable
