# Digital Electronics - Logic Gate Simulation
## About
This project was built along with the Laboratory Digital Electronics at the Technical University of Applied Sciences of Regensburg, Bavaria, Germany. The simulation of the logic function Y=((A*B)) ̅+ ((C*D)) ̅ is the focus of the project.
