# Tiny Tapeout project information
project:
  title:        ""      # Maquina ALU con sumador Prefix
  author:       ""      # Oscar Reynoso
  discord:      ""      # N/A
  description:  ""      # Maquina de 6 estados: Suma, Resta, AND, OR, left, right
  language:     "SystemVerilog"
  clock_hz:     10000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ALU_TOP"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "Prefix.sv"
    - "ALU.sv"
    - "DisplayController.sv"
    - "ALU_TOP.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "sel[0]"       # Bit 0 de selecci贸n de operaci贸n
  ui[1]: "sel[1]"       # Bit 1 de selecci贸n
  ui[2]: "sel[2]"       # Bit 2 de selecci贸n
  ui[3]: "Cin (carry)"  # Equivalente a btnC
  ui[4]: "A[0]"         # Operando A (bit 0)
  ui[5]: "A[1]"         # Operando A (bit 1)
  ui[6]: "A[2]"         # Operando A (bit 2)
  ui[7]: "A[3]"         # Operando A (bit 3)
  # Outputs
  uo[0]: "Result[0]"
  uo[1]: "Result[1]"
  uo[2]: "Result[2]"
  uo[3]: "Result[3]"
  uo[4]: "Result[4]"
  uo[5]: "Result[5]"
  uo[6]: "Result[6]"
  uo[7]: "Result[7]"
  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
