#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Sep 11 21:58:20 2018
# Process ID: 5428
# Current directory: F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6492 F:\MZ7X2018\S04_7010\CH10_fastcorner\prj\vivado_project\fast_corners\miz_sys\miz_sys.xpr
# Log file: F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/vivado.log
# Journal file: F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/MZ7X2018/S04/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/Miz_ip_lib/osrc_cn_hls_hls_fast_corner_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 898.781 ; gain = 155.207
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property part xc7z010clg400-1 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {miz_sys_clk_wiz_0_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_axi_mem_intercon_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_v_axi4s_vid_out_0_0 miz_sys_hls_fast_corner_0_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_processing_system7_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_axi_vdma_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- osrc.cn:hls:hls_fast_corner:1.0 - hls_fast_corner_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <miz_sys> from BD file <F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd>
Upgrading 'F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd'
INFO: [IP_Flow 19-3420] Updated miz_sys_HDMI_FPGA_ML_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0_upgraded_ipi/PXLCLK_5X_I(undef)
INFO: [IP_Flow 19-3420] Updated miz_sys_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_axi_vdma_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_clk_wiz_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3420] Updated miz_sys_hls_fast_corner_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_processing_system7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_rst_processing_system7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated miz_sys_v_axi4s_vid_out_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3420] Updated miz_sys_v_tc_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
Wrote  : <F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1360.070 ; gain = 288.320
export_ip_user_files -of_objects [get_ips {miz_sys_clk_wiz_0_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_v_tc_0_0 miz_sys_axi_mem_intercon_0 miz_sys_util_vector_logic_0_0 miz_sys_axi_vdma_1_0 miz_sys_v_axi4s_vid_out_0_0 miz_sys_hls_fast_corner_0_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_processing_system7_0_0 miz_sys_HDMI_FPGA_ML_0_0 miz_sys_axi_vdma_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=miz_sys_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
Wrote  : <F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/sim/miz_sys.v
VHDL Output written to : F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_fast_corner_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_1/miz_sys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_0/miz_sys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys.hwh
Generated Block Design Tcl file F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys_bd.tcl
Generated Hardware Definition File F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.996 ; gain = 156.926
export_ip_user_files -of_objects [get_files F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 11 22:02:39 2018] Launched synth_1...
Run output will be captured here: F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/synth_1/runme.log
[Tue Sep 11 22:02:39 2018] Launched impl_1...
Run output will be captured here: F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/runme.log
file copy -force F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

file copy -force F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X2018/S04_7010/CH10_fastcorner/prj/vivado_project/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 22:36:05 2018...
