DEBUG    : Initialising Efx::ConcurrencyControl with 4 threads [Debug]
INFO     : --max_threads set to 4 
INFO     : ***** Beginning Analysis ... *****
INFO     : Analysis took 0.0328615 seconds.
INFO     : 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 594.472 MB, end = 594.472 MB, delta = 0 MB
INFO     : Analysis resident set memory usage: begin = 137.792 MB, end = 141.54 MB, delta = 3.748 MB
INFO     : 	Analysis peak resident set memory usage = 219.904 MB
INFO     : ***** Ending Analysis ... *****
INFO     : --max_threads set to 4 
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "/home/shiv/Documents/D2L/outflow/D2L.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.000982215 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 604.772 MB, end = 621.184 MB, delta = 16.412 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 250.004 MB, end = 250.752 MB, delta = 0.748 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 250.752 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "/home/shiv/Documents/D2L/outflow/D2L.interface.csv"
INFO     : Successfully read core interface constraints file "/home/shiv/Documents/D2L/outflow/D2L.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : Pass 0: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 0 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "/home/shiv/Documents/D2L/outflow/D2L.vdb".
INFO     : Netlist pre-processing took 0.00411667 seconds.
INFO     : 	Netlist pre-processing took 0 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 604.772 MB, end = 621.184 MB, delta = 16.412 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 250.004 MB, end = 250.752 MB, delta = 0.748 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 250.752 MB
           ***** Ending stage netlist pre-processing *****
           
INFO     : Read proto netlist file /home/shiv/Documents/D2L/work_pnr/D2L.net_proto
INFO     : Read proto netlist for file "/home/shiv/Documents/D2L/work_pnr/D2L.net_proto" took 7.5e-05 seconds
INFO     : Setup net and block data structure took 0.0009 seconds
INFO     : Run checks after load placement.
INFO     : Read ipin pattern from /home/shiv/Downloads/efinity/2024.2/arch/./routing/ipin_oph.xml
INFO     : Finished parsing ipin pattern file '/home/shiv/Downloads/efinity/2024.2/arch/./routing/ipin_oph.xdb'.
INFO     : Finished parsing switch_block file '/home/shiv/Downloads/efinity/2024.2/arch/./routing/sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 16.5544 seconds.
INFO     : 	BuildGraph process took 16.98 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 621.264 MB, end = 2386.1 MB, delta = 1764.83 MB
INFO     : BuildGraph process resident set memory usage: begin = 252.18 MB, end = 2023.62 MB, delta = 1771.44 MB
INFO     : 	BuildGraph process peak resident set memory usage = 2023.62 MB
INFO     : check rr_graph process took 0.460798 seconds.
INFO     : 	check rr_graph process took 0.48 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 2594.02 MB, end = 2594.02 MB, delta = 0 MB
INFO     : check rr_graph process resident set memory usage: begin = 2231.7 MB, end = 2231.7 MB, delta = 0 MB
INFO     : 	check rr_graph process peak resident set memory usage = 2231.7 MB
INFO     : Generated 6653381 RR nodes and 25233933 RR edges
INFO     : This design has 0 global control net(s). See /home/shiv/Documents/D2L/outflow/D2L.pnr.rpt for details.
INFO     : Reading route file, /home/shiv/Documents/D2L/outflow/D2L.route
INFO     : Reading core interface constraints file "/home/shiv/Documents/D2L/outflow/D2L.interface.csv"
INFO     : Successfully read core interface constraints file "/home/shiv/Documents/D2L/outflow/D2L.interface.csv"
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk' with 1 sources
INFO     : Deleting any pre-existing troute trace files
INFO     : Deleting any pre-existing troute trace files
INFO     : --max_threads set to 4 
INFO     : --max_threads set to 4 
