Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: processor_sample.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor_sample.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor_sample"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : processor_sample
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_adder.vhd" into library work
Parsing entity <my_adder>.
Parsing architecture <my_adder_a> of entity <my_adder>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_mult.vhd" into library work
Parsing entity <my_mult>.
Parsing architecture <my_mult_a> of entity <my_mult>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_adder2.vhd" into library work
Parsing entity <my_adder2>.
Parsing architecture <my_adder2_a> of entity <my_adder2>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_adder3.vhd" into library work
Parsing entity <my_adder3>.
Parsing architecture <my_adder3_a> of entity <my_adder3>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_adder4.vhd" into library work
Parsing entity <my_adder4>.
Parsing architecture <my_adder4_a> of entity <my_adder4>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\my_divider.vhd" into library work
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd" into library work
Parsing entity <FF_D>.
Parsing architecture <FF_D_beh> of entity <ff_d>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\processor_sample.vhd" into library work
Parsing entity <processor_sample>.
Parsing architecture <Behavioral> of entity <processor_sample>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <processor_sample> (architecture <Behavioral>) from library <work>.

Elaborating entity <my_mult> (architecture <my_mult_a>) from library <work>.

Elaborating entity <my_adder> (architecture <my_adder_a>) from library <work>.

Elaborating entity <my_adder2> (architecture <my_adder2_a>) from library <work>.

Elaborating entity <my_adder3> (architecture <my_adder3_a>) from library <work>.

Elaborating entity <FF_D> (architecture <FF_D_beh>) with generics from library <work>.

Elaborating entity <my_adder4> (architecture <my_adder4_a>) from library <work>.
WARNING:HDLCompiler:89 - "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\processor_sample.vhd" Line 89: <my_divider> remains a black-box since it has no binding entity.

Elaborating entity <FF_D> (architecture <FF_D_beh>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor_sample>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\processor_sample.vhd".
    Summary:
	no macro.
Unit <processor_sample> synthesized.

Synthesizing Unit <FF_D_1>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd".
        Bus_Width = 11
    Found 11-bit register for signal <Q>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <FF_D_1> synthesized.

Synthesizing Unit <FF_D_2>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd".
        Bus_Width = 1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FF_D_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 26
 1-bit register                                        : 23
 11-bit register                                       : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/my_mult.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/my_divider.ngc>.
Reading core <ipcore_dir/my_adder.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/my_adder2.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/my_adder3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/my_adder4.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <my_mult> for timing and area information for instance <m1>.
Loading core <my_mult> for timing and area information for instance <m2>.
Loading core <my_mult> for timing and area information for instance <m3>.
Loading core <my_mult> for timing and area information for instance <m4>.
Loading core <my_mult> for timing and area information for instance <m5>.
Loading core <my_mult> for timing and area information for instance <m6>.
Loading core <my_mult> for timing and area information for instance <m7>.
Loading core <my_mult> for timing and area information for instance <m8>.
Loading core <my_mult> for timing and area information for instance <m9>.
Loading core <my_divider> for timing and area information for instance <divider>.
Loading core <my_adder> for timing and area information for instance <add1>.
Loading core <my_adder> for timing and area information for instance <add2>.
Loading core <my_adder> for timing and area information for instance <add3>.
Loading core <my_adder> for timing and area information for instance <add4>.
Loading core <my_adder2> for timing and area information for instance <add5>.
Loading core <my_adder2> for timing and area information for instance <add6>.
Loading core <my_adder3> for timing and area information for instance <add7>.
Loading core <my_adder4> for timing and area information for instance <add8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <processor_sample> ...

Optimizing unit <FF_D_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor_sample, actual ratio is 0.

Final Macro Processing ...

Processing Unit <processor_sample> :
	Found 23-bit shift register for signal <f26/Q_0>.
	Found 3-bit shift register for signal <f3/Q_10>.
	Found 3-bit shift register for signal <f3/Q_9>.
	Found 3-bit shift register for signal <f3/Q_8>.
	Found 3-bit shift register for signal <f3/Q_7>.
	Found 3-bit shift register for signal <f3/Q_6>.
	Found 3-bit shift register for signal <f3/Q_5>.
	Found 3-bit shift register for signal <f3/Q_4>.
	Found 3-bit shift register for signal <f3/Q_3>.
	Found 3-bit shift register for signal <f3/Q_2>.
	Found 3-bit shift register for signal <f3/Q_1>.
	Found 3-bit shift register for signal <f3/Q_0>.
Unit <processor_sample> processed.

=========================================================================
Final Register Report

Macro Statistics
# Shift Registers                                      : 12
 23-bit shift register                                 : 1
 3-bit shift register                                  : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor_sample.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1342
#      GND                         : 19
#      INV                         : 32
#      LUT1                        : 21
#      LUT2                        : 159
#      LUT3                        : 154
#      LUT4                        : 65
#      LUT5                        : 3
#      LUT6                        : 1
#      MULT_AND                    : 87
#      MUXCY                       : 381
#      VCC                         : 11
#      XORCY                       : 409
# FlipFlops/Latches                : 664
#      FD                          : 648
#      FDE                         : 16
# Shift Registers                  : 30
#      SRLC16E                     : 29
#      SRLC32E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 121
#      IBUF                        : 105
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             664  out of  126800     0%  
 Number of Slice LUTs:                  465  out of  63400     0%  
    Number used as Logic:               435  out of  63400     0%  
    Number used as Memory:               30  out of  19000     0%  
       Number used as SRL:               30

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    985
   Number with an unused Flip Flop:     321  out of    985    32%  
   Number with an unused LUT:           520  out of    985    52%  
   Number of fully used LUT-FF pairs:   144  out of    985    14%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         122
 Number of bonded IOBs:                 122  out of    210    58%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 694   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.226ns (Maximum Frequency: 449.206MHz)
   Minimum input arrival time before clock: 3.012ns
   Maximum output required time after clock: 0.737ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.226ns (frequency: 449.206MHz)
  Total number of paths / destination ports: 4658 / 588
-------------------------------------------------------------------------
Delay:               2.226ns (Levels of Logic = 15)
  Source:            divider/blk00000003/blk000000c1 (FF)
  Destination:       divider/blk00000003/blk000002b0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: divider/blk00000003/blk000000c1 to divider/blk00000003/blk000002b0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.398   0.599  blk000000c1 (sig00000116)
     LUT3:I0->O            1   0.105   0.000  blk00000335 (sig0000037e)
     MUXCY:S->O            1   0.392   0.000  blk000002ad (sig0000037a)
     MUXCY:CI->O           1   0.025   0.000  blk000002ab (sig00000377)
     MUXCY:CI->O           1   0.025   0.000  blk000002a9 (sig00000374)
     MUXCY:CI->O           1   0.025   0.000  blk000002a7 (sig00000371)
     MUXCY:CI->O           1   0.025   0.000  blk000002a5 (sig0000036e)
     MUXCY:CI->O           1   0.025   0.000  blk000002a3 (sig0000036b)
     MUXCY:CI->O           1   0.025   0.000  blk000002a1 (sig00000368)
     MUXCY:CI->O           1   0.025   0.000  blk0000029f (sig00000365)
     MUXCY:CI->O           1   0.025   0.000  blk0000029d (sig00000362)
     MUXCY:CI->O           1   0.025   0.000  blk0000029b (sig0000035f)
     MUXCY:CI->O           1   0.025   0.000  blk00000299 (sig0000035c)
     MUXCY:CI->O           1   0.025   0.000  blk00000297 (sig00000359)
     MUXCY:CI->O           0   0.025   0.000  blk00000295 (sig00000356)
     XORCY:CI->O           1   0.417   0.000  blk00000293 (sig00000358)
     FD:D                      0.015          blk000002b0
    ----------------------------------------
    Total                      2.226ns (1.627ns logic, 0.599ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17993 / 106
-------------------------------------------------------------------------
Offset:              3.012ns (Levels of Logic = 14)
  Source:            pixel9<0> (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: CLK rising

  Data Path: pixel9<0> to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.661  pixel9_0_IBUF (pixel9_0_IBUF)
     begin scope: 'm9:b<0>'
     begin scope: 'm9/blk00000001:B<0>'
     SEC:in->out           1   0.105   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.392   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.025   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.417   0.357  sec_inst (sec_net)
     SEC:in->out           1   0.105   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.392   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.417   0.000  sec_inst (sec_net)
     SEC:in                    0.015          sec_inst
    ----------------------------------------
    Total                      3.012ns (1.994ns logic, 1.018ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 2)
  Source:            divider/blk00000003/blk000002b0 (FF)
  Destination:       result<14> (PAD)
  Source Clock:      CLK rising

  Data Path: divider/blk00000003/blk000002b0 to result<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.398   0.339  blk000002b0 (quotient(14))
     end scope: 'divider/blk00000003:quotient(14)'
     end scope: 'divider:QUOTIENT<14>'
     OBUF:I->O                 0.000          result_14_OBUF (result<14>)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.226|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.50 secs
 
--> 

Total memory usage is 433176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

