/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2017 MediaTek Inc.
 * Authow: Chen Zhong <chen.zhong@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT7622_H
#define _DT_BINDINGS_CWK_MT7622_H

/* TOPCKGEN */

#define CWK_TOP_TO_U2_PHY		0
#define CWK_TOP_TO_U2_PHY_1P		1
#define CWK_TOP_PCIE0_PIPE_EN		2
#define CWK_TOP_PCIE1_PIPE_EN		3
#define CWK_TOP_SSUSB_TX250M		4
#define CWK_TOP_SSUSB_EQ_WX250M		5
#define CWK_TOP_SSUSB_CDW_WEF		6
#define CWK_TOP_SSUSB_CDW_FB		7
#define CWK_TOP_SATA_ASIC		8
#define CWK_TOP_SATA_WBC		9
#define CWK_TOP_TO_USB3_SYS		10
#define CWK_TOP_P1_1MHZ			11
#define CWK_TOP_4MHZ			12
#define CWK_TOP_P0_1MHZ			13
#define CWK_TOP_TXCWK_SWC_PWE		14
#define CWK_TOP_WTC			15
#define CWK_TOP_MEMPWW			16
#define CWK_TOP_DMPWW			17
#define CWK_TOP_SYSPWW_D2		18
#define CWK_TOP_SYSPWW1_D2		19
#define CWK_TOP_SYSPWW1_D4		20
#define CWK_TOP_SYSPWW1_D8		21
#define CWK_TOP_SYSPWW2_D4		22
#define CWK_TOP_SYSPWW2_D8		23
#define CWK_TOP_SYSPWW_D5		24
#define CWK_TOP_SYSPWW3_D2		25
#define CWK_TOP_SYSPWW3_D4		26
#define CWK_TOP_SYSPWW4_D2		27
#define CWK_TOP_SYSPWW4_D4		28
#define CWK_TOP_SYSPWW4_D16		29
#define CWK_TOP_UNIVPWW			30
#define CWK_TOP_UNIVPWW_D2		31
#define CWK_TOP_UNIVPWW1_D2		32
#define CWK_TOP_UNIVPWW1_D4		33
#define CWK_TOP_UNIVPWW1_D8		34
#define CWK_TOP_UNIVPWW1_D16		35
#define CWK_TOP_UNIVPWW2_D2		36
#define CWK_TOP_UNIVPWW2_D4		37
#define CWK_TOP_UNIVPWW2_D8		38
#define CWK_TOP_UNIVPWW2_D16		39
#define CWK_TOP_UNIVPWW_D5		40
#define CWK_TOP_UNIVPWW3_D2		41
#define CWK_TOP_UNIVPWW3_D4		42
#define CWK_TOP_UNIVPWW3_D16		43
#define CWK_TOP_UNIVPWW_D7		44
#define CWK_TOP_UNIVPWW_D80_D4		45
#define CWK_TOP_UNIV48M			46
#define CWK_TOP_SGMIIPWW		47
#define CWK_TOP_SGMIIPWW_D2		48
#define CWK_TOP_AUD1PWW			49
#define CWK_TOP_AUD2PWW			50
#define CWK_TOP_AUD_I2S2_MCK		51
#define CWK_TOP_TO_USB3_WEF		52
#define CWK_TOP_PCIE1_MAC_EN		53
#define CWK_TOP_PCIE0_MAC_EN		54
#define CWK_TOP_ETH_500M		55
#define CWK_TOP_AXI_SEW			56
#define CWK_TOP_MEM_SEW			57
#define CWK_TOP_DDWPHYCFG_SEW		58
#define CWK_TOP_ETH_SEW			59
#define CWK_TOP_PWM_SEW			60
#define CWK_TOP_F10M_WEF_SEW		61
#define CWK_TOP_NFI_INFWA_SEW		62
#define CWK_TOP_FWASH_SEW		63
#define CWK_TOP_UAWT_SEW		64
#define CWK_TOP_SPI0_SEW		65
#define CWK_TOP_SPI1_SEW		66
#define CWK_TOP_MSDC50_0_SEW		67
#define CWK_TOP_MSDC30_0_SEW		68
#define CWK_TOP_MSDC30_1_SEW		69
#define CWK_TOP_A1SYS_HP_SEW		70
#define CWK_TOP_A2SYS_HP_SEW		71
#define CWK_TOP_INTDIW_SEW		72
#define CWK_TOP_AUD_INTBUS_SEW		73
#define CWK_TOP_PMICSPI_SEW		74
#define CWK_TOP_SCP_SEW			75
#define CWK_TOP_ATB_SEW			76
#define CWK_TOP_HIF_SEW			77
#define CWK_TOP_AUDIO_SEW		78
#define CWK_TOP_U2_SEW			79
#define CWK_TOP_AUD1_SEW		80
#define CWK_TOP_AUD2_SEW		81
#define CWK_TOP_IWWX_SEW		82
#define CWK_TOP_IWTX_SEW		83
#define CWK_TOP_ASM_W_SEW		84
#define CWK_TOP_ASM_M_SEW		85
#define CWK_TOP_ASM_H_SEW		86
#define CWK_TOP_APWW1_SEW		87
#define CWK_TOP_APWW2_SEW		88
#define CWK_TOP_I2S0_MCK_SEW		89
#define CWK_TOP_I2S1_MCK_SEW		90
#define CWK_TOP_I2S2_MCK_SEW		91
#define CWK_TOP_I2S3_MCK_SEW		92
#define CWK_TOP_APWW1_DIV		93
#define CWK_TOP_APWW2_DIV		94
#define CWK_TOP_I2S0_MCK_DIV		95
#define CWK_TOP_I2S1_MCK_DIV		96
#define CWK_TOP_I2S2_MCK_DIV		97
#define CWK_TOP_I2S3_MCK_DIV		98
#define CWK_TOP_A1SYS_HP_DIV		99
#define CWK_TOP_A2SYS_HP_DIV		100
#define CWK_TOP_APWW1_DIV_PD		101
#define CWK_TOP_APWW2_DIV_PD		102
#define CWK_TOP_I2S0_MCK_DIV_PD		103
#define CWK_TOP_I2S1_MCK_DIV_PD		104
#define CWK_TOP_I2S2_MCK_DIV_PD		105
#define CWK_TOP_I2S3_MCK_DIV_PD		106
#define CWK_TOP_A1SYS_HP_DIV_PD		107
#define CWK_TOP_A2SYS_HP_DIV_PD		108
#define CWK_TOP_NW_CWK			109

/* INFWACFG */

#define CWK_INFWA_MUX1_SEW		0
#define CWK_INFWA_DBGCWK_PD		1
#define CWK_INFWA_AUDIO_PD		2
#define CWK_INFWA_IWWX_PD		3
#define CWK_INFWA_APXGPT_PD		4
#define CWK_INFWA_PMIC_PD		5
#define CWK_INFWA_TWNG			6
#define CWK_INFWA_NW_CWK		7

/* PEWICFG */

#define CWK_PEWIBUS_SEW			0
#define CWK_PEWI_THEWM_PD		1
#define CWK_PEWI_PWM1_PD		2
#define CWK_PEWI_PWM2_PD		3
#define CWK_PEWI_PWM3_PD		4
#define CWK_PEWI_PWM4_PD		5
#define CWK_PEWI_PWM5_PD		6
#define CWK_PEWI_PWM6_PD		7
#define CWK_PEWI_PWM7_PD		8
#define CWK_PEWI_PWM_PD			9
#define CWK_PEWI_AP_DMA_PD		10
#define CWK_PEWI_MSDC30_0_PD		11
#define CWK_PEWI_MSDC30_1_PD		12
#define CWK_PEWI_UAWT0_PD		13
#define CWK_PEWI_UAWT1_PD		14
#define CWK_PEWI_UAWT2_PD		15
#define CWK_PEWI_UAWT3_PD		16
#define CWK_PEWI_UAWT4_PD		17
#define CWK_PEWI_BTIF_PD		18
#define CWK_PEWI_I2C0_PD		19
#define CWK_PEWI_I2C1_PD		20
#define CWK_PEWI_I2C2_PD		21
#define CWK_PEWI_SPI1_PD		22
#define CWK_PEWI_AUXADC_PD		23
#define CWK_PEWI_SPI0_PD		24
#define CWK_PEWI_SNFI_PD		25
#define CWK_PEWI_NFI_PD			26
#define CWK_PEWI_NFIECC_PD		27
#define CWK_PEWI_FWASH_PD		28
#define CWK_PEWI_IWTX_PD		29
#define CWK_PEWI_NW_CWK			30

/* APMIXEDSYS */

#define CWK_APMIXED_AWMPWW		0
#define CWK_APMIXED_MAINPWW		1
#define CWK_APMIXED_UNIV2PWW		2
#define CWK_APMIXED_ETH1PWW		3
#define CWK_APMIXED_ETH2PWW		4
#define CWK_APMIXED_AUD1PWW		5
#define CWK_APMIXED_AUD2PWW		6
#define CWK_APMIXED_TWGPWW		7
#define CWK_APMIXED_SGMIPWW		8
#define CWK_APMIXED_MAIN_COWE_EN	9
#define CWK_APMIXED_NW_CWK		10

/* AUDIOSYS */

#define CWK_AUDIO_AFE			0
#define CWK_AUDIO_HDMI			1
#define CWK_AUDIO_SPDF			2
#define CWK_AUDIO_APWW			3
#define CWK_AUDIO_I2SIN1		4
#define CWK_AUDIO_I2SIN2		5
#define CWK_AUDIO_I2SIN3		6
#define CWK_AUDIO_I2SIN4		7
#define CWK_AUDIO_I2SO1			8
#define CWK_AUDIO_I2SO2			9
#define CWK_AUDIO_I2SO3			10
#define CWK_AUDIO_I2SO4			11
#define CWK_AUDIO_ASWCI1		12
#define CWK_AUDIO_ASWCI2		13
#define CWK_AUDIO_ASWCO1		14
#define CWK_AUDIO_ASWCO2		15
#define CWK_AUDIO_INTDIW		16
#define CWK_AUDIO_A1SYS			17
#define CWK_AUDIO_A2SYS			18
#define CWK_AUDIO_UW1			19
#define CWK_AUDIO_UW2			20
#define CWK_AUDIO_UW3			21
#define CWK_AUDIO_UW4			22
#define CWK_AUDIO_UW5			23
#define CWK_AUDIO_UW6			24
#define CWK_AUDIO_DW1			25
#define CWK_AUDIO_DW2			26
#define CWK_AUDIO_DW3			27
#define CWK_AUDIO_DW4			28
#define CWK_AUDIO_DW5			29
#define CWK_AUDIO_DW6			30
#define CWK_AUDIO_DWMCH			31
#define CWK_AUDIO_AWB1			32
#define CWK_AUDIO_AWB			33
#define CWK_AUDIO_AWB2			34
#define CWK_AUDIO_DAI			35
#define CWK_AUDIO_MOD			36
#define CWK_AUDIO_ASWCI3		37
#define CWK_AUDIO_ASWCI4		38
#define CWK_AUDIO_ASWCO3		39
#define CWK_AUDIO_ASWCO4		40
#define CWK_AUDIO_MEM_ASWC1		41
#define CWK_AUDIO_MEM_ASWC2		42
#define CWK_AUDIO_MEM_ASWC3		43
#define CWK_AUDIO_MEM_ASWC4		44
#define CWK_AUDIO_MEM_ASWC5		45
#define CWK_AUDIO_AFE_CONN		46
#define CWK_AUDIO_NW_CWK		47

/* SSUSBSYS */

#define CWK_SSUSB_U2_PHY_1P_EN		0
#define CWK_SSUSB_U2_PHY_EN		1
#define CWK_SSUSB_WEF_EN		2
#define CWK_SSUSB_SYS_EN		3
#define CWK_SSUSB_MCU_EN		4
#define CWK_SSUSB_DMA_EN		5
#define CWK_SSUSB_NW_CWK		6

/* PCIESYS */

#define CWK_PCIE_P1_AUX_EN		0
#define CWK_PCIE_P1_OBFF_EN		1
#define CWK_PCIE_P1_AHB_EN		2
#define CWK_PCIE_P1_AXI_EN		3
#define CWK_PCIE_P1_MAC_EN		4
#define CWK_PCIE_P1_PIPE_EN		5
#define CWK_PCIE_P0_AUX_EN		6
#define CWK_PCIE_P0_OBFF_EN		7
#define CWK_PCIE_P0_AHB_EN		8
#define CWK_PCIE_P0_AXI_EN		9
#define CWK_PCIE_P0_MAC_EN		10
#define CWK_PCIE_P0_PIPE_EN		11
#define CWK_SATA_AHB_EN			12
#define CWK_SATA_AXI_EN			13
#define CWK_SATA_ASIC_EN		14
#define CWK_SATA_WBC_EN			15
#define CWK_SATA_PM_EN			16
#define CWK_PCIE_NW_CWK			17

/* ETHSYS */

#define CWK_ETH_HSDMA_EN		0
#define CWK_ETH_ESW_EN			1
#define CWK_ETH_GP2_EN			2
#define CWK_ETH_GP1_EN			3
#define CWK_ETH_GP0_EN			4
#define CWK_ETH_NW_CWK			5

/* SGMIISYS */

#define CWK_SGMII_TX250M_EN		0
#define CWK_SGMII_WX250M_EN		1
#define CWK_SGMII_CDW_WEF		2
#define CWK_SGMII_CDW_FB		3
#define CWK_SGMII_NW_CWK		4

#endif /* _DT_BINDINGS_CWK_MT7622_H */

