m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/clock_divider/simulation
Eosc
Z0 w1570141673
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/simulation
Z5 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc.vhd
Z6 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc.vhd
l0
L7
VK<a<S@cOTUFVYhP?dLkYQ1
!s100 J1W<i47:Q_18SB?e?TZcW1
Z7 OV;C;10.5b;63
32
Z8 !s110 1570141684
!i10b 1
Z9 !s108 1570141684.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc.vhd|
Z11 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 3 osc 0 22 K<a<S@cOTUFVYhP?dLkYQ1
l33
L19
VDW?giOG]7MlNh>GhDiAbi3
!s100 LEWY^2^Ko[FiH^BeIbM;J1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eosc_bank
Z14 w1571771638
R1
R2
R3
R4
Z15 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc_bank.vhdl
Z16 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc_bank.vhdl
l0
L7
Vl5g7acimj29;?Ac0B[n>_2
!s100 a7aSUIYZ?LUQ<I[UMlo5J0
R7
32
Z17 !s110 1571771969
!i10b 1
Z18 !s108 1571771969.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc_bank.vhdl|
Z20 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/osc_bank.vhdl|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 8 osc_bank 0 22 l5g7acimj29;?Ac0B[n>_2
l61
L23
V@nFWGSOO?Z]5M:7?mS]j^2
!s100 CYBT2>elB59L>?M15Yonb3
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Eosc_tb
Z21 w1571768307
R1
R2
R3
R4
Z22 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/simulation/osc_tb.vhd
Z23 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/simulation/osc_tb.vhd
l0
L5
VQ@<_zgNaPED8A6A9e@50H2
!s100 >XjGo0F0j>WOF]5eW8XMz3
R7
32
R17
!i10b 1
R18
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/simulation/osc_tb.vhd|
Z25 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/oscillator/simulation/osc_tb.vhd|
!i113 1
R12
R13
Abehaviour
R1
R2
R3
DEx4 work 6 osc_tb 0 22 Q@<_zgNaPED8A6A9e@50H2
l39
L8
VIQMbLi=44C66_^X0B4a^V1
!s100 8B[>OHfW^74`bJfnB6Cz71
R7
32
R17
!i10b 1
R18
R24
R25
!i113 1
R12
R13
Ephase_acc
Z26 w1571762525
R1
R2
R3
R4
Z27 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/phase_acc.vhd
Z28 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/phase_acc.vhd
l0
L7
Vd][;AZMOa`a`PTFDcjXDM2
!s100 50[`KNYK5m:F<=mN9B>bj2
R7
32
R17
!i10b 1
R18
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/phase_acc.vhd|
Z30 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/phase_acc.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 9 phase_acc 0 22 d][;AZMOa`a`PTFDcjXDM2
l20
L17
VE__b[T8jJHD@fhio36T<f0
!s100 Fo9VZPNoj:]E_K50dbTJ?2
R7
32
R17
!i10b 1
R18
R29
R30
!i113 1
R12
R13
Ephase_acc_tb
Z31 w1570141452
R1
R2
R3
R4
Z32 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/tb/phase_acc_tb.vhd
Z33 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/tb/phase_acc_tb.vhd
l0
L5
Vd<l`GJkHV;2OjF;9B=;iX1
!s100 PlXaUj@ZCXR_?=I5Jm>XT0
R7
32
R8
!i10b 1
R9
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/tb/phase_acc_tb.vhd|
Z35 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/phase_accumulator/tb/phase_acc_tb.vhd|
!i113 1
R12
R13
Abehaviour
R1
R2
R3
DEx4 work 12 phase_acc_tb 0 22 d<l`GJkHV;2OjF;9B=;iX1
l30
L9
V<?zL`FZ<;^Z4zSon;DN:j1
!s100 g>E0nPAG0@^C<V]8AGJYn2
R7
32
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
Esine_rom
Z36 w1571771931
Z37 DPx9 altera_mf 20 altera_mf_components 0 22 7RjT1Xb9^`L[coRHZN<9k2
R2
R3
R4
Z38 8C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/sine_rom.vhd
Z39 FC:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/sine_rom.vhd
l0
L42
V^WCF?A9Sg3OPn_mi>WKPB1
!s100 fU_SRiDjDhF>?S;J609Kb2
R7
32
R17
!i10b 1
R18
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/sine_rom.vhd|
Z41 !s107 C:/Users/micro/Documents/MUMT609/git/ADDITIVE_SYNTH_LOGIC/sine_rom.vhd|
!i113 1
R12
R13
Asyn
R37
R2
R3
Z42 DEx4 work 8 sine_rom 0 22 ^WCF?A9Sg3OPn_mi>WKPB1
l62
L54
Z43 VEAm]F_5dRB0QD3hVS9mNm0
Z44 !s100 k4@@iPT[Tg]5@T9k3PMdT1
R7
32
R17
!i10b 1
R18
R40
R41
!i113 1
R12
R13
