{
  "Top": "chunkIter",
  "RtlTop": "chunkIter",
  "RtlPrefix": "",
  "RtlSubPrefix": "chunkIter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "aspartan7",
    "Device": "xa7s6",
    "Package": "-cpga196",
    "Speed": "-2I",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "kt": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kt",
          "name": "kt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wt": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "wt",
          "name": "wt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wvarsin": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wvarsin_address0",
          "name": "wvarsin_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsin_ce0",
          "name": "wvarsin_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsin_q0",
          "name": "wvarsin_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "wvarsin_address1",
          "name": "wvarsin_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsin_ce1",
          "name": "wvarsin_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsin_q1",
          "name": "wvarsin_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "wvarsout": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wvarsout_address0",
          "name": "wvarsout_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_ce0",
          "name": "wvarsout_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_we0",
          "name": "wvarsout_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_d0",
          "name": "wvarsout_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_address1",
          "name": "wvarsout_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_ce1",
          "name": "wvarsout_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_we1",
          "name": "wvarsout_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wvarsout_d1",
          "name": "wvarsout_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -clean=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "chunkIter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "6",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "chunkIter",
    "Version": "1.0",
    "DisplayName": "Chunkiter",
    "Revision": "2114170902",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_chunkIter_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/chunkIter.cpp",
      "..\/..\/chunkIter.h",
      "..\/..\/Document.txt",
      "..\/..\/Text",
      "..\/..\/..\/New",
      "..\/..\/..\/dataTypes.h",
      "..\/..\/..\/functions256.h",
      "..\/..\/..\/functions256.cpp"
    ],
    "TestBench": [
      "..\/..\/tb.cpp",
      "..\/..\/ans.dat",
      "..\/..\/in.dat"
    ],
    "Vhdl": ["impl\/vhdl\/chunkIter.vhd"],
    "Verilog": ["impl\/verilog\/chunkIter.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/chunkIter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "kt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kt": "DATA"},
      "ports": ["kt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kt"
        }]
    },
    "wt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"wt": "DATA"},
      "ports": ["wt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wt"
        }]
    },
    "wvarsin_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"wvarsin_address0": "DATA"},
      "ports": ["wvarsin_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsin"
        }]
    },
    "wvarsin_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"wvarsin_q0": "DATA"},
      "ports": ["wvarsin_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsin"
        }]
    },
    "wvarsin_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"wvarsin_address1": "DATA"},
      "ports": ["wvarsin_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsin"
        }]
    },
    "wvarsin_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"wvarsin_q1": "DATA"},
      "ports": ["wvarsin_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsin"
        }]
    },
    "wvarsout_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"wvarsout_address0": "DATA"},
      "ports": ["wvarsout_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsout"
        }]
    },
    "wvarsout_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wvarsout_d0": "DATA"},
      "ports": ["wvarsout_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsout"
        }]
    },
    "wvarsout_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"wvarsout_address1": "DATA"},
      "ports": ["wvarsout_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsout"
        }]
    },
    "wvarsout_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wvarsout_d1": "DATA"},
      "ports": ["wvarsout_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wvarsout"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "kt": {
      "dir": "in",
      "width": "32"
    },
    "wt": {
      "dir": "in",
      "width": "32"
    },
    "wvarsin_address0": {
      "dir": "out",
      "width": "3"
    },
    "wvarsin_ce0": {
      "dir": "out",
      "width": "1"
    },
    "wvarsin_q0": {
      "dir": "in",
      "width": "32"
    },
    "wvarsin_address1": {
      "dir": "out",
      "width": "3"
    },
    "wvarsin_ce1": {
      "dir": "out",
      "width": "1"
    },
    "wvarsin_q1": {
      "dir": "in",
      "width": "32"
    },
    "wvarsout_address0": {
      "dir": "out",
      "width": "3"
    },
    "wvarsout_ce0": {
      "dir": "out",
      "width": "1"
    },
    "wvarsout_we0": {
      "dir": "out",
      "width": "1"
    },
    "wvarsout_d0": {
      "dir": "out",
      "width": "32"
    },
    "wvarsout_address1": {
      "dir": "out",
      "width": "3"
    },
    "wvarsout_ce1": {
      "dir": "out",
      "width": "1"
    },
    "wvarsout_we1": {
      "dir": "out",
      "width": "1"
    },
    "wvarsout_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "chunkIter",
      "BindInstances": "xor_ln13_fu_421_p2 and_ln13_fu_427_p2 and_ln13_1_fu_433_p2 or_ln13_fu_438_p2 xor_ln13_1_fu_331_p2 xor_ln13_2_fu_337_p2 or_ln15_fu_466_p2 and_ln15_fu_472_p2 and_ln15_1_fu_477_p2 or_ln15_3_fu_483_p2 xor_ln15_fu_409_p2 xor_ln15_1_fu_415_p2 add_ln19_fu_499_p2"
    },
    "Info": {"chunkIter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"chunkIter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Area": {
          "FF": "262",
          "AVAIL_FF": "7500",
          "UTIL_FF": "3",
          "LUT": "816",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "21",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-14 16:42:42 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
