/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU0_INTTYPE0
#define A__0__MASK 0x01u
#define A__0__PC CYREG_PRT0_PC0
#define A__0__PORT 0u
#define A__0__SHIFT 0u
#define A__AG CYREG_PRT0_AG
#define A__AMUX CYREG_PRT0_AMUX
#define A__BIE CYREG_PRT0_BIE
#define A__BIT_MASK CYREG_PRT0_BIT_MASK
#define A__BYP CYREG_PRT0_BYP
#define A__CTL CYREG_PRT0_CTL
#define A__DM0 CYREG_PRT0_DM0
#define A__DM1 CYREG_PRT0_DM1
#define A__DM2 CYREG_PRT0_DM2
#define A__DR CYREG_PRT0_DR
#define A__INP_DIS CYREG_PRT0_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT0_LCD_EN
#define A__MASK 0x01u
#define A__PORT 0u
#define A__PRT CYREG_PRT0_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A__PS CYREG_PRT0_PS
#define A__SHIFT 0u
#define A__SLW CYREG_PRT0_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU0_INTTYPE1
#define B__0__MASK 0x02u
#define B__0__PC CYREG_PRT0_PC1
#define B__0__PORT 0u
#define B__0__SHIFT 1u
#define B__AG CYREG_PRT0_AG
#define B__AMUX CYREG_PRT0_AMUX
#define B__BIE CYREG_PRT0_BIE
#define B__BIT_MASK CYREG_PRT0_BIT_MASK
#define B__BYP CYREG_PRT0_BYP
#define B__CTL CYREG_PRT0_CTL
#define B__DM0 CYREG_PRT0_DM0
#define B__DM1 CYREG_PRT0_DM1
#define B__DM2 CYREG_PRT0_DM2
#define B__DR CYREG_PRT0_DR
#define B__INP_DIS CYREG_PRT0_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT0_LCD_EN
#define B__MASK 0x02u
#define B__PORT 0u
#define B__PRT CYREG_PRT0_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define B__PS CYREG_PRT0_PS
#define B__SHIFT 1u
#define B__SLW CYREG_PRT0_SLW

/* C */
#define C__0__INTTYPE CYREG_PICU0_INTTYPE2
#define C__0__MASK 0x04u
#define C__0__PC CYREG_PRT0_PC2
#define C__0__PORT 0u
#define C__0__SHIFT 2u
#define C__AG CYREG_PRT0_AG
#define C__AMUX CYREG_PRT0_AMUX
#define C__BIE CYREG_PRT0_BIE
#define C__BIT_MASK CYREG_PRT0_BIT_MASK
#define C__BYP CYREG_PRT0_BYP
#define C__CTL CYREG_PRT0_CTL
#define C__DM0 CYREG_PRT0_DM0
#define C__DM1 CYREG_PRT0_DM1
#define C__DM2 CYREG_PRT0_DM2
#define C__DR CYREG_PRT0_DR
#define C__INP_DIS CYREG_PRT0_INP_DIS
#define C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define C__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT0_LCD_EN
#define C__MASK 0x04u
#define C__PORT 0u
#define C__PRT CYREG_PRT0_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C__PS CYREG_PRT0_PS
#define C__SHIFT 2u
#define C__SLW CYREG_PRT0_SLW

/* D */
#define D__0__INTTYPE CYREG_PICU0_INTTYPE3
#define D__0__MASK 0x08u
#define D__0__PC CYREG_PRT0_PC3
#define D__0__PORT 0u
#define D__0__SHIFT 3u
#define D__AG CYREG_PRT0_AG
#define D__AMUX CYREG_PRT0_AMUX
#define D__BIE CYREG_PRT0_BIE
#define D__BIT_MASK CYREG_PRT0_BIT_MASK
#define D__BYP CYREG_PRT0_BYP
#define D__CTL CYREG_PRT0_CTL
#define D__DM0 CYREG_PRT0_DM0
#define D__DM1 CYREG_PRT0_DM1
#define D__DM2 CYREG_PRT0_DM2
#define D__DR CYREG_PRT0_DR
#define D__INP_DIS CYREG_PRT0_INP_DIS
#define D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D__LCD_EN CYREG_PRT0_LCD_EN
#define D__MASK 0x08u
#define D__PORT 0u
#define D__PRT CYREG_PRT0_PRT
#define D__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D__PS CYREG_PRT0_PS
#define D__SHIFT 3u
#define D__SLW CYREG_PRT0_SLW

/* E */
#define E__0__INTTYPE CYREG_PICU0_INTTYPE4
#define E__0__MASK 0x10u
#define E__0__PC CYREG_PRT0_PC4
#define E__0__PORT 0u
#define E__0__SHIFT 4u
#define E__AG CYREG_PRT0_AG
#define E__AMUX CYREG_PRT0_AMUX
#define E__BIE CYREG_PRT0_BIE
#define E__BIT_MASK CYREG_PRT0_BIT_MASK
#define E__BYP CYREG_PRT0_BYP
#define E__CTL CYREG_PRT0_CTL
#define E__DM0 CYREG_PRT0_DM0
#define E__DM1 CYREG_PRT0_DM1
#define E__DM2 CYREG_PRT0_DM2
#define E__DR CYREG_PRT0_DR
#define E__INP_DIS CYREG_PRT0_INP_DIS
#define E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define E__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define E__LCD_EN CYREG_PRT0_LCD_EN
#define E__MASK 0x10u
#define E__PORT 0u
#define E__PRT CYREG_PRT0_PRT
#define E__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define E__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define E__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define E__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define E__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define E__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define E__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define E__PS CYREG_PRT0_PS
#define E__SHIFT 4u
#define E__SLW CYREG_PRT0_SLW

/* F */
#define F__0__INTTYPE CYREG_PICU0_INTTYPE5
#define F__0__MASK 0x20u
#define F__0__PC CYREG_PRT0_PC5
#define F__0__PORT 0u
#define F__0__SHIFT 5u
#define F__AG CYREG_PRT0_AG
#define F__AMUX CYREG_PRT0_AMUX
#define F__BIE CYREG_PRT0_BIE
#define F__BIT_MASK CYREG_PRT0_BIT_MASK
#define F__BYP CYREG_PRT0_BYP
#define F__CTL CYREG_PRT0_CTL
#define F__DM0 CYREG_PRT0_DM0
#define F__DM1 CYREG_PRT0_DM1
#define F__DM2 CYREG_PRT0_DM2
#define F__DR CYREG_PRT0_DR
#define F__INP_DIS CYREG_PRT0_INP_DIS
#define F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define F__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define F__LCD_EN CYREG_PRT0_LCD_EN
#define F__MASK 0x20u
#define F__PORT 0u
#define F__PRT CYREG_PRT0_PRT
#define F__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define F__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define F__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define F__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define F__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define F__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define F__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define F__PS CYREG_PRT0_PS
#define F__SHIFT 5u
#define F__SLW CYREG_PRT0_SLW

/* G */
#define G__0__INTTYPE CYREG_PICU0_INTTYPE6
#define G__0__MASK 0x40u
#define G__0__PC CYREG_PRT0_PC6
#define G__0__PORT 0u
#define G__0__SHIFT 6u
#define G__AG CYREG_PRT0_AG
#define G__AMUX CYREG_PRT0_AMUX
#define G__BIE CYREG_PRT0_BIE
#define G__BIT_MASK CYREG_PRT0_BIT_MASK
#define G__BYP CYREG_PRT0_BYP
#define G__CTL CYREG_PRT0_CTL
#define G__DM0 CYREG_PRT0_DM0
#define G__DM1 CYREG_PRT0_DM1
#define G__DM2 CYREG_PRT0_DM2
#define G__DR CYREG_PRT0_DR
#define G__INP_DIS CYREG_PRT0_INP_DIS
#define G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define G__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define G__LCD_EN CYREG_PRT0_LCD_EN
#define G__MASK 0x40u
#define G__PORT 0u
#define G__PRT CYREG_PRT0_PRT
#define G__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define G__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define G__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define G__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define G__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define G__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define G__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define G__PS CYREG_PRT0_PS
#define G__SHIFT 6u
#define G__SLW CYREG_PRT0_SLW

/* X */
#define X__0__INTTYPE CYREG_PICU2_INTTYPE0
#define X__0__MASK 0x01u
#define X__0__PC CYREG_PRT2_PC0
#define X__0__PORT 2u
#define X__0__SHIFT 0u
#define X__AG CYREG_PRT2_AG
#define X__AMUX CYREG_PRT2_AMUX
#define X__BIE CYREG_PRT2_BIE
#define X__BIT_MASK CYREG_PRT2_BIT_MASK
#define X__BYP CYREG_PRT2_BYP
#define X__CTL CYREG_PRT2_CTL
#define X__DM0 CYREG_PRT2_DM0
#define X__DM1 CYREG_PRT2_DM1
#define X__DM2 CYREG_PRT2_DM2
#define X__DR CYREG_PRT2_DR
#define X__INP_DIS CYREG_PRT2_INP_DIS
#define X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define X__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define X__LCD_EN CYREG_PRT2_LCD_EN
#define X__MASK 0x01u
#define X__PORT 2u
#define X__PRT CYREG_PRT2_PRT
#define X__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define X__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define X__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define X__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define X__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define X__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define X__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define X__PS CYREG_PRT2_PS
#define X__SHIFT 0u
#define X__SLW CYREG_PRT2_SLW

/* RGB */
#define RGB__0__INTTYPE CYREG_PICU15_INTTYPE2
#define RGB__0__MASK 0x04u
#define RGB__0__PC CYREG_IO_PC_PRT15_PC2
#define RGB__0__PORT 15u
#define RGB__0__SHIFT 2u
#define RGB__AG CYREG_PRT15_AG
#define RGB__AMUX CYREG_PRT15_AMUX
#define RGB__BIE CYREG_PRT15_BIE
#define RGB__BIT_MASK CYREG_PRT15_BIT_MASK
#define RGB__BYP CYREG_PRT15_BYP
#define RGB__CTL CYREG_PRT15_CTL
#define RGB__DM0 CYREG_PRT15_DM0
#define RGB__DM1 CYREG_PRT15_DM1
#define RGB__DM2 CYREG_PRT15_DM2
#define RGB__DR CYREG_PRT15_DR
#define RGB__INP_DIS CYREG_PRT15_INP_DIS
#define RGB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RGB__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RGB__LCD_EN CYREG_PRT15_LCD_EN
#define RGB__MASK 0x04u
#define RGB__PORT 15u
#define RGB__PRT CYREG_PRT15_PRT
#define RGB__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RGB__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RGB__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RGB__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RGB__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RGB__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RGB__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RGB__PS CYREG_PRT15_PS
#define RGB__SHIFT 2u
#define RGB__SLW CYREG_PRT15_SLW

/* Led_0 */
#define Led_0__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Led_0__0__MASK 0x80u
#define Led_0__0__PC CYREG_PRT12_PC7
#define Led_0__0__PORT 12u
#define Led_0__0__SHIFT 7u
#define Led_0__AG CYREG_PRT12_AG
#define Led_0__BIE CYREG_PRT12_BIE
#define Led_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_0__BYP CYREG_PRT12_BYP
#define Led_0__DM0 CYREG_PRT12_DM0
#define Led_0__DM1 CYREG_PRT12_DM1
#define Led_0__DM2 CYREG_PRT12_DM2
#define Led_0__DR CYREG_PRT12_DR
#define Led_0__INP_DIS CYREG_PRT12_INP_DIS
#define Led_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_0__MASK 0x80u
#define Led_0__PORT 12u
#define Led_0__PRT CYREG_PRT12_PRT
#define Led_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_0__PS CYREG_PRT12_PS
#define Led_0__SHIFT 7u
#define Led_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_0__SLW CYREG_PRT12_SLW

/* Led_1 */
#define Led_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Led_1__0__MASK 0x40u
#define Led_1__0__PC CYREG_PRT12_PC6
#define Led_1__0__PORT 12u
#define Led_1__0__SHIFT 6u
#define Led_1__AG CYREG_PRT12_AG
#define Led_1__BIE CYREG_PRT12_BIE
#define Led_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_1__BYP CYREG_PRT12_BYP
#define Led_1__DM0 CYREG_PRT12_DM0
#define Led_1__DM1 CYREG_PRT12_DM1
#define Led_1__DM2 CYREG_PRT12_DM2
#define Led_1__DR CYREG_PRT12_DR
#define Led_1__INP_DIS CYREG_PRT12_INP_DIS
#define Led_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_1__MASK 0x40u
#define Led_1__PORT 12u
#define Led_1__PRT CYREG_PRT12_PRT
#define Led_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_1__PS CYREG_PRT12_PS
#define Led_1__SHIFT 6u
#define Led_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_1__SLW CYREG_PRT12_SLW

/* Led_2 */
#define Led_2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Led_2__0__MASK 0x20u
#define Led_2__0__PC CYREG_PRT12_PC5
#define Led_2__0__PORT 12u
#define Led_2__0__SHIFT 5u
#define Led_2__AG CYREG_PRT12_AG
#define Led_2__BIE CYREG_PRT12_BIE
#define Led_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_2__BYP CYREG_PRT12_BYP
#define Led_2__DM0 CYREG_PRT12_DM0
#define Led_2__DM1 CYREG_PRT12_DM1
#define Led_2__DM2 CYREG_PRT12_DM2
#define Led_2__DR CYREG_PRT12_DR
#define Led_2__INP_DIS CYREG_PRT12_INP_DIS
#define Led_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_2__MASK 0x20u
#define Led_2__PORT 12u
#define Led_2__PRT CYREG_PRT12_PRT
#define Led_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_2__PS CYREG_PRT12_PS
#define Led_2__SHIFT 5u
#define Led_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_2__SLW CYREG_PRT12_SLW

/* Led_3 */
#define Led_3__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Led_3__0__MASK 0x10u
#define Led_3__0__PC CYREG_PRT12_PC4
#define Led_3__0__PORT 12u
#define Led_3__0__SHIFT 4u
#define Led_3__AG CYREG_PRT12_AG
#define Led_3__BIE CYREG_PRT12_BIE
#define Led_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_3__BYP CYREG_PRT12_BYP
#define Led_3__DM0 CYREG_PRT12_DM0
#define Led_3__DM1 CYREG_PRT12_DM1
#define Led_3__DM2 CYREG_PRT12_DM2
#define Led_3__DR CYREG_PRT12_DR
#define Led_3__INP_DIS CYREG_PRT12_INP_DIS
#define Led_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_3__MASK 0x10u
#define Led_3__PORT 12u
#define Led_3__PRT CYREG_PRT12_PRT
#define Led_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_3__PS CYREG_PRT12_PS
#define Led_3__SHIFT 4u
#define Led_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_3__SLW CYREG_PRT12_SLW

/* Led_4 */
#define Led_4__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Led_4__0__MASK 0x08u
#define Led_4__0__PC CYREG_PRT12_PC3
#define Led_4__0__PORT 12u
#define Led_4__0__SHIFT 3u
#define Led_4__AG CYREG_PRT12_AG
#define Led_4__BIE CYREG_PRT12_BIE
#define Led_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_4__BYP CYREG_PRT12_BYP
#define Led_4__DM0 CYREG_PRT12_DM0
#define Led_4__DM1 CYREG_PRT12_DM1
#define Led_4__DM2 CYREG_PRT12_DM2
#define Led_4__DR CYREG_PRT12_DR
#define Led_4__INP_DIS CYREG_PRT12_INP_DIS
#define Led_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_4__MASK 0x08u
#define Led_4__PORT 12u
#define Led_4__PRT CYREG_PRT12_PRT
#define Led_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_4__PS CYREG_PRT12_PS
#define Led_4__SHIFT 3u
#define Led_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_4__SLW CYREG_PRT12_SLW

/* Led_5 */
#define Led_5__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Led_5__0__MASK 0x04u
#define Led_5__0__PC CYREG_PRT12_PC2
#define Led_5__0__PORT 12u
#define Led_5__0__SHIFT 2u
#define Led_5__AG CYREG_PRT12_AG
#define Led_5__BIE CYREG_PRT12_BIE
#define Led_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_5__BYP CYREG_PRT12_BYP
#define Led_5__DM0 CYREG_PRT12_DM0
#define Led_5__DM1 CYREG_PRT12_DM1
#define Led_5__DM2 CYREG_PRT12_DM2
#define Led_5__DR CYREG_PRT12_DR
#define Led_5__INP_DIS CYREG_PRT12_INP_DIS
#define Led_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_5__MASK 0x04u
#define Led_5__PORT 12u
#define Led_5__PRT CYREG_PRT12_PRT
#define Led_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_5__PS CYREG_PRT12_PS
#define Led_5__SHIFT 2u
#define Led_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_5__SLW CYREG_PRT12_SLW

/* Led_6 */
#define Led_6__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Led_6__0__MASK 0x02u
#define Led_6__0__PC CYREG_PRT12_PC1
#define Led_6__0__PORT 12u
#define Led_6__0__SHIFT 1u
#define Led_6__AG CYREG_PRT12_AG
#define Led_6__BIE CYREG_PRT12_BIE
#define Led_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_6__BYP CYREG_PRT12_BYP
#define Led_6__DM0 CYREG_PRT12_DM0
#define Led_6__DM1 CYREG_PRT12_DM1
#define Led_6__DM2 CYREG_PRT12_DM2
#define Led_6__DR CYREG_PRT12_DR
#define Led_6__INP_DIS CYREG_PRT12_INP_DIS
#define Led_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_6__MASK 0x02u
#define Led_6__PORT 12u
#define Led_6__PRT CYREG_PRT12_PRT
#define Led_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_6__PS CYREG_PRT12_PS
#define Led_6__SHIFT 1u
#define Led_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_6__SLW CYREG_PRT12_SLW

/* Led_7 */
#define Led_7__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Led_7__0__MASK 0x01u
#define Led_7__0__PC CYREG_PRT12_PC0
#define Led_7__0__PORT 12u
#define Led_7__0__SHIFT 0u
#define Led_7__AG CYREG_PRT12_AG
#define Led_7__BIE CYREG_PRT12_BIE
#define Led_7__BIT_MASK CYREG_PRT12_BIT_MASK
#define Led_7__BYP CYREG_PRT12_BYP
#define Led_7__DM0 CYREG_PRT12_DM0
#define Led_7__DM1 CYREG_PRT12_DM1
#define Led_7__DM2 CYREG_PRT12_DM2
#define Led_7__DR CYREG_PRT12_DR
#define Led_7__INP_DIS CYREG_PRT12_INP_DIS
#define Led_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Led_7__MASK 0x01u
#define Led_7__PORT 12u
#define Led_7__PRT CYREG_PRT12_PRT
#define Led_7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Led_7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Led_7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Led_7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Led_7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Led_7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Led_7__PS CYREG_PRT12_PS
#define Led_7__SHIFT 0u
#define Led_7__SIO_CFG CYREG_PRT12_SIO_CFG
#define Led_7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Led_7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Led_7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Led_7__SLW CYREG_PRT12_SLW

/* Boton2 */
#define Boton2__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Boton2__0__MASK 0x10u
#define Boton2__0__PC CYREG_IO_PC_PRT15_PC4
#define Boton2__0__PORT 15u
#define Boton2__0__SHIFT 4u
#define Boton2__AG CYREG_PRT15_AG
#define Boton2__AMUX CYREG_PRT15_AMUX
#define Boton2__BIE CYREG_PRT15_BIE
#define Boton2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Boton2__BYP CYREG_PRT15_BYP
#define Boton2__CTL CYREG_PRT15_CTL
#define Boton2__DM0 CYREG_PRT15_DM0
#define Boton2__DM1 CYREG_PRT15_DM1
#define Boton2__DM2 CYREG_PRT15_DM2
#define Boton2__DR CYREG_PRT15_DR
#define Boton2__INP_DIS CYREG_PRT15_INP_DIS
#define Boton2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Boton2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Boton2__LCD_EN CYREG_PRT15_LCD_EN
#define Boton2__MASK 0x10u
#define Boton2__PORT 15u
#define Boton2__PRT CYREG_PRT15_PRT
#define Boton2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Boton2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Boton2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Boton2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Boton2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Boton2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Boton2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Boton2__PS CYREG_PRT15_PS
#define Boton2__SHIFT 4u
#define Boton2__SLW CYREG_PRT15_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Buzzer__0__MASK 0x80u
#define Buzzer__0__PC CYREG_PRT0_PC7
#define Buzzer__0__PORT 0u
#define Buzzer__0__SHIFT 7u
#define Buzzer__AG CYREG_PRT0_AG
#define Buzzer__AMUX CYREG_PRT0_AMUX
#define Buzzer__BIE CYREG_PRT0_BIE
#define Buzzer__BIT_MASK CYREG_PRT0_BIT_MASK
#define Buzzer__BYP CYREG_PRT0_BYP
#define Buzzer__CTL CYREG_PRT0_CTL
#define Buzzer__DM0 CYREG_PRT0_DM0
#define Buzzer__DM1 CYREG_PRT0_DM1
#define Buzzer__DM2 CYREG_PRT0_DM2
#define Buzzer__DR CYREG_PRT0_DR
#define Buzzer__INP_DIS CYREG_PRT0_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT0_LCD_EN
#define Buzzer__MASK 0x80u
#define Buzzer__PORT 0u
#define Buzzer__PRT CYREG_PRT0_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Buzzer__PS CYREG_PRT0_PS
#define Buzzer__SHIFT 7u
#define Buzzer__SLW CYREG_PRT0_SLW

/* boton1 */
#define boton1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define boton1__0__MASK 0x80u
#define boton1__0__PC CYREG_PRT3_PC7
#define boton1__0__PORT 3u
#define boton1__0__SHIFT 7u
#define boton1__AG CYREG_PRT3_AG
#define boton1__AMUX CYREG_PRT3_AMUX
#define boton1__BIE CYREG_PRT3_BIE
#define boton1__BIT_MASK CYREG_PRT3_BIT_MASK
#define boton1__BYP CYREG_PRT3_BYP
#define boton1__CTL CYREG_PRT3_CTL
#define boton1__DM0 CYREG_PRT3_DM0
#define boton1__DM1 CYREG_PRT3_DM1
#define boton1__DM2 CYREG_PRT3_DM2
#define boton1__DR CYREG_PRT3_DR
#define boton1__INP_DIS CYREG_PRT3_INP_DIS
#define boton1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define boton1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define boton1__LCD_EN CYREG_PRT3_LCD_EN
#define boton1__MASK 0x80u
#define boton1__PORT 3u
#define boton1__PRT CYREG_PRT3_PRT
#define boton1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define boton1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define boton1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define boton1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define boton1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define boton1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define boton1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define boton1__PS CYREG_PRT3_PS
#define boton1__SHIFT 7u
#define boton1__SLW CYREG_PRT3_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
