$date
	Thu May 06 01:39:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_sequential_tb $end
$var wire 32 ! c_tb [31:0] $end
$var reg 32 " a_tb [31:0] $end
$var reg 32 # b_tb [31:0] $end
$var reg 1 $ clk_tb $end
$scope module adder_sequential1 $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 $ clk $end
$var reg 32 ' c [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
b0 %
0$
b0 #
b0 "
bx !
$end
#2
b0 !
b0 '
1$
#4
0$
#5
b1 #
b1 &
#6
b1 !
b1 '
1$
#8
0$
#10
1$
b0 #
b0 &
b1 "
b1 %
#12
0$
#14
1$
#15
b1 #
b1 &
#16
0$
#18
b10 !
b10 '
1$
#20
0$
#22
1$
#24
0$
#26
1$
#28
0$
#30
1$
#32
0$
#34
1$
#36
0$
#38
1$
#40
0$
#42
1$
#44
0$
#46
1$
#48
0$
#50
1$
#52
0$
#54
1$
#55
