<stg><name>k2c_dense.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="1" to="13">
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="12">
<condition id="37">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="39">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="17">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="14" to="15">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="15" to="16">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="16" to="17">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %bias_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)

]]></Node>
<StgValue><ssdm name="bias_numel_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %kernel_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)

]]></Node>
<StgValue><ssdm name="kernel_numel_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %kernel_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)

]]></Node>
<StgValue><ssdm name="kernel_ndim_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %input_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)

]]></Node>
<StgValue><ssdm name="input_numel_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %input_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)

]]></Node>
<StgValue><ssdm name="input_ndim_read_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %output_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)

]]></Node>
<StgValue><ssdm name="output_numel_read_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp = icmp ult i64 %input_ndim_read_3, 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = add i64 %input_ndim_read_3, -1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.2([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, i64 %kernel_ndim_read_3, i64 %kernel_numel_read_3, [5 x i64]* %kernel_shape, i64 %tmp_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_73 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_3, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:1  %icmp = icmp ne i63 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_shape_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_shape_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.2([80000 x float]* %output_array, [80000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [80000 x float]* %kernel_array, i64 %kernel_ndim_read_3, i64 %kernel_numel_read_3, [5 x i64]* %kernel_shape, i64 %tmp_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i64 [ 0, %1 ], [ %i, %4 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i = icmp ult i64 %i_i, %output_numel_read_3

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
k2c_bias_add.exit:0  call fastcc void @k2c_softmax_func([80000 x float]* %output_array, i64 %output_numel_read_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i64 [ %j, %3 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="64">
<![CDATA[
.preheader.i:1  %tmp_74 = trunc i64 %j_i to i18

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i64 %j_i, %bias_numel_read_3

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:3  %j = add i64 1, %j_i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bias_array_addr = getelementptr [80000 x float]* %bias_array, i64 0, i64 %j_i

]]></Node>
<StgValue><ssdm name="bias_array_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="17">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="64">
<![CDATA[
:2  %tmp_75 = trunc i64 %i_i to i18

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_i_40 = add i18 %tmp_75, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_i_40"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_i_cast = zext i18 %tmp_i_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_array_addr = getelementptr [80000 x float]* %output_array, i64 0, i64 %tmp_i_cast

]]></Node>
<StgValue><ssdm name="output_array_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i = add i64 %i_i, %bias_numel_read_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="17">
<![CDATA[
:1  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="17">
<![CDATA[
:6  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_26_i = fadd float %output_array_load, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:8  store float %tmp_26_i, float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
k2c_bias_add.exit:0  call fastcc void @k2c_softmax_func([80000 x float]* %output_array, i64 %output_numel_read_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
k2c_bias_add.exit:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %outrows1 = select i1 %icmp, i64 %outrows, i64 1

]]></Node>
<StgValue><ssdm name="outrows1"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_shape_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="74" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([80000 x float]* %output_array, [80000 x float]* %input_array, [80000 x float]* %kernel_array, [80000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="76" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
_ifconv:11  call fastcc void @k2c_softmax_func([80000 x float]* %output_array, i64 %outsize)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="77" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64">
<![CDATA[
_ifconv:11  call fastcc void @k2c_softmax_func([80000 x float]* %output_array, i64 %outsize)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="output_array" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="output_numel_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_numel_read"/></StgValue>
</port>
<port id="105" name="input_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="input_ndim_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ndim_read"/></StgValue>
</port>
<port id="107" name="input_numel_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_numel_read"/></StgValue>
</port>
<port id="108" name="input_shape" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="kernel_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="kernel_ndim_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</port>
<port id="111" name="kernel_numel_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_numel_read"/></StgValue>
</port>
<port id="112" name="kernel_shape" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="bias_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="bias_numel_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias_numel_read"/></StgValue>
</port>
<port id="115" name="dense_3_fwork" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_3_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i64" to="bias_numel_read_3" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="bias_numel_read" to="bias_numel_read_3" fromId="114" toId="18">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i64" to="kernel_numel_read_3" fromId="116" toId="19">
</dataflow>
<dataflow id="120" from="kernel_numel_read" to="kernel_numel_read_3" fromId="111" toId="19">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i64" to="kernel_ndim_read_3" fromId="116" toId="20">
</dataflow>
<dataflow id="122" from="kernel_ndim_read" to="kernel_ndim_read_3" fromId="110" toId="20">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i64" to="input_numel_read_3" fromId="116" toId="21">
</dataflow>
<dataflow id="124" from="input_numel_read" to="input_numel_read_3" fromId="107" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i64" to="input_ndim_read_3" fromId="116" toId="22">
</dataflow>
<dataflow id="126" from="input_ndim_read" to="input_ndim_read_3" fromId="106" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i64" to="output_numel_read_3" fromId="116" toId="23">
</dataflow>
<dataflow id="128" from="output_numel_read" to="output_numel_read_3" fromId="104" toId="23">
</dataflow>
<dataflow id="129" from="input_ndim_read_3" to="tmp" fromId="22" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp" fromId="130" toId="24">
</dataflow>
<dataflow id="132" from="tmp" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="133" from="input_ndim_read_3" to="tmp_6" fromId="22" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_6" fromId="134" toId="26">
</dataflow>
<dataflow id="137" from="k2c_dot.2" to="StgValue_27" fromId="136" toId="27">
</dataflow>
<dataflow id="138" from="output_array" to="StgValue_27" fromId="103" toId="27">
</dataflow>
<dataflow id="139" from="input_array" to="StgValue_27" fromId="105" toId="27">
</dataflow>
<dataflow id="140" from="input_ndim_read_3" to="StgValue_27" fromId="22" toId="27">
</dataflow>
<dataflow id="141" from="input_numel_read_3" to="StgValue_27" fromId="21" toId="27">
</dataflow>
<dataflow id="142" from="input_shape" to="StgValue_27" fromId="108" toId="27">
</dataflow>
<dataflow id="143" from="kernel_array" to="StgValue_27" fromId="109" toId="27">
</dataflow>
<dataflow id="144" from="kernel_ndim_read_3" to="StgValue_27" fromId="20" toId="27">
</dataflow>
<dataflow id="145" from="kernel_numel_read_3" to="StgValue_27" fromId="19" toId="27">
</dataflow>
<dataflow id="146" from="kernel_shape" to="StgValue_27" fromId="112" toId="27">
</dataflow>
<dataflow id="147" from="tmp_6" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="148" from="dense_3_fwork" to="StgValue_27" fromId="115" toId="27">
</dataflow>
<dataflow id="150" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="tmp_73" fromId="149" toId="28">
</dataflow>
<dataflow id="151" from="input_ndim_read_3" to="tmp_73" fromId="22" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_152" to="tmp_73" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp_73" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="tmp_73" to="icmp" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp" fromId="157" toId="29">
</dataflow>
<dataflow id="159" from="input_shape" to="input_shape_addr" fromId="108" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="input_shape_addr" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="StgValue_160" to="input_shape_addr" fromId="160" toId="30">
</dataflow>
<dataflow id="163" from="input_shape_addr" to="outrows" fromId="30" toId="31">
</dataflow>
<dataflow id="164" from="kernel_shape" to="kernel_shape_addr" fromId="112" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_160" to="kernel_shape_addr" fromId="160" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_166" to="kernel_shape_addr" fromId="166" toId="32">
</dataflow>
<dataflow id="168" from="kernel_shape_addr" to="outcols" fromId="32" toId="33">
</dataflow>
<dataflow id="169" from="k2c_dot.2" to="StgValue_34" fromId="136" toId="34">
</dataflow>
<dataflow id="170" from="output_array" to="StgValue_34" fromId="103" toId="34">
</dataflow>
<dataflow id="171" from="input_array" to="StgValue_34" fromId="105" toId="34">
</dataflow>
<dataflow id="172" from="input_ndim_read_3" to="StgValue_34" fromId="22" toId="34">
</dataflow>
<dataflow id="173" from="input_numel_read_3" to="StgValue_34" fromId="21" toId="34">
</dataflow>
<dataflow id="174" from="input_shape" to="StgValue_34" fromId="108" toId="34">
</dataflow>
<dataflow id="175" from="kernel_array" to="StgValue_34" fromId="109" toId="34">
</dataflow>
<dataflow id="176" from="kernel_ndim_read_3" to="StgValue_34" fromId="20" toId="34">
</dataflow>
<dataflow id="177" from="kernel_numel_read_3" to="StgValue_34" fromId="19" toId="34">
</dataflow>
<dataflow id="178" from="kernel_shape" to="StgValue_34" fromId="112" toId="34">
</dataflow>
<dataflow id="179" from="tmp_6" to="StgValue_34" fromId="26" toId="34">
</dataflow>
<dataflow id="180" from="dense_3_fwork" to="StgValue_34" fromId="115" toId="34">
</dataflow>
<dataflow id="181" from="StgValue_160" to="i_i" fromId="160" toId="36">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_35" to="i_i" fromId="35" toId="36">
</dataflow>
<dataflow id="183" from="i" to="i_i" fromId="53" toId="36">
<BackEdge/>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="StgValue_54" to="i_i" fromId="54" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="185" from="i_i" to="tmp_i" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="output_numel_read_3" to="tmp_i" fromId="23" toId="37">
</dataflow>
<dataflow id="187" from="tmp_i" to="StgValue_38" fromId="37" toId="38">
</dataflow>
<dataflow id="189" from="k2c_softmax_func" to="StgValue_40" fromId="188" toId="40">
</dataflow>
<dataflow id="190" from="output_array" to="StgValue_40" fromId="103" toId="40">
</dataflow>
<dataflow id="191" from="output_numel_read_3" to="StgValue_40" fromId="23" toId="40">
</dataflow>
<dataflow id="192" from="j" to="j_i" fromId="44" toId="41">
<BackEdge/>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="StgValue_63" to="j_i" fromId="63" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="194" from="StgValue_160" to="j_i" fromId="160" toId="41">
<condition id="79">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="StgValue_39" to="j_i" fromId="39" toId="41">
</dataflow>
<dataflow id="196" from="j_i" to="tmp_74" fromId="41" toId="42">
</dataflow>
<dataflow id="197" from="j_i" to="exitcond_i" fromId="41" toId="43">
</dataflow>
<dataflow id="198" from="bias_numel_read_3" to="exitcond_i" fromId="18" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_166" to="j" fromId="166" toId="44">
</dataflow>
<dataflow id="200" from="j_i" to="j" fromId="41" toId="44">
</dataflow>
<dataflow id="201" from="exitcond_i" to="StgValue_45" fromId="43" toId="45">
</dataflow>
<dataflow id="202" from="bias_array" to="bias_array_addr" fromId="113" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_160" to="bias_array_addr" fromId="160" toId="46">
</dataflow>
<dataflow id="204" from="j_i" to="bias_array_addr" fromId="41" toId="46">
</dataflow>
<dataflow id="205" from="bias_array_addr" to="bias_array_load" fromId="46" toId="47">
</dataflow>
<dataflow id="206" from="i_i" to="tmp_75" fromId="36" toId="48">
</dataflow>
<dataflow id="207" from="tmp_75" to="tmp_i_40" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="tmp_74" to="tmp_i_40" fromId="42" toId="49">
</dataflow>
<dataflow id="209" from="tmp_i_40" to="tmp_i_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="210" from="output_array" to="output_array_addr" fromId="103" toId="51">
</dataflow>
<dataflow id="211" from="StgValue_160" to="output_array_addr" fromId="160" toId="51">
</dataflow>
<dataflow id="212" from="tmp_i_cast" to="output_array_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="213" from="output_array_addr" to="output_array_load" fromId="51" toId="52">
</dataflow>
<dataflow id="214" from="i_i" to="i" fromId="36" toId="53">
</dataflow>
<dataflow id="215" from="bias_numel_read_3" to="i" fromId="18" toId="53">
</dataflow>
<dataflow id="216" from="bias_array_addr" to="bias_array_load" fromId="46" toId="55">
</dataflow>
<dataflow id="217" from="output_array_addr" to="output_array_load" fromId="51" toId="56">
</dataflow>
<dataflow id="218" from="output_array_load" to="tmp_26_i" fromId="56" toId="57">
</dataflow>
<dataflow id="219" from="bias_array_load" to="tmp_26_i" fromId="55" toId="57">
</dataflow>
<dataflow id="220" from="output_array_load" to="tmp_26_i" fromId="56" toId="58">
</dataflow>
<dataflow id="221" from="bias_array_load" to="tmp_26_i" fromId="55" toId="58">
</dataflow>
<dataflow id="222" from="output_array_load" to="tmp_26_i" fromId="56" toId="59">
</dataflow>
<dataflow id="223" from="bias_array_load" to="tmp_26_i" fromId="55" toId="59">
</dataflow>
<dataflow id="224" from="output_array_load" to="tmp_26_i" fromId="56" toId="60">
</dataflow>
<dataflow id="225" from="bias_array_load" to="tmp_26_i" fromId="55" toId="60">
</dataflow>
<dataflow id="226" from="output_array_load" to="tmp_26_i" fromId="56" toId="61">
</dataflow>
<dataflow id="227" from="bias_array_load" to="tmp_26_i" fromId="55" toId="61">
</dataflow>
<dataflow id="228" from="tmp_26_i" to="StgValue_62" fromId="61" toId="62">
</dataflow>
<dataflow id="229" from="output_array_addr" to="StgValue_62" fromId="51" toId="62">
</dataflow>
<dataflow id="230" from="k2c_softmax_func" to="StgValue_64" fromId="188" toId="64">
</dataflow>
<dataflow id="231" from="output_array" to="StgValue_64" fromId="103" toId="64">
</dataflow>
<dataflow id="232" from="output_numel_read_3" to="StgValue_64" fromId="23" toId="64">
</dataflow>
<dataflow id="233" from="input_shape_addr" to="outrows" fromId="30" toId="66">
</dataflow>
<dataflow id="234" from="icmp" to="outrows1" fromId="29" toId="67">
</dataflow>
<dataflow id="235" from="outrows" to="outrows1" fromId="66" toId="67">
</dataflow>
<dataflow id="236" from="StgValue_166" to="outrows1" fromId="166" toId="67">
</dataflow>
<dataflow id="237" from="kernel_shape_addr" to="outcols" fromId="32" toId="68">
</dataflow>
<dataflow id="238" from="kernel_shape" to="kernel_shape_addr_1" fromId="112" toId="69">
</dataflow>
<dataflow id="239" from="StgValue_160" to="kernel_shape_addr_1" fromId="160" toId="69">
</dataflow>
<dataflow id="240" from="StgValue_160" to="kernel_shape_addr_1" fromId="160" toId="69">
</dataflow>
<dataflow id="241" from="kernel_shape_addr_1" to="innerdim" fromId="69" toId="70">
</dataflow>
<dataflow id="242" from="kernel_shape_addr_1" to="innerdim" fromId="69" toId="71">
</dataflow>
<dataflow id="243" from="outcols" to="outsize" fromId="68" toId="72">
</dataflow>
<dataflow id="244" from="outrows1" to="outsize" fromId="67" toId="72">
</dataflow>
<dataflow id="246" from="k2c_affine_matmul" to="StgValue_73" fromId="245" toId="73">
</dataflow>
<dataflow id="247" from="output_array" to="StgValue_73" fromId="103" toId="73">
</dataflow>
<dataflow id="248" from="input_array" to="StgValue_73" fromId="105" toId="73">
</dataflow>
<dataflow id="249" from="kernel_array" to="StgValue_73" fromId="109" toId="73">
</dataflow>
<dataflow id="250" from="bias_array" to="StgValue_73" fromId="113" toId="73">
</dataflow>
<dataflow id="251" from="outrows1" to="StgValue_73" fromId="67" toId="73">
</dataflow>
<dataflow id="252" from="outcols" to="StgValue_73" fromId="68" toId="73">
</dataflow>
<dataflow id="253" from="innerdim" to="StgValue_73" fromId="71" toId="73">
</dataflow>
<dataflow id="254" from="outcols" to="outsize" fromId="68" toId="74">
</dataflow>
<dataflow id="255" from="outrows1" to="outsize" fromId="67" toId="74">
</dataflow>
<dataflow id="256" from="k2c_affine_matmul" to="StgValue_75" fromId="245" toId="75">
</dataflow>
<dataflow id="257" from="output_array" to="StgValue_75" fromId="103" toId="75">
</dataflow>
<dataflow id="258" from="input_array" to="StgValue_75" fromId="105" toId="75">
</dataflow>
<dataflow id="259" from="kernel_array" to="StgValue_75" fromId="109" toId="75">
</dataflow>
<dataflow id="260" from="bias_array" to="StgValue_75" fromId="113" toId="75">
</dataflow>
<dataflow id="261" from="outrows1" to="StgValue_75" fromId="67" toId="75">
</dataflow>
<dataflow id="262" from="outcols" to="StgValue_75" fromId="68" toId="75">
</dataflow>
<dataflow id="263" from="innerdim" to="StgValue_75" fromId="71" toId="75">
</dataflow>
<dataflow id="264" from="k2c_softmax_func" to="StgValue_76" fromId="188" toId="76">
</dataflow>
<dataflow id="265" from="output_array" to="StgValue_76" fromId="103" toId="76">
</dataflow>
<dataflow id="266" from="outsize" to="StgValue_76" fromId="74" toId="76">
</dataflow>
<dataflow id="267" from="k2c_softmax_func" to="StgValue_77" fromId="188" toId="77">
</dataflow>
<dataflow id="268" from="output_array" to="StgValue_77" fromId="103" toId="77">
</dataflow>
<dataflow id="269" from="outsize" to="StgValue_77" fromId="74" toId="77">
</dataflow>
<dataflow id="270" from="tmp" to="StgValue_1" fromId="24" toId="1">
</dataflow>
<dataflow id="271" from="tmp_i" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="272" from="exitcond_i" to="StgValue_4" fromId="43" toId="4">
</dataflow>
<dataflow id="273" from="tmp" to="StgValue_17" fromId="24" toId="17">
</dataflow>
</dataflows>


</stg>
