# n-bit-ALU-using-verilog
Model and validate a synthesize N-bit ALU.           
