#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 27 10:44:28 2025
# Process ID: 20628
# Current directory: C:/Users/ma378458/EEE3342C/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30144 C:\Users\ma378458\EEE3342C\project\project.xpr
# Log file: C:/Users/ma378458/EEE3342C/project/vivado.log
# Journal file: C:/Users/ma378458/EEE3342C/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ma378458/EEE3342C/project/project.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v w ]
add_files C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/CLA.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
launch_simulation
source Sim1.tcl
synth_design -rtl -name rtl_1
place_ports {A[7]} R2
place_ports {A[6]} T1
place_ports {A[5]} U1
place_ports {A[4]} W2
place_ports {A[3]} R3
place_ports {A[2]} T2
place_ports {A[1]} T3
place_ports {A[0]} V2
place_ports {B[7]} W13
place_ports {B[6]} W14
place_ports {B[5]} V15
place_ports {B[4]} W15
place_ports {B[3]} W17
place_ports {B[2]} W16
place_ports {B[1]} V16
place_ports {B[0]} V17
set_property package_pin "" [get_ports [list  {S[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]}]]
place_ports {S[7]} V14
place_ports {S[6]} U14
place_ports {S[5]} W18
place_ports {S[4]} V19
place_ports {S[3]} U19
place_ports {S[2]} E19
startgroup
set_property package_pin "" [get_ports [list  {S[2]}]]
place_ports {S[1]} E19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[3]}]]
place_ports {S[2]} U19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[4]}]]
place_ports {S[3]} V19
endgroup
startgroup
set_property package_pin "" [get_ports [list  {S[5]}]]
place_ports {S[4]} W18
endgroup
place_ports {S[5]} U15
place_ports {S[0]} U16
place_ports Cin U18
place_ports Cout V13
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/CLA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/CLA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
