---
layout: default
title: Legacy Technology
---

# ğŸ§­ Legacy Technology

**Legacy Technology** is not a collection of obsolete processes.

This archive documents **canonical failure-and-recovery cases**
in which **physical mechanisms directly constrained**
yield, reliability, and ultimately **business decisions**.

These cases are preserved not as nostalgia,
but as **reference structures**â€”patterns of causality
that continue to reappear in modern semiconductor systems,
SoCs, and AI-integrated architectures.

---

## ğŸ”— Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/archive/legacy) |

---

## ğŸ” Note on Confidentiality

> **All materials in this archive are based on semiconductor technologies  
> developed more than 20 years ago (late 1990sâ€“early 2000s).**
>
> This archive **does not contain**:
> - Proprietary process recipes  
> - Confidential design rules  
> - Equipment tuning parameters  
> - Operational know-how applicable to current manufacturing
>
> The purpose is to preserve  
> **structural patterns of failure, recovery, and decision-making**,  
> not implementation-level secrets.

This archive is intended for **education, analysis, and architectural reference**.

---

## ğŸ“˜ Introduction

The philosophy and positioning of *Legacy Technology*
are explained in detail here:

â†’ **[Introduction â€” Legacy Technology](./introduction.md)**

---

## ğŸ¯ Scope of This Archive

This archive focuses on the intersection of
**process physics, manufacturability, and strategic decision-making**.

- ğŸ— **Semiconductor process integration** (1990sâ€“2000s)
- ğŸ’¾ **Memory technologies** (DRAM, PSRAM, eDRAM)
- âš›ï¸ **Failure physics** (leakage, disturb, retention)
- ğŸ“ˆ **Yield recovery under constraints**
- ğŸ§  **Engineering decisions under business pressure**

The emphasis is on **causal structure**, not historical completeness.

---

## ğŸ§­ How to Read This Archive

Each case is organized as a **causal chain**:

1. **Process / Structure**  
2. **Observed Failure Mode**  
3. **Physical Root Cause**  
4. **Test / Bin Manifestation**  
5. **Yield Recovery or Strategic Decision**

This order mirrors **actual manufacturing problem-solving**,
not post-hoc academic explanation.

ğŸ“Œ Readers are encouraged to follow the chain,
not jump directly to conclusions.

---

## ğŸ“‚ Case Index

### ğŸ’¾ DRAM (0.25Âµm, 64M) â€” 3rd Generation

A canonical baseline case exposing
retention, leakage, and testâ€“yield coupling
before deep-submicron scaling.

- **Case overview**  
  â†’ [`dram_025um/`](./dram_025um/)
- **Process integration**  
  â†’ [`dram_025um/process_flow.md`](./dram_025um/process_flow.md)
- **Wafer test & bin classification**  
  â†’ [`dram_025um/wafer_test_bin.md`](./dram_025um/wafer_test_bin.md)
- **Failure physics (Pause / Disturb)**  
  â†’ [`dram_025um/pause.md`](./dram_025um/pause.md)

---

### ğŸ“± PSRAM (Pseudo-SRAM, 2001) â€” Mobile Memory

A boundary case where DRAM technology
was pushed beyond its original operating envelope
to meet mobile requirements.

- **Case overview**  
  â†’ [`psram_2001/`](./psram_2001/)
- **Architecture & concept**  
  â†’ [`psram_2001/psram_architecture.md`](./psram_2001/psram_architecture.md)
- **Pause / Disturb under mobile usage**  
  â†’ [`psram_2001/pause_disturb_psram.md`](./psram_2001/pause_disturb_psram.md)
- **Yield recovery & countermeasures**  
  â†’ [`psram_2001/yield_recovery.md`](./psram_2001/yield_recovery.md)

---

## ğŸ§± Positioning

Legacy Technology cases are archived here
**because they expose structural limits**â€”not because they are old.

Modern systems often fail for the **same reasons**:
only the scale, terminology, and integration context change.

ğŸ“Œ Understanding these patterns
is essential for designing **robust modern systems**.

---

## Author

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>PrecisionCore printhead productization, BOM management, ISO training |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/#---license)

| ğŸ“Œ Item | License | Description |
|--------|---------|-------------|
| **Source Code** | [**MIT License**](https://opensource.org/licenses/MIT) | Free to use, modify, and redistribute |
| **Text Materials** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) or [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required; share-alike applies for BY-SA |
| **Figures & Diagrams** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial use only |
| **External References** | Follow the original license | Cite the original source properly |
