--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml OK_imager.twx OK_imager.ncd -o OK_imager.twr OK_imager.pcf -ucf
OK_imager1.ucf

Design file:              OK_imager.ncd
Physical constraint file: OK_imager.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y10.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.970ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.935ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.C        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y9.B6       net (fanout=2)        0.268   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y9.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X54Y9.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X54Y9.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X54Y10.A6      net (fanout=1)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X54Y10.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (1.569ns logic, 1.366ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y9.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.861ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.C        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X55Y9.AX       net (fanout=2)        0.387   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y9.CLK      Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.864ns logic, 0.962ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y9.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.474ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.864ns logic, 0.575ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X54Y9.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.662ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.CLK      Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.425ns logic, 0.272ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y9.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.835ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.C        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X55Y9.AX       net (fanout=2)        0.162   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y9.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.436ns logic, 0.434ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y10.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.324ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.359ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X54Y9.C3       net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X54Y9.C        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X54Y9.B6       net (fanout=2)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y9.B        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X54Y9.A5       net (fanout=1)        0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X54Y9.A        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X54Y10.A6      net (fanout=1)        0.109   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X54Y10.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.851ns logic, 0.508ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y10.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.329ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      8.329ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y9.B4       net (fanout=9)        4.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y10.CLK     net (fanout=4)        1.318   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (0.982ns logic, 7.347ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.386ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.386ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y41.D3      net (fanout=4)        0.574   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y10.CLK     net (fanout=4)        1.318   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (1.007ns logic, 6.379ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.323ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.323ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y41.D4      net (fanout=4)        0.511   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y10.CLK     net (fanout=4)        1.318   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (1.007ns logic, 6.316ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y10.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     -1.676ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.177ns (Levels of Logic = 0)
  Clock Path Skew:      3.238ns (3.119 - -0.119)
  Source Clock:         CLK_HS rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.AQ       Tcko                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X55Y10.SR      net (fanout=12)       0.788   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X55Y10.CLK     Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.389ns logic, 0.788ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X55Y10.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -7.368ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.980ns (Levels of Logic = 0)
  Clock Path Skew:      8.963ns (8.329 - -0.634)
  Source Clock:         CLK_HS rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.AQ       Tcko                  0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X55Y10.SR      net (fanout=12)       1.290   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X55Y10.CLK     Tremck      (-Th)    -0.241   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.690ns logic, 1.290ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2601 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.660ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 (RAMB16_X0Y0.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.625ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y40.C6      net (fanout=9)        0.364   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y0.ENA      net (fanout=15)       8.150   icon_control0<6>
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.625ns (1.183ns logic, 10.442ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.251ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X53Y41.D2      net (fanout=8)        1.226   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X53Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X54Y40.C2      net (fanout=1)        0.731   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y0.ENA      net (fanout=15)       8.150   icon_control0<6>
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.251ns (1.144ns logic, 10.107ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y41.D5      net (fanout=8)        1.041   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X54Y40.C2      net (fanout=1)        0.731   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y0.ENA      net (fanout=15)       8.150   icon_control0<6>
    RAMB16_X0Y0.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (1.144ns logic, 9.922ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAMB16_X0Y2.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y40.C6      net (fanout=9)        0.364   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y2.ENA      net (fanout=15)       7.930   icon_control0<6>
    RAMB16_X0Y2.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.405ns (1.183ns logic, 10.222ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.031ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X53Y41.D2      net (fanout=8)        1.226   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X53Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X54Y40.C2      net (fanout=1)        0.731   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y2.ENA      net (fanout=15)       7.930   icon_control0<6>
    RAMB16_X0Y2.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (1.144ns logic, 9.887ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y41.D5      net (fanout=8)        1.041   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y41.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X54Y40.C2      net (fanout=1)        0.731   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X54Y40.C       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y2.ENA      net (fanout=15)       7.930   icon_control0<6>
    RAMB16_X0Y2.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.846ns (1.144ns logic, 9.702ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X53Y38.A1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.778ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA0     Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18
    SLICE_X42Y8.B4       net (fanout=1)        3.765   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<11>
    SLICE_X42Y8.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_71
    SLICE_X42Y8.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_71
    SLICE_X42Y8.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X53Y38.C3      net (fanout=1)        2.794   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X53Y38.CMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X53Y38.A1      net (fanout=1)        0.743   icon_control0<3>
    SLICE_X53Y38.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.778ns (3.280ns logic, 7.498ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.674ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    SLICE_X42Y8.B1       net (fanout=1)        3.661   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<9>
    SLICE_X42Y8.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_71
    SLICE_X42Y8.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_71
    SLICE_X42Y8.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X53Y38.C3      net (fanout=1)        2.794   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X53Y38.CMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X53Y38.A1      net (fanout=1)        0.743   icon_control0<3>
    SLICE_X53Y38.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.674ns (3.280ns logic, 7.394ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.622ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA0     Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    SLICE_X42Y8.D3       net (fanout=1)        2.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X42Y8.D        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7
    SLICE_X42Y8.A3       net (fanout=1)        0.350   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7
    SLICE_X42Y8.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X53Y38.C3      net (fanout=1)        2.794   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X53Y38.CMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X53Y38.A1      net (fanout=1)        0.743   icon_control0<3>
    SLICE_X53Y38.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.622ns (3.280ns logic, 6.342ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X33Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.CQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X33Y7.DX       net (fanout=2)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X33Y7.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X22Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.CQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X22Y7.DX       net (fanout=1)        0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X22Y7.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X30Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y7.CQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X30Y7.DX       net (fanout=2)        0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X30Y7.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.275ns logic, 0.173ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y0.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X53Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y41.A5      net (fanout=3)        4.819   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y41.CE      net (fanout=2)        0.772   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y41.CLK     Tceck                 0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (1.097ns logic, 5.591ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X53Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y41.A5      net (fanout=3)        4.819   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y41.CE      net (fanout=2)        0.772   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y41.CLK     Tceck                 0.407   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (1.096ns logic, 5.591ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X53Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y41.A5      net (fanout=3)        4.819   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y41.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y41.CE      net (fanout=2)        0.772   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y41.CLK     Tceck                 0.405   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      6.685ns (1.094ns logic, 5.591ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X55Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.243ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y97.B1      net (fanout=3)        0.274   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y97.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y64.SR      net (fanout=3)        1.746   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y64.CLK     Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.223ns logic, 2.020ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X55Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y97.B1      net (fanout=3)        0.274   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y97.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y64.SR      net (fanout=3)        1.746   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y64.CLK     Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.226ns logic, 2.020ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X55Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y97.B1      net (fanout=3)        0.274   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y97.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y64.SR      net (fanout=3)        1.746   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y64.CLK     Tcksr       (-Th)     0.127   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.227ns logic, 2.020ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.001ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y97.A6      net (fanout=3)        0.163   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y97.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.803ns logic, 0.163ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y97.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y97.A6      net (fanout=3)        0.034   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y97.CLK     Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 493 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X40Y9.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.997ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      9.962ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y9.B4       net (fanout=9)        4.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.962ns (1.469ns logic, 8.493ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.054ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      9.019ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y41.D3      net (fanout=4)        0.574   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.019ns (1.494ns logic, 7.525ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.991ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      8.956ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y41.D4      net (fanout=4)        0.511   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (1.494ns logic, 7.462ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X40Y9.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.986ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      9.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y9.B4       net (fanout=9)        4.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (1.458ns logic, 8.493ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.043ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      9.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y41.D3      net (fanout=4)        0.574   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (1.483ns logic, 7.525ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.980ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      8.945ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y41.D4      net (fanout=4)        0.511   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X40Y9.SR       net (fanout=3)        1.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X40Y9.CLK      Trck                  0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      8.945ns (1.483ns logic, 7.462ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X43Y9.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.460ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      9.425ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X54Y40.D2      net (fanout=3)        1.928   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X54Y40.DMUX    Tilo                  0.298   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X48Y9.B4       net (fanout=9)        4.101   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X43Y9.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X43Y9.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.425ns (1.503ns logic, 7.922ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.517ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      8.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y41.D3      net (fanout=4)        0.574   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X43Y9.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X43Y9.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.528ns logic, 6.954ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.454ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      8.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y41.D4      net (fanout=4)        0.511   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y41.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y9.B3       net (fanout=9)        4.487   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y9.B        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y9.A1       net (fanout=4)        1.234   icon_control0<13>
    SLICE_X48Y9.A        Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X43Y9.SR       net (fanout=3)        0.659   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X43Y9.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (1.528ns logic, 6.891ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X23Y6.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.572ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (FF)
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X23Y6.C5       net (fanout=2)        0.158   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X23Y6.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.449ns logic, 0.158ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X48Y12.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.461ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X48Y12.AX      net (fanout=1)        0.255   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X48Y12.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.241ns logic, 0.255ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X31Y7.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.684ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    CLK_HS rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X31Y7.A3       net (fanout=2)        0.306   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X31Y7.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.413ns logic, 0.306ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 265 paths analyzed, 230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y14.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.603ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.603ns (Levels of Logic = 1)
  Source Clock:         CLK_HS rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.AQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X50Y25.A1      net (fanout=25)       1.941   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X50Y25.AMUX    Tilo                  0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X44Y14.A2      net (fanout=1)        1.888   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.774ns logic, 3.829ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.919ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.919ns (Levels of Logic = 1)
  Source Clock:         CLK_HS rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.BQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X50Y25.A2      net (fanout=9)        1.257   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X50Y25.AMUX    Tilo                  0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X44Y14.A2      net (fanout=1)        1.888   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (0.774ns logic, 3.145ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X54Y10.A5), 14 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.355ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.320ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_HS rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y6.CQ       Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ
    SLICE_X45Y6.B2       net (fanout=1)        1.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
    SLICE_X45Y6.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y6.A2       net (fanout=1)        1.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X54Y6.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X54Y10.A5      net (fanout=1)        0.769   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y10.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.273ns logic, 3.047ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.196ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.161ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_HS rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y6.BQ       Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X54Y6.D4       net (fanout=1)        1.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X54Y6.CMUX     Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X54Y6.A3       net (fanout=1)        0.966   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X54Y6.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X54Y10.A5      net (fanout=1)        0.769   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y10.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (1.416ns logic, 2.745ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.108ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_HS rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y6.AQ       Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X54Y6.D3       net (fanout=1)        0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X54Y6.CMUX     Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X54Y6.A3       net (fanout=1)        0.966   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X54Y6.A        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X54Y10.A5      net (fanout=1)        0.769   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X54Y10.CLK     Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.416ns logic, 2.657ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X34Y17.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.983ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Source Clock:         CLK_HS rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.AQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X39Y17.B4      net (fanout=25)       2.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X39Y17.BMUX    Tilo                  0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X34Y17.A2      net (fanout=1)        0.919   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (0.813ns logic, 3.170ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.210ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.210ns (Levels of Logic = 1)
  Source Clock:         CLK_HS rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.BQ      Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X39Y17.B5      net (fanout=9)        1.478   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X39Y17.BMUX    Tilo                  0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X34Y17.A2      net (fanout=1)        0.919   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.813ns logic, 2.397ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_30 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X41Y52.A1      net (fanout=32)       3.041   trigOut6A/captrig1
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.408   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_30
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.097ns logic, 4.663ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X41Y52.A5      net (fanout=33)       2.907   trigOut6A/captrig0
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.408   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_30
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.097ns logic, 4.529ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_29 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X41Y52.A1      net (fanout=32)       3.041   trigOut6A/captrig1
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.390   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_29
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.079ns logic, 4.663ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X41Y52.A5      net (fanout=33)       2.907   trigOut6A/captrig0
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.390   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_29
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (1.079ns logic, 4.529ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_31 (SLICE_X31Y40.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X41Y52.A1      net (fanout=32)       3.041   trigOut6A/captrig1
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.382   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_31
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (1.071ns logic, 4.663ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 1)
  Clock Path Skew:      1.287ns (1.413 - 0.126)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X41Y52.A5      net (fanout=33)       2.907   trigOut6A/captrig0
    SLICE_X41Y52.A       Tilo                  0.259   trigOut6A/ep_trigger0<1>
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X31Y40.CE      net (fanout=8)        1.622   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X31Y40.CLK     Tceck                 0.382   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_31
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.071ns logic, 4.529ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trigOut6A/eptrig_2 (SLICE_X39Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/eptrig_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Skew:      1.364ns (1.364 - 0.000)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/captrig0 to trigOut6A/eptrig_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.198   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X39Y48.B6      net (fanout=33)       1.180   trigOut6A/captrig0
    SLICE_X39Y48.CLK     Tah         (-Th)    -0.215   trigOut6A/eptrig<3>
                                                       trigOut6A/Mmux_eptrig[31]_ep_trigger[31]_mux_13_OUT231
                                                       trigOut6A/eptrig_2
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.413ns logic, 1.180ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_29 (SLICE_X31Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/eptrig_29 (FF)
  Destination:          trigOut6A/trighold_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.293ns (0.294 - 0.001)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/eptrig_29 to trigOut6A/trighold_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.BQ      Tcko                  0.234   trigOut6A/eptrig<31>
                                                       trigOut6A/eptrig_29
    SLICE_X31Y40.BX      net (fanout=2)        0.233   trigOut6A/eptrig<29>
    SLICE_X31Y40.CLK     Tckdi       (-Th)    -0.059   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_29
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.293ns logic, 0.233ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_31 (SLICE_X31Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/eptrig_31 (FF)
  Destination:          trigOut6A/trighold_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.293ns (0.294 - 0.001)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/eptrig_31 to trigOut6A/trighold_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.DQ      Tcko                  0.234   trigOut6A/eptrig<31>
                                                       trigOut6A/eptrig_31
    SLICE_X31Y40.DX      net (fanout=2)        0.233   trigOut6A/eptrig<31>
    SLICE_X31Y40.CLK     Tckdi       (-Th)    -0.059   trigOut6A/trighold<31>
                                                       trigOut6A/trighold_31
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.293ns logic, 0.233ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: u_mem_if/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: u_mem_if/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_CLKHS/CLKIN
  Logical resource: DCM_SP_CLKHS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_CLKHS_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" 
TS_okHostClk PHASE         -0.93 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39705 paths analyzed, 9385 endpoints analyzed, 20 failing endpoints
 20 timing errors detected. (20 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.111ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_3 (SLICE_X24Y49.B4), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_3 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.967ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.640 - 0.649)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.B6      net (fanout=1)        6.372   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_853
    SLICE_X37Y84.B       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_16
    SLICE_X37Y84.C4      net (fanout=1)        0.320   dout_buf<3>
    SLICE_X37Y84.CMUX    Tilo                  0.337   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>261
    SLICE_X19Y46.C3      net (fanout=1)        3.723   okEHx<133>
    SLICE_X19Y46.C       Tilo                  0.259   wire19/ep_datahold<19>
                                                       wireOR/okEH<68>1
    SLICE_X24Y49.C5      net (fanout=1)        0.710   okEH<3>
    SLICE_X24Y49.C       Tilo                  0.235   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>_SW0
    SLICE_X24Y49.B4      net (fanout=1)        0.303   hostIF/core0/N36
    SLICE_X24Y49.CLK     Tas                   0.349   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>
                                                       hostIF/core0/core0/hi_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                     14.967ns (3.539ns logic, 11.428ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_3 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.640 - 0.675)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.B3      net (fanout=1)        6.287   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_717
    SLICE_X37Y84.B       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_16
    SLICE_X37Y84.C4      net (fanout=1)        0.320   dout_buf<3>
    SLICE_X37Y84.CMUX    Tilo                  0.337   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>261
    SLICE_X19Y46.C3      net (fanout=1)        3.723   okEHx<133>
    SLICE_X19Y46.C       Tilo                  0.259   wire19/ep_datahold<19>
                                                       wireOR/okEH<68>1
    SLICE_X24Y49.C5      net (fanout=1)        0.710   okEH<3>
    SLICE_X24Y49.C       Tilo                  0.235   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>_SW0
    SLICE_X24Y49.B4      net (fanout=1)        0.303   hostIF/core0/N36
    SLICE_X24Y49.CLK     Tas                   0.349   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>
                                                       hostIF/core0/core0/hi_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                     14.882ns (3.539ns logic, 11.343ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_3 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.640 - 0.648)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.B1      net (fanout=1)        6.018   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_852
    SLICE_X37Y84.B       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_16
    SLICE_X37Y84.C4      net (fanout=1)        0.320   dout_buf<3>
    SLICE_X37Y84.CMUX    Tilo                  0.337   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>261
    SLICE_X19Y46.C3      net (fanout=1)        3.723   okEHx<133>
    SLICE_X19Y46.C       Tilo                  0.259   wire19/ep_datahold<19>
                                                       wireOR/okEH<68>1
    SLICE_X24Y49.C5      net (fanout=1)        0.710   okEH<3>
    SLICE_X24Y49.C       Tilo                  0.235   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>_SW0
    SLICE_X24Y49.B4      net (fanout=1)        0.303   hostIF/core0/N36
    SLICE_X24Y49.CLK     Tas                   0.349   hostIF/okCH<6>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<3>
                                                       hostIF/core0/core0/hi_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                     14.613ns (3.539ns logic, 11.074ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_4 (SLICE_X27Y64.A5), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      13.776ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.732 - 0.764)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.A5      net (fanout=1)        6.893   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_855
    SLICE_X37Y84.A       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X37Y84.C2      net (fanout=1)        0.530   dout_buf<4>
    SLICE_X37Y84.C       Tilo                  0.259   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>271
    SLICE_X29Y70.C6      net (fanout=1)        1.726   okEHx<134>
    SLICE_X29Y70.C       Tilo                  0.259   proj_delay<23>
                                                       wireOR/okEH<69>1
    SLICE_X27Y64.B5      net (fanout=1)        0.888   okEH<4>
    SLICE_X27Y64.B       Tilo                  0.259   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X27Y64.A5      net (fanout=1)        0.230   hostIF/core0/N82
    SLICE_X27Y64.CLK     Tas                   0.373   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       hostIF/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     13.776ns (3.509ns logic, 10.267ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      12.212ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.732 - 0.716)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y10.DOB0    Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.A6      net (fanout=1)        5.329   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_718
    SLICE_X37Y84.A       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X37Y84.C2      net (fanout=1)        0.530   dout_buf<4>
    SLICE_X37Y84.C       Tilo                  0.259   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>271
    SLICE_X29Y70.C6      net (fanout=1)        1.726   okEHx<134>
    SLICE_X29Y70.C       Tilo                  0.259   proj_delay<23>
                                                       wireOR/okEH<69>1
    SLICE_X27Y64.B5      net (fanout=1)        0.888   okEH<4>
    SLICE_X27Y64.B       Tilo                  0.259   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X27Y64.A5      net (fanout=1)        0.230   hostIF/core0/N82
    SLICE_X27Y64.CLK     Tas                   0.373   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       hostIF/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     12.212ns (3.509ns logic, 8.703ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_4 (FF)
  Requirement:          9.920ns
  Data Path Delay:      10.907ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.640 - 0.629)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOB0    Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X37Y84.A3      net (fanout=1)        4.024   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1018
    SLICE_X37Y84.A       Tilo                  0.259   wire19/ep_datahold<23>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_17
    SLICE_X37Y84.C2      net (fanout=1)        0.530   dout_buf<4>
    SLICE_X37Y84.C       Tilo                  0.259   wire19/ep_datahold<23>
                                                       pipeA0/Mmux_okEH<31:0>271
    SLICE_X29Y70.C6      net (fanout=1)        1.726   okEHx<134>
    SLICE_X29Y70.C       Tilo                  0.259   proj_delay<23>
                                                       wireOR/okEH<69>1
    SLICE_X27Y64.B5      net (fanout=1)        0.888   okEH<4>
    SLICE_X27Y64.B       Tilo                  0.259   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>_SW0
    SLICE_X27Y64.A5      net (fanout=1)        0.230   hostIF/core0/N82
    SLICE_X27Y64.CLK     Tas                   0.373   hostIF/okCH<7>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<4>
                                                       hostIF/core0/core0/hi_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     10.907ns (3.509ns logic, 7.398ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_23 (SLICE_X44Y52.C6), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      10.943ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.612 - 0.616)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y12.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X50Y49.B6      net (fanout=1)        2.455   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.ram_doutb<8>
    SLICE_X50Y49.B       Tilo                  0.235   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947
    SLICE_X44Y68.D5      net (fanout=1)        1.927   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947
    SLICE_X44Y68.CMUX    Topdc                 0.456   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X45Y51.D3      net (fanout=1)        1.612   dout_buf<23>
    SLICE_X45Y51.D       Tilo                  0.259   okEHx<153>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X44Y51.B5      net (fanout=1)        0.416   okEHx<153>
    SLICE_X44Y51.B       Tilo                  0.254   okEH<23>
                                                       wireOR/okEH<88>1
    SLICE_X44Y52.D4      net (fanout=1)        0.493   okEH<23>
    SLICE_X44Y52.D       Tilo                  0.254   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X44Y52.C6      net (fanout=1)        0.143   hostIF/core0/N52
    SLICE_X44Y52.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (3.897ns logic, 7.046ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      10.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.704 - 0.736)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y56.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y96.C6      net (fanout=1)        1.655   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.ram_doutb<8>
    SLICE_X53Y96.C       Tilo                  0.259   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945
    SLICE_X44Y68.C6      net (fanout=1)        2.500   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945
    SLICE_X44Y68.CMUX    Tilo                  0.430   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X45Y51.D3      net (fanout=1)        1.612   dout_buf<23>
    SLICE_X45Y51.D       Tilo                  0.259   okEHx<153>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X44Y51.B5      net (fanout=1)        0.416   okEHx<153>
    SLICE_X44Y51.B       Tilo                  0.254   okEH<23>
                                                       wireOR/okEH<88>1
    SLICE_X44Y52.D4      net (fanout=1)        0.493   okEH<23>
    SLICE_X44Y52.D       Tilo                  0.254   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X44Y52.C6      net (fanout=1)        0.143   hostIF/core0/N52
    SLICE_X44Y52.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (3.895ns logic, 6.819ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      10.658ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.704 - 0.759)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y36.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X45Y68.D4      net (fanout=1)        3.020   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.ram_doutb<8>
    SLICE_X45Y68.D       Tilo                  0.259   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015
    SLICE_X44Y68.D1      net (fanout=1)        1.053   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015
    SLICE_X44Y68.CMUX    Topdc                 0.456   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X45Y51.D3      net (fanout=1)        1.612   dout_buf<23>
    SLICE_X45Y51.D       Tilo                  0.259   okEHx<153>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X44Y51.B5      net (fanout=1)        0.416   okEHx<153>
    SLICE_X44Y51.B       Tilo                  0.254   okEH<23>
                                                       wireOR/okEH<88>1
    SLICE_X44Y52.D4      net (fanout=1)        0.493   okEH<23>
    SLICE_X44Y52.D       Tilo                  0.254   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X44Y52.C6      net (fanout=1)        0.143   hostIF/core0/N52
    SLICE_X44Y52.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     10.658ns (3.921ns logic, 6.737ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" TS_okHostClk PHASE
        -0.93 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y30.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 to fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.BQ      Tcko                  0.200   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<7>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    RAMB16_X2Y30.ADDRA8  net (fanout=93)       0.165   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    RAMB16_X2Y30.CLKA    Trckc_ADDRA (-Th)     0.066   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.134ns logic, 0.165ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X10Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostIF/core0/core0/a0/c0/dataout_4 (FF)
  Destination:          hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hostIF/core0/core0/a0/c0/dataout_4 to hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.AQ      Tcko                  0.200   hostIF/core0/core0/a0/c0/dataout<7>
                                                       hostIF/core0/core0/a0/c0/dataout_4
    SLICE_X10Y12.BX      net (fanout=1)        0.231   hostIF/core0/core0/a0/c0/dataout<4>
    SLICE_X10Y12.CLK     Tdh         (-Th)     0.111   hostIF/core0/core0/a0/tok_mem_dataout<5>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.089ns logic, 0.231ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y32.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.CQ      Tcko                  0.198   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    RAMB16_X2Y32.ADDRA5  net (fanout=93)       0.189   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    RAMB16_X2Y32.CLKA    Trckc_ADDRA (-Th)     0.066   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.132ns logic, 0.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" TS_okHostClk PHASE
        -0.93 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: hostIF/core0/core0/r0/CLKA
  Logical resource: hostIF/core0/core0/r0/CLKA
  Location pin: RAMB16_X3Y58.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: hostIF/core0/core0/r0/CLKB
  Logical resource: hostIF/core0/core0/r0/CLKB
  Location pin: RAMB16_X3Y58.CLKB
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_HS180 = PERIOD TIMEGRP "CLK_HS180" TS_okSysClk PHASE 
5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_HS180 = PERIOD TIMEGRP "CLK_HS180" TS_okSysClk PHASE 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_HS180_BUFG/I0
  Logical resource: CLK_HS180_BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: CLK_HS180
--------------------------------------------------------------------------------
Slack: 7.960ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: CLKM_OBUF/CLK1
  Logical resource: ODDR2_inst_1/CK1
  Location pin: OLOGIC_X26Y118.CLK1
  Clock network: CLK_HS180_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clkDV = PERIOD TIMEGRP "sys_clkDV" TS_okSysClk * 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clkDV = PERIOD TIMEGRP "sys_clkDV" TS_okSysClk * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: sys_clkDV_BUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: sys_clkDV_BUFG
--------------------------------------------------------------------------------
Slack: 20.000ns (max period limit - period)
  Period: 180.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: DCM_SP_inst/CLKFX
  Logical resource: DCM_SP_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: CLKMPRE_int
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10889 paths analyzed, 1993 endpoints analyzed, 62 failing endpoints
 62 timing errors detected. (61 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is 181.600ns.
--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X1Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.410ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.347ns (-0.004 - 5.343)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BMUX     Tshcko                0.535   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X1Y19.CX       net (fanout=1)        0.761   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X1Y19.CLK      Tdick                 0.114   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.649ns logic, 0.761ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X1Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.282ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.349ns (-0.004 - 5.345)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AMUX     Tshcko                0.518   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X1Y19.BX       net (fanout=1)        0.650   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X1Y19.CLK      Tdick                 0.114   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.632ns logic, 0.650ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X1Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.245ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.348ns (-0.001 - 5.347)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.BQ       Tcko                  0.476   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X1Y16.BX       net (fanout=1)        0.655   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X1Y16.CLK      Tdick                 0.114   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.590ns logic, 0.655ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_rst_cnt (SLICE_X9Y82.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          fifo_rst_cnt (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.216 - 1.172)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to fifo_rst_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.AQ       Tcko                  0.200   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X9Y82.B3       net (fanout=5)        1.554   ROImager_inst/FSMIND1_i
    SLICE_X9Y82.CLK      Tah         (-Th)    -0.155   RstPat
                                                       fifo_rst_cnt_rstpot1
                                                       fifo_rst_cnt
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.355ns logic, 1.554ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (SLICE_X14Y89.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/STREAM (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.207 - 1.167)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/STREAM to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.234   ROImager_inst/STREAM
                                                       ROImager_inst/STREAM
    SLICE_X14Y89.D4      net (fanout=77)       2.110   ROImager_inst/STREAM
    SLICE_X14Y89.CLK     Tah         (-Th)    -0.197   MSTREAM_9_OBUF
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8_dpot
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.431ns logic, 2.110ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (SLICE_X9Y86.A3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/STREAM (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (1.207 - 1.167)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/STREAM to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.234   ROImager_inst/STREAM
                                                       ROImager_inst/STREAM
    SLICE_X9Y86.B5       net (fanout=77)       1.764   ROImager_inst/STREAM
    SLICE_X9Y86.BMUX     Tilo                  0.203   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X9Y86.A3       net (fanout=2)        0.165   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X9Y86.CLK      Tah         (-Th)    -0.215   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.652ns logic, 1.929ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1 (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         CLK_HS_BUFG rising at 10.000ns
  Destination Clock:    CLK_HS_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1 to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y87.DQ       Tcko                  0.198   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1
    SLICE_X9Y86.B3       net (fanout=1)        0.253   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1
    SLICE_X9Y86.BMUX     Tilo                  0.203   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X9Y86.A3       net (fanout=2)        0.165   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X9Y86.CLK      Tah         (-Th)    -0.215   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.616ns logic, 0.418ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1 (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         CLK_HS_BUFG rising at 10.000ns
  Destination Clock:    CLK_HS_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1 to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y87.AQ      Tcko                  0.234   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1
    SLICE_X9Y86.B4       net (fanout=3)        0.423   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1
    SLICE_X9Y86.BMUX     Tilo                  0.203   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11_1
    SLICE_X9Y86.A3       net (fanout=2)        0.165   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X9Y86.CLK      Tah         (-Th)    -0.215   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.652ns logic, 0.588ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y54.CLKAWRCLK
  Clock network: CLK_HS_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y54.CLKBRDCLK
  Clock network: CLK_HS_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y4.CLKB
  Clock network: CLK_HS
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 
6.25         PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 6.25
        PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: u_mem_if/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 
1.5625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8090 paths analyzed, 1317 endpoints analyzed, 29 failing endpoints
 29 timing errors detected. (29 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.312ns.
--------------------------------------------------------------------------------

Paths for end point mem_controller/state_FSM_FFd3 (SLICE_X3Y57.CX), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          0.800ns
  Data Path Delay:      2.048ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.644ns (1.901 - 0.257)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.AQ       Tcko                  0.212   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X3Y59.A6       net (fanout=5)        0.695   ROImager_inst/FSMIND1_i
    SLICE_X3Y59.A        Tilo                  0.166   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y59.B5       net (fanout=1)        0.201   mem_controller/state_FSM_FFd3-In1
    SLICE_X3Y59.B        Tilo                  0.166   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X3Y58.A5       net (fanout=1)        0.173   mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y58.A        Tilo                  0.166   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X3Y57.CX       net (fanout=1)        0.199   mem_controller/state_FSM_FFd3-In
    SLICE_X3Y57.CLK      Tdick                 0.070   mem_controller/state_FSM_FFd3
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.780ns logic, 1.268ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.815ns (Levels of Logic = 3)
  Clock Path Skew:      1.651ns (1.901 - 0.250)
  Source Clock:         CLK_HS_BUFG rising at 70.000ns
  Destination Clock:    c3_clk0 rising at 70.400ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.469ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.210   outfifo_empty
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X3Y59.A4       net (fanout=1)        0.464   outfifo_empty
    SLICE_X3Y59.A        Tilo                  0.166   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y59.B5       net (fanout=1)        0.201   mem_controller/state_FSM_FFd3-In1
    SLICE_X3Y59.B        Tilo                  0.166   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X3Y58.A5       net (fanout=1)        0.173   mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y58.A        Tilo                  0.166   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X3Y57.CX       net (fanout=1)        0.199   mem_controller/state_FSM_FFd3-In
    SLICE_X3Y57.CLK      Tdick                 0.070   mem_controller/state_FSM_FFd3
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.778ns logic, 1.037ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.373ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.629 - 0.639)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y59.A3       net (fanout=10)       1.908   c3_p1_rd_empty
    SLICE_X3Y59.A        Tilo                  0.259   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y59.B5       net (fanout=1)        0.440   mem_controller/state_FSM_FFd3-In1
    SLICE_X3Y59.B        Tilo                  0.259   mem_controller/state_FSM_FFd3-In11
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X3Y58.A5       net (fanout=1)        0.414   mem_controller/state_FSM_FFd3-In11
    SLICE_X3Y58.A        Tilo                  0.259   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X3Y57.CX       net (fanout=1)        0.450   mem_controller/state_FSM_FFd3-In
    SLICE_X3Y57.CLK      Tdick                 0.114   mem_controller/state_FSM_FFd3
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (3.161ns logic, 3.212ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X4Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.624ns (1.881 - 0.257)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.AQ       Tcko                  0.212   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X7Y80.B4       net (fanout=5)        0.685   ROImager_inst/FSMIND1_i
    SLICE_X7Y80.B        Tilo                  0.166   pat_gen/cntPat<22>
                                                       fifo_mem_rst11
    SLICE_X4Y92.SR       net (fanout=20)       0.636   fifo_mem_rst
    SLICE_X4Y92.CLK      Trck                  0.192   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.570ns logic, 1.321ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_rst_cnt (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.717ns (Levels of Logic = 1)
  Clock Path Skew:      1.646ns (1.881 - 0.235)
  Source Clock:         CLK_HS_BUFG rising at 70.000ns
  Destination Clock:    c3_clk0 rising at 70.400ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.469ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: fifo_rst_cnt to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y82.BMUX     Tshcko                0.259   RstPat
                                                       fifo_rst_cnt
    SLICE_X7Y80.B3       net (fanout=1)        0.464   fifo_rst_cnt
    SLICE_X7Y80.B        Tilo                  0.166   pat_gen/cntPat<22>
                                                       fifo_mem_rst11
    SLICE_X4Y92.SR       net (fanout=20)       0.636   fifo_mem_rst
    SLICE_X4Y92.CLK      Trck                  0.192   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.617ns logic, 1.100ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X4Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.869ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      1.624ns (1.881 - 0.257)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.AQ       Tcko                  0.212   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X7Y80.B4       net (fanout=5)        0.685   ROImager_inst/FSMIND1_i
    SLICE_X7Y80.B        Tilo                  0.166   pat_gen/cntPat<22>
                                                       fifo_mem_rst11
    SLICE_X4Y92.SR       net (fanout=20)       0.636   fifo_mem_rst
    SLICE_X4Y92.CLK      Trck                  0.170   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.548ns logic, 1.321ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_rst_cnt (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Skew:      1.646ns (1.881 - 0.235)
  Source Clock:         CLK_HS_BUFG rising at 70.000ns
  Destination Clock:    c3_clk0 rising at 70.400ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.469ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: fifo_rst_cnt to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y82.BMUX     Tshcko                0.259   RstPat
                                                       fifo_rst_cnt
    SLICE_X7Y80.B3       net (fanout=1)        0.464   fifo_rst_cnt
    SLICE_X7Y80.B        Tilo                  0.166   pat_gen/cntPat<22>
                                                       fifo_mem_rst11
    SLICE_X4Y92.SR       net (fanout=20)       0.636   fifo_mem_rst
    SLICE_X4Y92.CLK      Trck                  0.170   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.595ns logic, 1.100ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.198   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB16_X0Y12.ADDRA6  net (fanout=6)        0.149   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB16_X0Y12.CLKA    Trckc_ADDRA (-Th)     0.066   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.132ns logic, 0.149ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.DQ       Tcko                  0.200   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
    RAMB16_X0Y12.ADDRA13 net (fanout=6)        0.185   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
    RAMB16_X0Y12.CLKA    Trckc_ADDRA (-Th)     0.066   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.134ns logic, 0.185ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X13Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.CQ      Tcko                  0.198   mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X13Y60.C5      net (fanout=1)        0.052   mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
    SLICE_X13Y60.CLK     Tah         (-Th)    -0.155   mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>_rt
                                                       mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y42.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: mem_controller/infifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y40.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_okSysClk /         0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23721 paths analyzed, 1602 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.389ns.
--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (IODELAY_X0Y5.INC), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      11.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.771 - 0.718)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y101.CQ     Tcko                  0.525   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    SLICE_X28Y95.A1      net (fanout=2)        1.640   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
    SLICE_X28Y95.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        8.723   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                     11.299ns (0.936ns logic, 10.363ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      11.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.771 - 0.718)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y101.AQ     Tcko                  0.525   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    SLICE_X28Y95.A3      net (fanout=2)        1.458   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<0>
    SLICE_X28Y95.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        8.723   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                     11.117ns (0.936ns logic, 10.181ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      11.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.771 - 0.711)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.AQ      Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
    SLICE_X28Y95.A5      net (fanout=1)        1.445   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS
    SLICE_X28Y95.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        8.723   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                     11.055ns (0.887ns logic, 10.168ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X46Y100.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.BQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2
    SLICE_X24Y104.B2     net (fanout=19)       2.710   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     10.982ns (1.582ns logic, 9.400ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.AQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X24Y104.B5     net (fanout=19)       2.581   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     10.853ns (1.582ns logic, 9.271ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.DQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X24Y104.B3     net (fanout=19)       2.553   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (1.582ns logic, 9.243ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X46Y100.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.BQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2
    SLICE_X24Y104.B2     net (fanout=19)       2.710   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.289   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (1.557ns logic, 9.400ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.AQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X24Y104.B5     net (fanout=19)       2.581   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.289   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     10.828ns (1.557ns logic, 9.271ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.DQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X24Y104.B3     net (fanout=19)       2.553   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X24Y104.BMUX   Tilo                  0.298   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X45Y104.B5     net (fanout=11)       2.299   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X45Y104.B      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y104.A1     net (fanout=2)        2.215   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y104.A      Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1447_inv1
    SLICE_X46Y100.CE     net (fanout=2)        2.176   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1447_inv
    SLICE_X46Y100.CLK    Tceck                 0.289   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (1.557ns logic, 9.243ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2 (SLICE_X12Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y95.CQ      Tcko                  0.200   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    SLICE_X12Y95.DX      net (fanout=1)        0.137   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    SLICE_X12Y95.CLK     Tckdi       (-Th)    -0.048   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X27Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.CQ     Tcko                  0.198   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X27Y107.C5     net (fanout=1)        0.052   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X27Y107.CLK    Tah         (-Th)    -0.155   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (SLICE_X32Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y105.DQ     Tcko                  0.200   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    SLICE_X32Y105.D6     net (fanout=12)       0.024   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    SLICE_X32Y105.CLK    Tah         (-Th)    -0.190   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: u_mem_if/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: u_mem_if/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X34Y109.CLK
  Clock network: u_mem_if/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 
6.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 6.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: u_mem_if/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 
0.166666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120751 paths analyzed, 549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.677ns.
--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n01401 (DSP48_X1Y10.A8), 1652 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n01401 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n01401
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C36      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D5      net (fanout=32)       1.227   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D       Tilo                  0.235   ROImager_inst/count_mpre<25>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<25>1
    DSP48_X1Y10.A8       net (fanout=1)        0.991   ROImager_inst/state[7]_GND_57_o_select_72_OUT<25>
    DSP48_X1Y10.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    -------------------------------------------------  ---------------------------
    Total                                     17.722ns (9.223ns logic, 8.499ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n01401 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n01401
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C39      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D5      net (fanout=32)       1.227   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D       Tilo                  0.235   ROImager_inst/count_mpre<25>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<25>1
    DSP48_X1Y10.A8       net (fanout=1)        0.991   ROImager_inst/state[7]_GND_57_o_select_72_OUT<25>
    DSP48_X1Y10.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    -------------------------------------------------  ---------------------------
    Total                                     17.722ns (9.223ns logic, 8.499ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n01401 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n01401
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P18       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C1       net (fanout=1)        1.156   ROImager_inst/Mmult_n0140_P18_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D5      net (fanout=32)       1.227   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y46.D       Tilo                  0.235   ROImager_inst/count_mpre<25>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<25>1
    DSP48_X1Y10.A8       net (fanout=1)        0.991   ROImager_inst/state[7]_GND_57_o_select_72_OUT<25>
    DSP48_X1Y10.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    -------------------------------------------------  ---------------------------
    Total                                     17.687ns (9.223ns logic, 8.464ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n0140 (DSP48_X1Y9.A16), 1643 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C36      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C2      net (fanout=32)       1.190   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<16>1
    DSP48_X1Y9.A16       net (fanout=1)        1.036   ROImager_inst/state[7]_GND_57_o_select_72_OUT<16>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (9.223ns logic, 8.507ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C39      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C2      net (fanout=32)       1.190   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<16>1
    DSP48_X1Y9.A16       net (fanout=1)        1.036   ROImager_inst/state[7]_GND_57_o_select_72_OUT<16>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (9.223ns logic, 8.507ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.695ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P18       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C1       net (fanout=1)        1.156   ROImager_inst/Mmult_n0140_P18_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C2      net (fanout=32)       1.190   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.C       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<16>1
    DSP48_X1Y9.A16       net (fanout=1)        1.036   ROImager_inst/state[7]_GND_57_o_select_72_OUT<16>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.695ns (9.223ns logic, 8.472ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n0140 (DSP48_X1Y9.A15), 1642 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C36      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B1      net (fanout=32)       1.237   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<15>1
    DSP48_X1Y9.A15       net (fanout=1)        0.985   ROImager_inst/state[7]_GND_57_o_select_72_OUT<15>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.726ns (9.223ns logic, 8.503ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P47       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C39      net (fanout=18)       1.191   ROImager_inst/Mmult_n0140_P47_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B1      net (fanout=32)       1.237   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<15>1
    DSP48_X1Y9.A15       net (fanout=1)        0.985   ROImager_inst/state[7]_GND_57_o_select_72_OUT<15>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.726ns (9.223ns logic, 8.503ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0140 (DSP)
  Destination:          ROImager_inst/Mmult_n0140 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.691ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0140 to ROImager_inst/Mmult_n0140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y9.P18       Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    DSP48_X1Y10.C1       net (fanout=1)        1.156   ROImager_inst/Mmult_n0140_P18_to_Mmult_n01401
    DSP48_X1Y10.P9       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01401
                                                       ROImager_inst/Mmult_n01401
    SLICE_X32Y38.B3      net (fanout=1)        2.222   ROImager_inst/n0140<26>
    SLICE_X32Y38.CMUX    Topbc                 0.601   ROImager_inst/Mcompar_n0043_cy<14>
                                                       ROImager_inst/Mcompar_n0043_lut<13>
                                                       ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A5      net (fanout=1)        1.356   ROImager_inst/Mcompar_n0043_cy<14>
    SLICE_X30Y47.A       Tilo                  0.254   ROImager_inst/Mcompar_count_subsc[31]_Num_Pat[31]_LessThan_42_o_cy<15>
                                                       ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D6      net (fanout=4)        1.512   ROImager_inst/Mcompar_n0043_cy<15>
    SLICE_X43Y43.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B1      net (fanout=32)       1.237   ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<0>2
    SLICE_X46Y44.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<15>1
    DSP48_X1Y9.A15       net (fanout=1)        0.985   ROImager_inst/state[7]_GND_57_o_select_72_OUT<15>
    DSP48_X1Y9.CLK       Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0140
                                                       ROImager_inst/Mmult_n0140
    -------------------------------------------------  ---------------------------
    Total                                     17.691ns (9.223ns logic, 8.468ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_mpre_14 (SLICE_X46Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_mpre_14 (FF)
  Destination:          ROImager_inst/count_mpre_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_mpre_14 to ROImager_inst/count_mpre_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.AQ      Tcko                  0.200   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/count_mpre_14
    SLICE_X46Y44.A6      net (fanout=5)        0.030   ROImager_inst/count_mpre<14>
    SLICE_X46Y44.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<14>1
                                                       ROImager_inst/count_mpre_14
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_mpre_30 (SLICE_X42Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_mpre_30 (FF)
  Destination:          ROImager_inst/count_mpre_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_mpre_30 to ROImager_inst/count_mpre_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y47.AQ      Tcko                  0.200   ROImager_inst/count_mpre<31>
                                                       ROImager_inst/count_mpre_30
    SLICE_X42Y47.A6      net (fanout=7)        0.032   ROImager_inst/count_mpre<30>
    SLICE_X42Y47.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_mpre<31>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_72_OUT<30>1
                                                       ROImager_inst/count_mpre_30
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_subsc_3 (SLICE_X24Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_subsc_3 (FF)
  Destination:          ROImager_inst/count_subsc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_subsc_3 to ROImager_inst/count_subsc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y72.AQ      Tcko                  0.200   ROImager_inst/count_subsc<5>
                                                       ROImager_inst/count_subsc_3
    SLICE_X24Y72.A6      net (fanout=4)        0.034   ROImager_inst/count_subsc<3>
    SLICE_X24Y72.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_subsc<5>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_69_OUT<3>1
                                                       ROImager_inst/count_subsc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 177.334ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKMPRE_int_BUFG/I0
  Logical resource: CLKMPRE_int_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: CLKMPRE_int
--------------------------------------------------------------------------------
Slack: 177.960ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: CLKMPRE_OBUF/CLK1
  Logical resource: ODDR2_CLKMPRE_IO/CK1
  Location pin: OLOGIC_X13Y116.CLK1
  Clock network: CLKMPRE_int_BUFG
--------------------------------------------------------------------------------
Slack: 179.520ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ROImager_inst/STREAM/CLK
  Logical resource: ROImager_inst/STREAM/CK
  Location pin: SLICE_X18Y56.CLK
  Clock network: CLKMPRE_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMPRE_int180 = PERIOD TIMEGRP "CLKMPRE_int180" 
TS_sys_clkDV / 0.166666667         PHASE 90 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMPRE_int180 = PERIOD TIMEGRP "CLKMPRE_int180" TS_sys_clkDV / 0.166666667
        PHASE 90 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 177.334ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKMPRE_int180_BUFG/I0
  Logical resource: CLKMPRE_int180_BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: CLKMPRE_int180
--------------------------------------------------------------------------------
Slack: 177.751ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CLKMPRE_OBUF/CLK0
  Logical resource: ODDR2_CLKMPRE_IO/CK0
  Location pin: OLOGIC_X13Y116.CLK0
  Clock network: CLKMPRE_int180_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.838ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          hostIF/iob_regs[15].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to hostIF/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/IBUF
                                                       ProtoComp347.IMUX.10
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   hostIF/okHC<20>
                                                       ProtoComp354.D2OFFBYP_SRC.9
                                                       hostIF/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=702)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.515ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          hostIF/iob_regs[16].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to hostIF/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/IBUF
                                                       ProtoComp347.IMUX.13
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   hostIF/okHC<21>
                                                       ProtoComp354.D2OFFBYP_SRC.12
                                                       hostIF/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=702)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.515ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          hostIF/iob_regs[25].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to hostIF/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       hostIF/iob_regs[25].iobf0/IBUF
                                                       ProtoComp347.IMUX.16
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   hostIF/okHC<30>
                                                       ProtoComp354.D2OFFBYP_SRC.15
                                                       hostIF/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=702)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.515ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.123ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          hostIF/iob_regs[28].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to hostIF/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/IBUF
                                                       ProtoComp347.IMUX.21
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   hostIF/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<33>
                                                       ProtoComp354.D2OFFBYP_SRC.20
                                                       hostIF/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=702)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-1.156ns logic, 3.040ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.143ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          hostIF/iob_regs[29].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to hostIF/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       hostIF/iob_regs[29].iobf0/IBUF
                                                       ProtoComp347.IMUX.22
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   hostIF/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<34>
                                                       ProtoComp354.D2OFFBYP_SRC.21
                                                       hostIF/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=702)      0.914   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (-1.156ns logic, 3.020ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<3> (PAD)
  Destination:          hostIF/iob_regs[3].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<3> to hostIF/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.627   okUHU<3>
                                                       okUHU<3>
                                                       hostIF/iob_regs[3].iobf0/IBUF
                                                       ProtoComp347.IMUX.38
    ILOGIC_X20Y2.D       net (fanout=1)        0.095   hostIF/iobf0_o<3>
    ILOGIC_X20Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<8>
                                                       ProtoComp354.D2OFFBYP_SRC.29
                                                       hostIF/iob_regs[3].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X20Y2.CLK0    net (fanout=702)      0.913   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.156ns logic, 3.019ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=702)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.168ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   hostIF/regout0_q<17>
                                                       hostIF/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   hostIF/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       hostIF/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=702)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.168ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   hostIF/regout0_q<17>
                                                       hostIF/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   hostIF/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       hostIF/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=702)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.168ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   hostIF/regout0_q<30>
                                                       hostIF/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   hostIF/regout0_q<30>
    Y5.PAD               Tioop                 2.042   okUHU<30>
                                                       hostIF/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=702)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.168ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   hostIF/regout0_q<30>
                                                       hostIF/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   hostIF/regvalid_q<30>
    Y5.PAD               Tiotp                 2.042   okUHU<30>
                                                       hostIF/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<28> (V9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[28].regout0 (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[28].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=702)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.168ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[28].regout0 to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.OQ       Tockq                 1.080   hostIF/regout0_q<28>
                                                       hostIF/iob_regs[28].regout0
    V9.O                 net (fanout=1)        0.438   hostIF/regout0_q<28>
    V9.PAD               Tioop                 2.042   okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[28].regvalid (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[28].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=702)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.168ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[28].regvalid to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.TQ       Tockq                 0.699   hostIF/regout0_q<28>
                                                       hostIF/iob_regs[28].regvalid
    V9.T                 net (fanout=1)        0.438   hostIF/regvalid_q<28>
    V9.PAD               Tiotp                 2.042   okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.876ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   hostIF/regout0_q<15>
                                                       hostIF/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   hostIF/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.768ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   hostIF/regout0_q<15>
                                                       hostIF/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   hostIF/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.876ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   hostIF/regout0_q<23>
                                                       hostIF/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   hostIF/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       hostIF/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.768ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   hostIF/regout0_q<23>
                                                       hostIF/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   hostIF/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       hostIF/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.876ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   hostIF/regout0_q<16>
                                                       hostIF/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   hostIF/regout0_q<16>
    T16.PAD              Tioop                 0.756   okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.768ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=702)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.103ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   hostIF/regout0_q<16>
                                                       hostIF/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   hostIF/regvalid_q<16>
    T16.PAD              Tiotp                 0.756   okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=702)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.168ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       hostIF/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.964   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=702)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.168ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       hostIF/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.948ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.742ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=702)      0.883   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (-1.103ns logic, 2.845ns route)

  Minimum Data Path at Fast Process Corner: hostIF/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       hostIF/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.949ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.911   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=702)      0.884   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (-1.103ns logic, 2.846ns route)

  Minimum Data Path at Fast Process Corner: hostIF/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       hostIF/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.815ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          hostIF/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.813ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to hostIF/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp349.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   hostIF/okHC<1>
                                                       ProtoComp354.D2OFFBYP_SRC.22
                                                       hostIF/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=702)      1.926   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (-3.515ns logic, 6.328ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          hostIF/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp349.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   hostIF/okHC<3>
                                                       ProtoComp354.D2OFFBYP_SRC.24
                                                       hostIF/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=702)      1.925   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (-3.515ns logic, 6.327ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          hostIF/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp349.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   hostIF/okHC<4>
                                                       ProtoComp354.D2OFFBYP_SRC.25
                                                       hostIF/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.099   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=702)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.515ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          hostIF/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to hostIF/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp349.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<2>
                                                       ProtoComp354.D2OFFBYP_SRC.23
                                                       hostIF/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=702)      0.935   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-1.156ns logic, 3.041ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          hostIF/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp349.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<4>
                                                       ProtoComp354.D2OFFBYP_SRC.25
                                                       hostIF/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=702)      0.913   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.156ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          hostIF/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp349.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<3>
                                                       ProtoComp354.D2OFFBYP_SRC.24
                                                       hostIF/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp349.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.076   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=702)      0.935   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-1.156ns logic, 3.041ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|     15.111ns|            0|           20|            0|        39705|
| TS_hostIF_dcm0_clk0           |      9.920ns|     15.111ns|          N/A|           20|            0|        39705|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|    181.600ns|            0|           91|          196|       163451|
| TS_CLK_HS180                  |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_sys_clkDV                  |     30.000ns|     16.000ns|      3.280ns|            0|            0|            0|       120751|
|  TS_CLKMPRE_int               |    180.000ns|     19.677ns|          N/A|            0|            0|       120751|            0|
|  TS_CLKMPRE_int180            |    180.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_CLK_HS                     |     10.000ns|    181.600ns|          N/A|           62|            0|        10889|            0|
| TS_u_mem_if_memc3_infrastructu|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| re_inst_clk_2x_180            |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|      6.400ns|     13.312ns|          N/A|           29|            0|         8090|            0|
| re_inst_clk0_bufg_in          |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|     12.800ns|     11.389ns|          N/A|            0|            0|        23721|            0|
| re_inst_mcb_drp_clk_bufg_in   |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| re_inst_clk_2x_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okClk             |  -0.930|
okUH<2>     |    1.685(R)|      SLOW  |   -0.122(R)|      FAST  |okClk             |  -0.930|
okUH<3>     |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okClk             |  -0.930|
okUH<4>     |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |    1.686(R)|      SLOW  |   -0.123(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.144(R)|      SLOW  |         1.949(R)|      FAST  |okClk             |  -0.930|
okHU<2>     |         6.143(R)|      SLOW  |         1.948(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |         6.144(R)|      SLOW  |         1.841(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |   15.111|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   19.677|    5.423|    7.998|    4.997|
sys_clkp       |   19.677|    5.423|    7.998|    4.997|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   19.677|    5.423|    7.998|    4.997|
sys_clkp       |   19.677|    5.423|    7.998|    4.997|
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.981; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |    0.256|    2.181|       -0.963|
okUHU<1>          |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |    0.186|    2.210|       -1.012|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |    0.293|    2.144|       -0.926|
okUHU<4>          |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<5>          |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<6>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<7>          |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<8>          |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<9>          |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<10>         |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<11>         |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<12>         |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<13>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<14>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<15>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<16>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<17>         |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |    0.245|    2.151|       -0.953|
okUHU<18>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<19>         |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<20>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<21>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<22>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<23>         |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<24>         |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<25>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
okUHU<26>         |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<27>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<28>         |    1.686(R)|      SLOW  |   -0.123(R)|      FAST  |    0.314|    2.123|       -0.905|
okUHU<29>         |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |    0.294|    2.143|       -0.924|
okUHU<30>         |    1.756(R)|      SLOW  |   -0.152(R)|      FAST  |    0.244|    2.152|       -0.954|
okUHU<31>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.838|         -  |      -0.123|         -  |    0.162|    2.123|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    0.211|       -0.013|
okUH<2>           |    1.685(R)|      SLOW  |   -0.122(R)|      FAST  |    0.315|    0.122|        0.097|
okUH<3>           |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    0.183|        0.036|
okUH<4>           |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |    0.293|    0.144|        0.075|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.815|         -  |      -0.122|         -  |    0.185|    0.122|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.023|
okUHU<1>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.023|
okUHU<2>                                       |        6.123|      SLOW  |        1.820|      FAST  |         0.052|
okUHU<3>                                       |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<4>                                       |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<5>                                       |        6.071|      SLOW  |        1.768|      FAST  |         0.000|
okUHU<6>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.023|
okUHU<7>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.023|
okUHU<8>                                       |        6.142|      SLOW  |        1.839|      FAST  |         0.071|
okUHU<9>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.022|
okUHU<10>                                      |        6.093|      SLOW  |        1.790|      FAST  |         0.022|
okUHU<11>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.021|
okUHU<12>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.021|
okUHU<13>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<14>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<15>                                      |        6.071|      SLOW  |        1.768|      FAST  |         0.000|
okUHU<16>                                      |        6.071|      SLOW  |        1.768|      FAST  |         0.000|
okUHU<17>                                      |        6.144|      SLOW  |        1.841|      FAST  |         0.073|
okUHU<18>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<19>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.052|
okUHU<20>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.049|
okUHU<21>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<22>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.050|
okUHU<23>                                      |        6.071|      SLOW  |        1.768|      FAST  |         0.000|
okUHU<24>                                      |        6.142|      SLOW  |        1.839|      FAST  |         0.071|
okUHU<25>                                      |        6.071|      SLOW  |        1.768|      FAST  |         0.000|
okUHU<26>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.051|
okUHU<27>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.049|
okUHU<28>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.072|
okUHU<29>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.052|
okUHU<30>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.072|
okUHU<31>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.144|      SLOW  |        1.949|      FAST  |         0.001|
okHU<2>                                        |        6.143|      SLOW  |        1.948|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 111  Score: 161589  (Setup/Max: 160985, Hold: 604)

Constraints cover 206847 paths, 0 nets, and 21366 connections

Design statistics:
   Minimum period: 181.600ns{1}   (Maximum frequency:   5.507MHz)
   Maximum path delay from/to any node:   6.723ns
   Minimum input required time before clock:   1.838ns
   Minimum output required time after clock:   6.144ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 21 17:30:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 413 MB



