// hbm_bottom_example_design_altera_abstract_uib_altera_iopll_191_rkvle4y.v

// Generated using ACDS version 20.3 158

`timescale 1 ps / 1 ps
module hbm_bottom_example_design_altera_abstract_uib_altera_iopll_191_rkvle4y (
		input  wire       rst,        //      reset.reset
		output wire       locked,     //     locked.export
		input  wire       permit_cal, // permit_cal.export
		output wire [7:0] phout,      //      phout.phout
		output wire       outclk_0,   //    outclk0.clk
		output wire       outclk_1,   //    outclk1.clk
		input  wire       adjpllin    //   adjpllin.clk
	);

	hbm_bottom_example_design_altera_iopll_1931_vxcchyy uibpll_inst (
		.rst        (rst),        //   input,  width = 1,      reset.reset
		.locked     (locked),     //  output,  width = 1,     locked.export
		.permit_cal (permit_cal), //   input,  width = 1, permit_cal.export
		.phout      (phout),      //  output,  width = 8,      phout.phout
		.outclk_0   (outclk_0),   //  output,  width = 1,    outclk0.clk
		.outclk_1   (outclk_1),   //  output,  width = 1,    outclk1.clk
		.adjpllin   (adjpllin)    //   input,  width = 1,   adjpllin.clk
	);

endmodule
