--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57728 paths analyzed, 8202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.291ns.
--------------------------------------------------------------------------------
Slack:                  7.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.289ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y4.ADDRA12  net (fanout=4)        1.628   addr_d<12>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     12.289ns (1.913ns logic, 10.376ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.146ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y4.ADDRA8   net (fanout=4)        1.259   addr_d<8>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     12.146ns (1.913ns logic, 10.233ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  7.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.067ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y4.ADDRA12  net (fanout=4)        1.628   addr_d<12>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (1.913ns logic, 10.154ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  7.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.705 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y6.ADDRA12  net (fanout=4)        1.379   addr_d<12>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     12.040ns (1.913ns logic, 10.127ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  8.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.924ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y4.ADDRA8   net (fanout=4)        1.259   addr_d<8>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.924ns (1.913ns logic, 10.011ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  8.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.705 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y6.ADDRA8   net (fanout=4)        1.021   addr_d<8>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.908ns (1.913ns logic, 9.995ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  8.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.818ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.793 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y6.ADDRA12  net (fanout=4)        1.379   addr_d<12>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.818ns (1.913ns logic, 9.905ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  8.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.734ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.DQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X14Y29.A3      net (fanout=15)       1.339   f6_addr[6]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y4.ADDRA12  net (fanout=4)        1.628   addr_d<12>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.734ns (1.913ns logic, 9.821ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  8.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y8.ADDRA8   net (fanout=4)        0.760   addr_d<8>_3
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     11.647ns (1.913ns logic, 9.734ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  8.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.686ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.793 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y6.ADDRA8   net (fanout=4)        1.021   addr_d<8>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (1.913ns logic, 9.773ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  8.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.603ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y8.ADDRA12  net (fanout=4)        0.942   addr_d<12>_3
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     11.603ns (1.913ns logic, 9.690ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  8.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.591ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.DQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X14Y29.A3      net (fanout=15)       1.339   f6_addr[6]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y4.ADDRA8   net (fanout=4)        1.259   addr_d<8>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.591ns (1.913ns logic, 9.678ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  8.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.526ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.A3       net (fanout=18)       2.861   Mmux_addr_d191
    SLICE_X5Y18.A        Tilo                  0.259   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y4.ADDRA7   net (fanout=4)        1.228   addr_d<7>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.526ns (1.913ns logic, 9.613ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  8.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X14Y41.A1      net (fanout=10)       2.813   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X14Y41.A       Tilo                  0.235   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X6Y44.A1       net (fanout=18)       1.975   Mmux_addr_d1911
    SLICE_X6Y44.A        Tilo                  0.235   addr_d<4>_2
                                                       f3_mems_control/Mmux_addr_d111
    RAMB16_X0Y28.ADDRA4  net (fanout=4)        1.614   addr_d<4>_2
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.502ns (1.865ns logic, 9.637ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  8.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.499ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X7Y19.A3       net (fanout=18)       2.621   Mmux_addr_d191
    SLICE_X7Y19.A        Tilo                  0.259   f2_tdc_data_out[7]
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X0Y4.ADDRA9   net (fanout=4)        1.441   addr_d<9>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.499ns (1.913ns logic, 9.586ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  8.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.489ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.D6       net (fanout=18)       2.645   Mmux_addr_d191
    SLICE_X5Y18.D        Tilo                  0.259   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.407   addr_d<2>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.489ns (1.913ns logic, 9.576ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.732 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y8.ADDRA8   net (fanout=4)        0.760   addr_d<8>_3
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     11.425ns (1.913ns logic, 9.512ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.332 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y10.ADDRA8  net (fanout=4)        0.538   addr_d<8>_3
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.425ns (1.913ns logic, 9.512ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.485ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.705 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.DQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X14Y29.A3      net (fanout=15)       1.339   f6_addr[6]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y6.ADDRA12  net (fanout=4)        1.379   addr_d<12>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.485ns (1.913ns logic, 9.572ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.732 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y8.ADDRA12  net (fanout=4)        0.942   addr_d<12>_3
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3
    -------------------------------------------------  ---------------------------
    Total                                     11.381ns (1.913ns logic, 9.468ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  8.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.332 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y10.ADDRA12 net (fanout=4)        0.721   addr_d<12>_3
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.382ns (1.913ns logic, 9.469ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  8.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.400ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.784 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X14Y29.A5      net (fanout=5)        1.100   f6_addr[14]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y21.B1       net (fanout=18)       3.224   Mmux_addr_d191
    SLICE_X3Y21.B        Tilo                  0.259   addr_d<12>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X0Y4.ADDRA12  net (fanout=4)        1.628   addr_d<12>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.400ns (1.818ns logic, 9.582ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  8.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X14Y41.A1      net (fanout=10)       2.813   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X14Y41.A       Tilo                  0.235   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X5Y45.B5       net (fanout=18)       1.652   Mmux_addr_d1911
    SLICE_X5Y45.B        Tilo                  0.259   addr_d<9>_2
                                                       f3_mems_control/Mmux_addr_d161
    RAMB16_X0Y28.ADDRA9  net (fanout=4)        1.797   addr_d<9>_2
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.386ns (1.889ns logic, 9.497ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  8.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.383ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X14Y41.A1      net (fanout=10)       2.813   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X14Y41.A       Tilo                  0.235   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X7Y45.A3       net (fanout=18)       1.819   Mmux_addr_d1911
    SLICE_X7Y45.A        Tilo                  0.259   addr_d<3>_2
                                                       f3_mems_control/Mmux_addr_d121
    RAMB16_X0Y28.ADDRA5  net (fanout=4)        1.627   addr_d<5>_2
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.383ns (1.889ns logic, 9.494ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  8.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.349ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X8Y20.D4       net (fanout=18)       2.452   Mmux_addr_d191
    SLICE_X8Y20.D        Tilo                  0.254   addr_d<10>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X0Y4.ADDRA10  net (fanout=4)        1.465   addr_d<10>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.349ns (1.908ns logic, 9.441ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  8.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.705 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.DQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X14Y29.A3      net (fanout=15)       1.339   f6_addr[6]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A2       net (fanout=18)       3.450   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   mems_rom/Mmux__n18451_rs_A<2>_mand1
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y6.ADDRA8   net (fanout=4)        1.021   addr_d<8>_3
    RAMB16_X0Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.353ns (1.913ns logic, 9.440ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  8.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.321ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X14Y41.A1      net (fanout=10)       2.813   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X14Y41.A       Tilo                  0.235   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X7Y44.A2       net (fanout=18)       1.985   Mmux_addr_d1911
    SLICE_X7Y44.A        Tilo                  0.259   addr_d<6>_2
                                                       f3_mems_control/Mmux_addr_d31
    RAMB16_X0Y28.ADDRA11 net (fanout=4)        1.399   addr_d<11>_2
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.321ns (1.889ns logic, 9.432ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.324ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.696 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X5Y20.D6       net (fanout=18)       2.423   Mmux_addr_d191
    SLICE_X5Y20.D        Tilo                  0.259   addr_d<13>_3
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X0Y4.ADDRA13  net (fanout=4)        1.464   addr_d<13>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.324ns (1.913ns logic, 9.411ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  8.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.308ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X14Y29.A2      net (fanout=15)       1.894   f6_addr[5]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X14Y41.A1      net (fanout=10)       2.813   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X14Y41.A       Tilo                  0.235   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X7Y44.B5       net (fanout=18)       1.678   Mmux_addr_d1911
    SLICE_X7Y44.B        Tilo                  0.259   addr_d<6>_2
                                                       f3_mems_control/Mmux_addr_d131
    RAMB16_X0Y28.ADDRA6  net (fanout=4)        1.693   addr_d<6>_2
    RAMB16_X0Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     11.308ns (1.889ns logic, 9.419ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  8.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.304ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.784 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X14Y29.A4      net (fanout=17)       1.672   f6_addr[9]
    SLICE_X14Y29.A       Tilo                  0.235   Mmux_f3_new_frame_FIFO_done11
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X6Y30.A1       net (fanout=1)        1.341   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X6Y30.A        Tilo                  0.235   f2_din[23]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X17Y44.A6      net (fanout=10)       2.289   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X17Y44.A       Tilo                  0.259   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.A3       net (fanout=18)       2.861   Mmux_addr_d191
    SLICE_X5Y18.A        Tilo                  0.259   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y4.ADDRA7   net (fanout=4)        1.228   addr_d<7>_3
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     11.304ns (1.913ns logic, 9.391ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.291|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57728 paths, 0 nets, and 11090 connections

Design statistics:
   Minimum period:  12.291ns{1}   (Maximum frequency:  81.360MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 16 09:39:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



