
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093807                       # Number of seconds simulated
sim_ticks                                 93807040000                       # Number of ticks simulated
final_tick                                93807040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 887740                       # Simulator instruction rate (inst/s)
host_op_rate                                  1461681                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1867610221                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666960                       # Number of bytes of host memory used
host_seconds                                    50.23                       # Real time elapsed on the host
sim_insts                                    44589723                       # Number of instructions simulated
sim_ops                                      73417876                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1244160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1266880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1037056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1037056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             242199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13262970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13505170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        242199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           242199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11055204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11055204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11055204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            242199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13262970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24560374                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877748                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816548                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916921                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187614080                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589723                       # Number of instructions committed
system.cpu.committedOps                      73417876                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895952                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895952                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691649                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694293                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816548                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187614080                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543779     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417876                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.070580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.630616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.070580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434019                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5806317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5806317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26645336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26645336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26645336                       # number of overall hits
system.cpu.dcache.overall_hits::total        26645336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10231                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        48960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        48960                       # number of overall misses
system.cpu.dcache.overall_misses::total         48960                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5728786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5728786000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1446760000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1446760000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7175546000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7175546000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7175546000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7175546000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694296                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001759                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001834                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 147919.801699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 147919.801699                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 141409.441892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 141409.441892                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 146559.354575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 146559.354575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 146559.354575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 146559.354575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43415                       # number of writebacks
system.cpu.dcache.writebacks::total             43415                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        10231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10231                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        48960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        48960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48960                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5690057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5690057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1436529000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1436529000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7126586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7126586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7126586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7126586000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 146919.801699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 146919.801699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 140409.441892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 140409.441892                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 145559.354575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 145559.354575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 145559.354575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 145559.354575                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.277832                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168780.059155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.277832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834197                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916566                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916566                       # number of overall hits
system.cpu.icache.overall_hits::total        59916566                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69595000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69595000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69595000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69595000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69595000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916921                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 196042.253521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 196042.253521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 196042.253521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 196042.253521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 196042.253521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 196042.253521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     69240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     69240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     69240000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69240000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 195042.253521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 195042.253521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 195042.253521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 195042.253521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 195042.253521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 195042.253521                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.743667                       # Cycle average of tags in use
system.l2.tags.total_refs                       94276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.897635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.400435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.883798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.459435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    778396                       # Number of tag accesses
system.l2.tags.data_accesses                   778396                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43415                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              3533                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3533                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21359                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21618                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21618                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21618                       # number of overall hits
system.l2.overall_hits::total                   21618                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6439                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17370                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24164                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              23809                       # number of overall misses
system.l2.overall_misses::total                 24164                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1381365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1381365500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     68705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68705500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5407693500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5407693500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      68705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6789059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6857764500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     68705500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6789059000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6857764500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          3533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3533                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45782                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45782                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527806                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527806                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 214531.060724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 214531.060724                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 193536.619718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 193536.619718                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 311323.747841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 311323.747841                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 193536.619718                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 285146.751229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 283800.881477                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 193536.619718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 285146.751229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 283800.881477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21475                       # number of writebacks
system.l2.writebacks::total                     21475                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6439                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17370                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24164                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1316975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1316975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65155500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65155500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5233993500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5233993500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6550969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6616124500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6550969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6616124500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527806                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 204531.060724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 204531.060724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 183536.619718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 183536.619718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 301323.747841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 301323.747841                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 183536.619718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 275146.751229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 273800.881477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 183536.619718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 275146.751229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 273800.881477                       # average overall mshr miss latency
system.l2.replacements                          22140                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2014.565628                       # Cycle average of tags in use
system.l3.tags.total_refs                       45697                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     39184                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.166216                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1228.649553                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          8.006871                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        777.909204                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.599927                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.003910                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.379838                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.983675                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1925                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    131202                       # Number of tag accesses
system.l3.tags.data_accesses                   131202                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21475                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21475                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 35                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           4334                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              4334                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  4369                       # number of demand (read+write) hits
system.l3.demand_hits::total                     4369                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 4369                       # number of overall hits
system.l3.overall_hits::total                    4369                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6404                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6404                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13036                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           13391                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               19440                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19795                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              19440                       # number of overall misses
system.l3.overall_misses::total                 19795                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1245569000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1245569000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     61250500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4971412500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5032663000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      61250500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6216981500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6278232000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     61250500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6216981500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6278232000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21475                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21475                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17725                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23809                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24164                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23809                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24164                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.750489                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.755487                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.816498                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.819194                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.816498                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.819194                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 194498.594628                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 194498.594628                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 172536.619718                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 381360.271556                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 375824.284968                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 172536.619718                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 319803.575103                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 317162.515787                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 172536.619718                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 319803.575103                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 317162.515787                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16204                       # number of writebacks
system.l3.writebacks::total                     16204                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          312                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           312                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6404                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6404                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13036                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        13391                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          19440                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19795                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         19440                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19795                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1143105000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1143105000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     55570500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4762836500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4818407000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     55570500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5905941500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5961512000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     55570500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5905941500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5961512000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.750489                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.755487                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.816498                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.819194                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.816498                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.819194                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 178498.594628                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 178498.594628                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 156536.619718                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 365360.271556                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 359824.284968                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 156536.619718                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 303803.575103                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 301162.515787                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 156536.619718                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 303803.575103                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 301162.515787                       # average overall mshr miss latency
system.l3.replacements                          37136                       # number of replacements
system.membus.snoop_filter.tot_requests         39239                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        19444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13391                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16204                       # Transaction distribution
system.membus.trans_dist::CleanEvict              320                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6404                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13391                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        56114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        56114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19795                       # Request fanout histogram
system.membus.reqLayer2.occupancy           104058500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98978500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        94276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4181                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       142835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5685888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5711552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43064                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1374400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207873                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88198     95.47%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4181      4.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90599000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46009                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          20924                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        20924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93807040000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17725                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        37679                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           21302                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17725                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70173                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2920896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           37136                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1037056                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            61300                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.341338                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.474162                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  40376     65.87%     65.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20924     34.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              61300                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44479500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36246000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
