autoidx 1
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_verilog_tutorial_task_global.v:1.1-12.10"
module \task_global
  attribute \src "asicworld/verilog/code_verilog_tutorial_task_global.v:4.11-4.18"
  wire width 8 \temp_in
  attribute \src "asicworld/verilog/code_verilog_tutorial_task_global.v:3.11-3.19"
  wire width 8 \temp_out
end
