Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Feb 24 15:51:36 2024
| Host         : DESKTOP-T2LGR09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file booleanfpga_control_sets_placed.rpt
| Design       : booleanfpga
| Device       : xc7s50
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   285 |
|    Minimum number of control sets                        |   285 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   717 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   285 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    46 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    88 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     1 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             550 |          201 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |             758 |          300 |
| Yes          | No                    | No                     |             839 |          253 |
| Yes          | No                    | Yes                    |              17 |           10 |
| Yes          | Yes                   | No                     |            2606 |          863 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                            |                                                                                               Enable Signal                                                                                              |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                              |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                      |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                              | embsys_i/mdm_1/U0/MDM_Core_I1/dbgreg_force_lock                                                                                              |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                              | embsys_i/mdm_1/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     |                                                                                                                                              |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
| ~embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                          |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0   |                1 |              1 |         1.00 |
| ~embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                       | embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Functional_Reset3_out                                                                   |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_E2.BSCAN_I/UPDATE                           |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_n_0                                                                         |                1 |              1 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                              |                1 |              1 |         1.00 |
|  embsys_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                             |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/Use_E2.BSCAN_I/Functional_Reset                                                                                            |                1 |              2 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                              |                1 |              2 |         2.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                              |                1 |              2 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1__0_n_0                                     | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0         |                4 |              4 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                              | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                            | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                        |                                                                                                                                              |                3 |              4 |         1.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | embsys_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                     | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | embsys_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                |                1 |              4 |         4.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1_n_0                                                                                                                                           | embsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                          |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0                                                                                                                         | embsys_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0     |                3 |              4 |         1.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[1][0]                                                         | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_Perf_1.mem_write_req_reg_1[0]                                             | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              4 |         4.00 |
| ~embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                           | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                              | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | embsys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                          |                                                                                                                                              |                3 |              4 |         1.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/axi_awready0                                                                                                                                         | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                               | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                           | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                  |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                         |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                2 |              4 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/axi_arready0                                                                                                                                         | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              4 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              5 |         5.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                              |                4 |              5 |         1.25 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                1 |              5 |         5.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                  | embsys_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                3 |              5 |         1.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                   |                                                                                                                                              |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                |                                                                                                                                              |                3 |              5 |         1.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                          | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1                                                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              6 |         6.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                    |                2 |              6 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/writing_out_data_hold             |                3 |              6 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              6 |         3.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                       |                                                                                                                                              |                3 |              6 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                4 |              6 |         1.50 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel                                                                                                                                         |                                                                                                                                              |                2 |              6 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | embsys_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                              |                1 |              6 |         6.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |         3.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              7 |         7.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                3 |              7 |         2.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[15]                                                                                                                                           | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[31]                                                                                                                                           | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[23]                                                                                                                                           | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |              8 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[7]                                                                                                                                            | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_IBUF                                                          |                                                                                                                                                                                                          |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]              |                3 |              8 |         2.67 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                              |                3 |              8 |         2.67 |
| ~embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                              |                2 |              8 |         4.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_E2.BSCANE2_I                                                                                                                            |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                              |                2 |              8 |         4.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                              |                7 |              8 |         1.14 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                              |                7 |              8 |         1.14 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                4 |              8 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                6 |              8 |         1.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                6 |              8 |         1.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                5 |              8 |         1.60 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                5 |              8 |         1.60 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                 | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                          |                                                                                                                                              |                4 |              9 |         2.25 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              9 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              9 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                      | embsys_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                5 |              9 |         1.80 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |             10 |         5.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                5 |             10 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                5 |             10 |         2.00 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg                                                                                                                                  |                                                                                                                                              |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                            |                                                                                                                                              |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                            |                                                                                                                                              |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                6 |             10 |         1.67 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                              |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             10 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             11 |         2.75 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                6 |             12 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |             12 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             12 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                              |                3 |             12 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                              |                                                                                                                                              |                3 |             12 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                   |                3 |             12 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/E[0]                                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |             12 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                6 |             12 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_3[0]                                                 |                4 |             12 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             13 |         3.25 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                              |                3 |             15 |         5.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             16 |         2.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                              |                3 |             17 |         5.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | embsys_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |                5 |             20 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                              |                5 |             22 |         4.40 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                              |                6 |             22 |         3.67 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1_n_0                                                                               |                5 |             23 |         4.60 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                            | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             24 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |               11 |             24 |         2.18 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                          |                                                                                                                                              |               11 |             26 |         2.36 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                          |                                                                                                                                              |               12 |             26 |         2.17 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                9 |             27 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             27 |         3.38 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                9 |             27 |         3.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg_0                             |                                                                                                                                              |                5 |             28 |         5.60 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |               17 |             29 |         1.71 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_7                                                                       |                                                                                                                                              |               12 |             30 |         2.50 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/icache_miss_hold_reg                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             31 |         3.88 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                         | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                         | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                      | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |               32 |             32 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | embsys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                  | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |             32 |         6.40 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                9 |             32 |         3.56 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                              |                9 |             32 |         3.56 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               14 |             32 |         2.29 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                        | embsys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                4 |             32 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                            |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             32 |         2.46 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/SSB/clk_cnt[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/DB/shift_pb0                                                                             |                9 |             32 |         3.56 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                              |               11 |             32 |         2.91 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                              | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |         6.40 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                     |                9 |             32 |         3.56 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_37_in                                   |                                                                                                                                              |                4 |             32 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                     |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                     |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                       |               10 |             32 |         3.20 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                   |               10 |             32 |         3.20 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               11 |             32 |         2.91 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                              |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Perf_4.WB_DCache_Valid_Read_data[0]_i_1_n_0                                                 |               12 |             32 |         2.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |         6.40 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                              |               14 |             32 |         2.29 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               15 |             32 |         2.13 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[28][0]                                                             | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               15 |             32 |         2.13 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                              |                7 |             33 |         4.71 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                              |                8 |             33 |         4.12 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | embsys_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |               13 |             33 |         2.54 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                              |                9 |             33 |         3.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             33 |         3.30 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                     |                9 |             33 |         3.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   |                                                                                                                                              |               11 |             34 |         3.09 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                              |                8 |             34 |         4.25 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                            |                                                                                                                                              |               11 |             34 |         3.09 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                              |                6 |             34 |         5.67 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                              |                7 |             34 |         4.86 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                              |               12 |             34 |         2.83 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                            |                                                                                                                                              |                9 |             34 |         3.78 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                   |                                                                                                                                              |                9 |             34 |         3.78 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               15 |             36 |         2.40 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_Perf_1.mem_first_cycle_reg                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             37 |         3.36 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |               14 |             41 |         2.93 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |               15 |             42 |         2.80 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2[0]                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             45 |         3.75 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                       |                                                                                                                                              |               16 |             49 |         3.06 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                   | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               20 |             59 |         2.95 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/mdm_1/U0/MDM_Core_I1/Functional_Reset                                                                                               |               34 |             59 |         1.74 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                  |               27 |             63 |         2.33 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                          |                                                                                                                                              |                8 |             64 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                   |                                                                                                                                              |               11 |             76 |         6.91 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/DB/shift_pb0                                                                                                                                         |                                                                                                                                              |               18 |             80 |         4.44 |
|  embsys_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                          |                                                                                                                                              |               31 |             89 |         2.87 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                      |                                                                                                                                              |               16 |            128 |         8.00 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               65 |            180 |         2.77 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               99 |            249 |         2.52 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                        | embsys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               91 |            252 |         2.77 |
|  embsys_i/clk_wiz_1/inst/clk_out1                                  |                                                                                                                                                                                                          |                                                                                                                                              |              172 |            471 |         2.74 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


