Analysis & Synthesis report for Ozy_Janus
Sun Jul 19 11:37:21 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |Ozy_Janus|CCstate
  9. State Machine - |Ozy_Janus|state_PWM
 10. State Machine - |Ozy_Janus|state_sync
 11. State Machine - |Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state
 12. State Machine - |Ozy_Janus|I2SAudioOut:I2SAO|TLV_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for clocks:clocks|lpm_counter:lpm_counter_component
 18. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component
 19. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated
 20. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p
 21. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_f2c:wrptr_gp
 22. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram
 23. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5
 24. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c2e:rdaclr
 25. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp
 26. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp
 27. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp
 28. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9
 29. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:ws_brp
 30. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:ws_bwp
 31. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp
 32. Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe12
 33. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component
 34. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated
 35. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p
 36. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp
 37. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram
 38. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5
 39. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr
 40. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
 41. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9
 42. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr
 43. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp
 44. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp
 45. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 46. Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15
 47. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|SPI_REGS:spi_regs
 48. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port0reg
 49. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port1reg
 50. Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port2reg
 51. Parameter Settings for User Entity Instance: clocks:clocks|lpm_counter:lpm_counter_component
 52. Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: debounce:de_PTT
 55. Parameter Settings for User Entity Instance: debounce:de_dot
 56. Parameter Settings for User Entity Instance: debounce:de_dash
 57. dcfifo Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "division:division_phoenix"
 59. Port Connectivity Checks: "Tx_fifo:Tx_fifo"
 60. Port Connectivity Checks: "Rx_fifo:Rx_fifo"
 61. Port Connectivity Checks: "clocks:clocks"
 62. Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port2reg"
 63. Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port1reg"
 64. Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port0reg"
 65. Port Connectivity Checks: "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs"
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 19 11:37:21 2009   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Ozy_Janus                               ;
; Top-level Entity Name              ; Ozy_Janus                               ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 1,558                                   ;
;     Total combinational functions  ; 1,019                                   ;
;     Dedicated logic registers      ; 1,049                                   ;
; Total registers                    ; 1049                                    ;
; Total pins                         ; 89                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 98,304                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                          ; Ozy_Janus          ; Ozy_Janus          ;
; Family name                                                    ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                       ; Off                ; Auto               ;
; State Machine Processing                                       ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                            ; Off                ; On                 ;
; Use smart compilation                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation            ; 1                  ; 1                  ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; division.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/division.v                ;
; RegisterX.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/RegisterX.v               ;
; SPI_REGS.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/SPI_REGS.v                ;
; gpio_control.v                   ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/gpio_control.v            ;
; Tx_fifo.v                        ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/Tx_fifo.v                 ;
; clocks.v                         ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/clocks.v                  ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/debounce.v                ;
; DigAudioOut48k16bI2S.v           ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/DigAudioOut48k16bI2S.v    ;
; Ozy_Janus.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/Ozy_Janus.v               ;
; Rx_fifo.v                        ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/Rx_fifo.v                 ;
; clock_det.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/clock_det.v               ;
; flash.v                          ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/flash.v                   ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc          ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc              ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc           ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc           ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc                ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc     ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc   ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc     ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc             ;
; db/cntr_skh.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/cntr_skh.tdf           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf                ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc              ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_graycounter.inc         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fefifo.inc              ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_gray2bin.inc            ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.inc               ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;
; db/dcfifo_qqj1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dcfifo_qqj1.tdf        ;
; db/a_gray2bin_ndb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_gray2bin_ndb.tdf     ;
; db/a_graycounter_r96.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_r96.tdf  ;
; db/a_graycounter_g2c.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_g2c.tdf  ;
; db/a_graycounter_f2c.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_f2c.tdf  ;
; db/altsyncram_vpu.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/altsyncram_vpu.tdf     ;
; db/altsyncram_aec1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/altsyncram_aec1.tdf    ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_c2e.tdf        ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_c09.tdf        ;
; db/alt_synch_pipe_jv7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/alt_synch_pipe_jv7.tdf ;
; db/dffpipe_d09.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_d09.tdf        ;
; db/alt_synch_pipe_kv7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/alt_synch_pipe_kv7.tdf ;
; db/dffpipe_e09.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_e09.tdf        ;
; db/cmpr_836.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/cmpr_836.tdf           ;
; db/dcfifo_17m1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dcfifo_17m1.tdf        ;
; db/a_gray2bin_mdb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_gray2bin_mdb.tdf     ;
; db/a_graycounter_q96.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_q96.tdf  ;
; db/a_graycounter_hgc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_hgc.tdf  ;
; db/a_graycounter_ggc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/a_graycounter_ggc.tdf  ;
; db/altsyncram_rr61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/altsyncram_rr61.tdf    ;
; db/altsyncram_72f1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/altsyncram_72f1.tdf    ;
; db/dffpipe_ahe.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_ahe.tdf        ;
; db/alt_synch_pipe_tdb.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/alt_synch_pipe_tdb.tdf ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_re9.tdf        ;
; db/dffpipe_9d9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_9d9.tdf        ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_qe9.tdf        ;
; db/alt_synch_pipe_1e8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/alt_synch_pipe_1e8.tdf ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/dffpipe_se9.tdf        ;
; db/cmpr_736.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/db/cmpr_736.tdf           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,558 ;
;                                             ;       ;
; Total combinational functions               ; 1019  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 444   ;
;     -- 3 input functions                    ; 238   ;
;     -- <=2 input functions                  ; 337   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 751   ;
;     -- arithmetic mode                      ; 268   ;
;                                             ;       ;
; Total registers                             ; 1049  ;
;     -- Dedicated logic registers            ; 1049  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 89    ;
; Total memory bits                           ; 98304 ;
; Maximum fan-out node                        ; IFCLK ;
; Maximum fan-out                             ; 238   ;
; Total fan-out                               ; 6993  ;
; Average fan-out                             ; 3.19  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Ozy_Janus                                    ; 1019 (451)        ; 1049 (397)   ; 98304       ; 0            ; 0       ; 0         ; 89   ; 0            ; |Ozy_Janus                                                                                                                         ; work         ;
;    |I2SAudioOut:I2SAO|                        ; 46 (46)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2SAudioOut:I2SAO                                                                                                       ; work         ;
;    |I2SAudioOut:I2SIQO|                       ; 46 (46)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|I2SAudioOut:I2SIQO                                                                                                      ; work         ;
;    |Rx_fifo:Rx_fifo|                          ; 85 (0)            ; 132 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo                                                                                                         ; work         ;
;       |dcfifo:dcfifo_component|               ; 85 (0)            ; 132 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component                                                                                 ; work         ;
;          |dcfifo_qqj1:auto_generated|         ; 85 (17)           ; 132 (27)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated                                                      ; work         ;
;             |a_gray2bin_ndb:rdptr_g_gray2bin| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_gray2bin_ndb:rdptr_g_gray2bin                      ; work         ;
;             |a_gray2bin_ndb:rs_dgwp_gray2bin| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_gray2bin_ndb:rs_dgwp_gray2bin                      ; work         ;
;             |a_graycounter_f2c:wrptr_gp|      ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_f2c:wrptr_gp                           ; work         ;
;             |a_graycounter_r96:rdptr_g1p|     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p                          ; work         ;
;             |alt_synch_pipe_jv7:rs_dgwp|      ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp                           ; work         ;
;                |dffpipe_d09:dffpipe9|         ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9      ; work         ;
;             |alt_synch_pipe_kv7:ws_dgrp|      ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp                           ; work         ;
;                |dffpipe_e09:dffpipe12|        ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe12     ; work         ;
;             |altsyncram_vpu:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram                              ; work         ;
;                |altsyncram_aec1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5  ; work         ;
;             |cmpr_836:rdempty_eq_comp|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|cmpr_836:rdempty_eq_comp                             ; work         ;
;             |cmpr_836:wrfull_eq_comp|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|cmpr_836:wrfull_eq_comp                              ; work         ;
;             |dffpipe_c09:rs_brp|              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp                                   ; work         ;
;             |dffpipe_c09:rs_bwp|              ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp                                   ; work         ;
;             |dffpipe_c2e:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c2e:rdaclr                                   ; work         ;
;    |Tx_fifo:Tx_fifo|                          ; 67 (0)            ; 125 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo                                                                                                         ; work         ;
;       |dcfifo:dcfifo_component|               ; 67 (0)            ; 125 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component                                                                                 ; work         ;
;          |dcfifo_17m1:auto_generated|         ; 67 (4)            ; 125 (25)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated                                                      ; work         ;
;             |a_gray2bin_mdb:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin                      ; work         ;
;             |a_gray2bin_mdb:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin                      ; work         ;
;             |a_graycounter_ggc:wrptr_gp|      ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp                           ; work         ;
;             |a_graycounter_q96:rdptr_g1p|     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_q96:rdptr_g1p                          ; work         ;
;             |alt_synch_pipe_1e8:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                           ; work         ;
;                |dffpipe_se9:dffpipe15|        ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15     ; work         ;
;             |alt_synch_pipe_tdb:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp                           ; work         ;
;                |dffpipe_re9:dffpipe9|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9      ; work         ;
;             |altsyncram_rr61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram                             ; work         ;
;                |altsyncram_72f1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5 ; work         ;
;             |cmpr_736:rdempty_eq_comp|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_736:rdempty_eq_comp                             ; work         ;
;             |cmpr_736:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_736:wrfull_eq_comp                              ; work         ;
;             |dffpipe_9d9:wraclr|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr                                   ; work         ;
;             |dffpipe_ahe:rdaclr|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr                                   ; work         ;
;             |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp                                   ; work         ;
;             |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp                                   ; work         ;
;    |clock_det:janus_clock|                    ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clock_det:janus_clock                                                                                                   ; work         ;
;    |clock_det:mercury_clock|                  ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clock_det:mercury_clock                                                                                                 ; work         ;
;    |clock_det:penny_clock|                    ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clock_det:penny_clock                                                                                                   ; work         ;
;    |clocks:clocks|                            ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clocks:clocks                                                                                                           ; work         ;
;       |lpm_counter:lpm_counter_component|     ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clocks:clocks|lpm_counter:lpm_counter_component                                                                         ; work         ;
;          |cntr_skh:auto_generated|            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated                                                 ; work         ;
;    |debounce:de_PTT|                          ; 21 (21)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_PTT                                                                                                         ; work         ;
;    |debounce:de_dash|                         ; 21 (21)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_dash                                                                                                        ; work         ;
;    |debounce:de_dot|                          ; 21 (21)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|debounce:de_dot                                                                                                         ; work         ;
;    |division:division_phoenix|                ; 132 (132)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|division:division_phoenix                                                                                               ; work         ;
;    |flash:flash_LED|                          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|flash:flash_LED                                                                                                         ; work         ;
;    |gpio_control:gpio_controlSDR|             ; 45 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR                                                                                            ; work         ;
;       |RegisterX:port0reg|                    ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|RegisterX:port0reg                                                                         ; work         ;
;       |RegisterX:port1reg|                    ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|RegisterX:port1reg                                                                         ; work         ;
;       |SPI_REGS:spi_regs|                     ; 42 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs                                                                          ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  User-Encoded
+------------------------------------+
; State Machine - |Ozy_Janus|CCstate ;
+------------+-----------+-----------+
; Name       ; CCstate~6 ; CCstate~5 ;
+------------+-----------+-----------+
; CCstate.00 ; 0         ; 0         ;
; CCstate.01 ; 0         ; 1         ;
; CCstate.10 ; 1         ; 0         ;
+------------+-----------+-----------+


Encoding Type:  User-Encoded
+------------------------------------------------------------+
; State Machine - |Ozy_Janus|state_PWM                       ;
+-----------------+--------------+-------------+-------------+
; Name            ; state_PWM~10 ; state_PWM~9 ; state_PWM~8 ;
+-----------------+--------------+-------------+-------------+
; state_PWM.00000 ; 0            ; 0           ; 0           ;
; state_PWM.00001 ; 0            ; 0           ; 1           ;
; state_PWM.00010 ; 0            ; 1           ; 0           ;
; state_PWM.00011 ; 0            ; 1           ; 1           ;
; state_PWM.00100 ; 1            ; 0           ; 0           ;
; state_PWM.00101 ; 1            ; 0           ; 1           ;
+-----------------+--------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Ozy_Janus|state_sync                         ;
+-----------------+---------------+--------------+--------------+
; Name            ; state_sync~10 ; state_sync~9 ; state_sync~8 ;
+-----------------+---------------+--------------+--------------+
; state_sync.0000 ; 0             ; 0            ; 0            ;
; state_sync.0001 ; 0             ; 0            ; 1            ;
; state_sync.0010 ; 0             ; 1            ; 0            ;
; state_sync.0011 ; 0             ; 1            ; 1            ;
; state_sync.0100 ; 1             ; 0            ; 0            ;
+-----------------+---------------+--------------+--------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state ;
+---------------+-------------+-------------+-------------+
; Name          ; TLV_state~7 ; TLV_state~6 ; TLV_state~5 ;
+---------------+-------------+-------------+-------------+
; TLV_state.000 ; 0           ; 0           ; 0           ;
; TLV_state.001 ; 0           ; 0           ; 1           ;
; TLV_state.010 ; 0           ; 1           ; 0           ;
; TLV_state.011 ; 0           ; 1           ; 1           ;
; TLV_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Ozy_Janus|I2SAudioOut:I2SAO|TLV_state  ;
+---------------+-------------+-------------+-------------+
; Name          ; TLV_state~7 ; TLV_state~6 ; TLV_state~5 ;
+---------------+-------------+-------------+-------------+
; TLV_state.000 ; 0           ; 0           ; 0           ;
; TLV_state.001 ; 0           ; 0           ; 1           ;
; TLV_state.010 ; 0           ; 1           ; 0           ;
; TLV_state.011 ; 0           ; 1           ; 1           ;
; TLV_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0] ; yes                                                              ; yes                                        ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Tx_control_4[0..7]                                                                                           ; Stuck at GND due to stuck port data_in ;
; Tx_control_2[0..7]                                                                                           ; Stuck at GND due to stuck port data_in ;
; Tx_control_1[0..7]                                                                                           ; Stuck at GND due to stuck port data_in ;
; Tx_control_0[2..7]                                                                                           ; Stuck at GND due to stuck port data_in ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa0  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9  ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10 ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11 ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|parity_ff     ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa0  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa1  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa2  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa3  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa4  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa5  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa6  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa7  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa8  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa9  ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa10 ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa11 ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa12 ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|parity_ff     ; Lost fanout                            ;
; clock_s[3]                                                                                                   ; Stuck at GND due to stuck port data_in ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[11]            ; Lost fanout                            ;
; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[11]            ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[12]             ; Lost fanout                            ;
; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[12]             ; Lost fanout                            ;
; FIFO_ADR[0]~reg0                                                                                             ; Stuck at GND due to stuck port data_in ;
; state_PWM~11                                                                                                 ; Lost fanout                            ;
; state_PWM~12                                                                                                 ; Lost fanout                            ;
; state_sync~11                                                                                                ; Lost fanout                            ;
; Total Number of Removed Registers = 66                                                                       ;                                        ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1049  ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 464   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Ozy_Janus|division:division_phoenix|qr[88]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Ozy_Janus|loop_counter[3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Ozy_Janus|debounce:de_dot|count[3]                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Ozy_Janus|debounce:de_PTT|count[10]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Ozy_Janus|debounce:de_dash|count[7]                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Ozy_Janus|CCcount[1]                                              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Ozy_Janus|FIFO_ADR[1]~reg0                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Ozy_Janus|I2SAudioOut:I2SIQO|data[1]                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Ozy_Janus|I2SAudioOut:I2SAO|data[12]                              ;
; 128:1              ; 4 bits    ; 340 LEs       ; 32 LEs               ; 308 LEs                ; Yes        ; |Ozy_Janus|AD_state[5]                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Ozy_Janus|I2SAudioOut:I2SIQO|bit_count[0]                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Ozy_Janus|I2SAudioOut:I2SAO|bit_count[3]                          ;
; 66:1               ; 7 bits    ; 308 LEs       ; 21 LEs               ; 287 LEs                ; Yes        ; |Ozy_Janus|gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ;
; 128:1              ; 5 bits    ; 425 LEs       ; 10 LEs               ; 415 LEs                ; Yes        ; |Ozy_Janus|register[5]                                             ;
; 130:1              ; 7 bits    ; 602 LEs       ; 28 LEs               ; 574 LEs                ; Yes        ; |Ozy_Janus|register[10]                                            ;
; 130:1              ; 2 bits    ; 172 LEs       ; 6 LEs                ; 166 LEs                ; Yes        ; |Ozy_Janus|register[0]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for clocks:clocks|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+----------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe12|dffe13a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                         ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_f2c:wrptr_gp ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                            ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                             ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                            ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                             ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                         ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                            ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                             ;
+-----------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|SPI_REGS:spi_regs ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port0reg ;
+----------------+---------+-------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                              ;
+----------------+---------+-------------------------------------------------------------------+
; my_address     ; 0000001 ; Unsigned Binary                                                   ;
; WIDTH          ; 8       ; Signed Integer                                                    ;
+----------------+---------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port1reg ;
+----------------+---------+-------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                              ;
+----------------+---------+-------------------------------------------------------------------+
; my_address     ; 0000010 ; Unsigned Binary                                                   ;
; WIDTH          ; 8       ; Signed Integer                                                    ;
+----------------+---------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_control:gpio_controlSDR|RegisterX:port2reg ;
+----------------+---------+-------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                              ;
+----------------+---------+-------------------------------------------------------------------+
; my_address     ; 0000011 ; Unsigned Binary                                                   ;
; WIDTH          ; 8       ; Signed Integer                                                    ;
+----------------+---------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:clocks|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                  ;
+------------------------+-------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 8           ; Signed Integer                                        ;
; LPM_DIRECTION          ; UP          ; Untyped                                               ;
; LPM_MODULUS            ; 0           ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                               ;
; LABWIDE_SCLR           ; ON          ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                               ;
; CBXI_PARAMETER         ; cntr_skh    ; Untyped                                               ;
+------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                               ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                               ;
; LPM_WIDTHU              ; 12          ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_qqj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_17m1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dot ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dash ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 18    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 2                                       ;
; Entity Instance            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 16                                      ;
;     -- LPM_NUMWORDS        ; 4096                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
; Entity Instance            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 16                                      ;
;     -- LPM_NUMWORDS        ; 2048                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "division:division_phoenix" ;
+-----------------+-------+----------+------------------+
; Port            ; Type  ; Severity ; Details          ;
+-----------------+-------+----------+------------------+
; divider[28..26] ; Input ; Info     ; Stuck at VCC     ;
; divider[24..22] ; Input ; Info     ; Stuck at VCC     ;
; divider[19..18] ; Input ; Info     ; Stuck at VCC     ;
; divider[14..13] ; Input ; Info     ; Stuck at VCC     ;
; divider[31..29] ; Input ; Info     ; Stuck at GND     ;
; divider[21..20] ; Input ; Info     ; Stuck at GND     ;
; divider[12..11] ; Input ; Info     ; Stuck at GND     ;
; divider[7..0]   ; Input ; Info     ; Stuck at GND     ;
; divider[25]     ; Input ; Info     ; Stuck at GND     ;
; divider[17]     ; Input ; Info     ; Stuck at GND     ;
; divider[16]     ; Input ; Info     ; Stuck at VCC     ;
; divider[15]     ; Input ; Info     ; Stuck at GND     ;
; divider[10]     ; Input ; Info     ; Stuck at VCC     ;
; divider[9]      ; Input ; Info     ; Stuck at GND     ;
; divider[8]      ; Input ; Info     ; Stuck at VCC     ;
+-----------------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo:Tx_fifo"                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rdreq         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; wrusedw[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; aclr          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wrfull        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx_fifo"                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:clocks"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port2reg" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; OUT     ; Output ; Info     ; Explicitly unconnected                        ;
; CHANGED ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port1reg" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; CHANGED ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_control:gpio_controlSDR|RegisterX:port0reg" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; CHANGED ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; GPReg3 ; Input ; Info     ; Explicitly unconnected                         ;
; GPReg4 ; Input ; Info     ; Explicitly unconnected                         ;
; GPReg5 ; Input ; Info     ; Explicitly unconnected                         ;
; GPReg6 ; Input ; Info     ; Explicitly unconnected                         ;
; GPReg7 ; Input ; Info     ; Explicitly unconnected                         ;
+--------+-------+----------+------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 11:37:10 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy_Janus -c Ozy_Janus
Info: Found 1 design units, including 1 entities, in source file division.v
    Info: Found entity 1: division
Info: Found 1 design units, including 1 entities, in source file SPI.v
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file LPF_select.v
    Info: Found entity 1: LPF_select
Info: Found 1 design units, including 1 entities, in source file RegisterX.v
    Info: Found entity 1: RegisterX
Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v
    Info: Found entity 1: SPI_REGS
Info: Found 1 design units, including 1 entities, in source file gpio_control.v
    Info: Found entity 1: gpio_control
Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v
    Info: Found entity 1: Tx_fifo
Info: Found 1 design units, including 1 entities, in source file clocks.v
    Info: Found entity 1: clocks
Info: Found 1 design units, including 1 entities, in source file debounce.v
    Info: Found entity 1: debounce
Info: Found 1 design units, including 1 entities, in source file DigAudioOut48k16bI2S.v
    Info: Found entity 1: I2SAudioOut
Info: Found 1 design units, including 1 entities, in source file Ozy_Janus.v
    Info: Found entity 1: Ozy_Janus
Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v
    Info: Found entity 1: Rx_fifo
Info: Found 1 design units, including 1 entities, in source file HPF_select.v
    Info: Found entity 1: HPF_select
Info: Found 1 design units, including 1 entities, in source file clock_det.v
    Info: Found entity 1: clock_det
Info: Found 1 design units, including 1 entities, in source file flash.v
    Info: Found entity 1: flash
Info: Elaborating entity "Ozy_Janus" for the top level hierarchy
Info: Elaborating entity "gpio_control" for hierarchy "gpio_control:gpio_controlSDR"
Info: Elaborating entity "SPI_REGS" for hierarchy "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs"
Info: Elaborating entity "RegisterX" for hierarchy "gpio_control:gpio_controlSDR|RegisterX:port0reg"
Info: Elaborating entity "RegisterX" for hierarchy "gpio_control:gpio_controlSDR|RegisterX:port1reg"
Info: Elaborating entity "RegisterX" for hierarchy "gpio_control:gpio_controlSDR|RegisterX:port2reg"
Info: Elaborating entity "clocks" for hierarchy "clocks:clocks"
Info: Elaborating entity "lpm_counter" for hierarchy "clocks:clocks|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "clocks:clocks|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "clocks:clocks|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "8"
Info: Found 1 design units, including 1 entities, in source file db/cntr_skh.tdf
    Info: Found entity 1: cntr_skh
Info: Elaborating entity "cntr_skh" for hierarchy "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated"
Info: Elaborating entity "clock_det" for hierarchy "clock_det:janus_clock"
Info: Elaborating entity "flash" for hierarchy "flash:flash_LED"
Info: Elaborating entity "Rx_fifo" for hierarchy "Rx_fifo:Rx_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info: Parameter "lpm_numwords" = "4096"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "12"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qqj1.tdf
    Info: Found entity 1: dcfifo_qqj1
Info: Elaborating entity "dcfifo_qqj1" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf
    Info: Found entity 1: a_gray2bin_ndb
Info: Elaborating entity "a_gray2bin_ndb" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_gray2bin_ndb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r96.tdf
    Info: Found entity 1: a_graycounter_r96
Info: Elaborating entity "a_graycounter_r96" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf
    Info: Found entity 1: a_graycounter_g2c
Info: Elaborating entity "a_graycounter_g2c" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f2c.tdf
    Info: Found entity 1: a_graycounter_f2c
Info: Elaborating entity "a_graycounter_f2c" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_f2c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vpu.tdf
    Info: Found entity 1: altsyncram_vpu
Info: Elaborating entity "altsyncram_vpu" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aec1.tdf
    Info: Found entity 1: altsyncram_aec1
Info: Elaborating entity "altsyncram_aec1" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info: Found entity 1: dffpipe_c2e
Info: Elaborating entity "dffpipe_c2e" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c2e:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info: Found entity 1: dffpipe_c09
Info: Elaborating entity "dffpipe_c09" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jv7.tdf
    Info: Found entity 1: alt_synch_pipe_jv7
Info: Elaborating entity "alt_synch_pipe_jv7" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info: Found entity 1: dffpipe_d09
Info: Elaborating entity "dffpipe_d09" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kv7.tdf
    Info: Found entity 1: alt_synch_pipe_kv7
Info: Elaborating entity "alt_synch_pipe_kv7" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info: Found entity 1: dffpipe_e09
Info: Elaborating entity "dffpipe_e09" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf
    Info: Found entity 1: cmpr_836
Info: Elaborating entity "cmpr_836" for hierarchy "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|cmpr_836:rdempty_eq_comp"
Info: Elaborating entity "Tx_fifo" for hierarchy "Tx_fifo:Tx_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_17m1.tdf
    Info: Found entity 1: dcfifo_17m1
Info: Elaborating entity "dcfifo_17m1" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_mdb.tdf
    Info: Found entity 1: a_gray2bin_mdb
Info: Elaborating entity "a_gray2bin_mdb" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf
    Info: Found entity 1: a_graycounter_q96
Info: Elaborating entity "a_graycounter_q96" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_q96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf
    Info: Found entity 1: a_graycounter_hgc
Info: Elaborating entity "a_graycounter_hgc" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info: Found entity 1: a_graycounter_ggc
Info: Elaborating entity "a_graycounter_ggc" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rr61.tdf
    Info: Found entity 1: altsyncram_rr61
Info: Elaborating entity "altsyncram_rr61" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_72f1.tdf
    Info: Found entity 1: altsyncram_72f1
Info: Elaborating entity "altsyncram_72f1" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info: Found entity 1: dffpipe_ahe
Info: Elaborating entity "dffpipe_ahe" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_ahe:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf
    Info: Found entity 1: alt_synch_pipe_tdb
Info: Elaborating entity "alt_synch_pipe_tdb" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info: Found entity 1: dffpipe_9d9
Info: Elaborating entity "dffpipe_9d9" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info: Found entity 1: alt_synch_pipe_1e8
Info: Elaborating entity "alt_synch_pipe_1e8" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf
    Info: Found entity 1: cmpr_736
Info: Elaborating entity "cmpr_736" for hierarchy "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|cmpr_736:rdempty_eq_comp"
Info: Elaborating entity "division" for hierarchy "division:division_phoenix"
Info: Elaborating entity "I2SAudioOut" for hierarchy "I2SAudioOut:I2SAO"
Info: Elaborating entity "debounce" for hierarchy "debounce:de_PTT"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer CLK_MCLK~6
    Warning: Found clock multiplexer CLK_MCLK~5
    Warning: Found clock multiplexer CLK_MCLK~4
    Warning: Found clock multiplexer CLK_MCLK~3
    Warning: Found clock multiplexer BCLK~2
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver.
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO[0]~synth"
    Warning: Node "GPIO[1]~synth"
    Warning: Node "GPIO[2]~synth"
    Warning: Node "GPIO[3]~synth"
    Warning: Node "GPIO[4]~synth"
    Warning: Node "GPIO[5]~synth"
    Warning: Node "GPIO[6]~synth"
    Warning: Node "GPIO[7]~synth"
    Warning: Node "GPIO[8]~synth"
    Warning: Node "GPIO[9]~synth"
    Warning: Node "GPIO[10]~synth"
    Warning: Node "GPIO[11]~synth"
    Warning: Node "GPIO[12]~synth"
    Warning: Node "GPIO[13]~synth"
    Warning: Node "GPIO[14]~synth"
    Warning: Node "GPIO[15]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PKEND" is stuck at VCC
    Warning (13410): Pin "FIFO_ADR[0]" is stuck at GND
    Warning (13410): Pin "GPIO_nIOE" is stuck at GND
Info: 34 registers lost all their fanouts during netlist optimizations. The first 34 are displayed below.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa10" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa11" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_hgc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa10" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa11" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|counter_ffa12" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_g2c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_brp|dffe8a[12]" lost all its fanouts during netlist optimizations.
    Info: Register "state_PWM~11" lost all its fanouts during netlist optimizations.
    Info: Register "state_PWM~12" lost all its fanouts during netlist optimizations.
    Info: Register "state_sync~11" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FLAGB"
Info: Implemented 1692 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 28 output pins
    Info: Implemented 41 bidirectional pins
    Info: Implemented 1571 logic cells
    Info: Implemented 32 RAM segments
Info: Generated suppressed messages file C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/Ozy_Janus.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Sun Jul 19 11:37:21 2009
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/Phoenix/Ozy_Janus for Phoenix/Ozy_Janus.map.smsg.


