
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _635_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _635_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _639_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _639_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _640_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _640_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _641_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _641_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _643_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _643_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _644_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _644_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _644_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _645_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _645_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294607    6.192472    6.192472 ^ _635_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294607    0.000000    6.192472 ^ _410_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _175_ (net)
                      1.020214    0.000000    6.580346 ^ _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563460    7.143806 ^ _411_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.242634    0.000000    7.143806 ^ _635_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143806   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143806   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993924   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.656613    0.482824    5.086172 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.656613    0.000000    5.086172 ^ _641_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.086172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.691725   19.058277   library setup time
                                             19.058277   data required time
---------------------------------------------------------------------------------------------
                                             19.058277   data required time
                                             -5.086172   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972106   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320618    0.862480    5.032606 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320618    0.000000    5.032606 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.032606   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628461   19.121540   library setup time
                                             19.121540   data required time
---------------------------------------------------------------------------------------------
                                             19.121540   data required time
                                             -5.032606   data arrival time
---------------------------------------------------------------------------------------------
                                             14.088935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.423702    0.000000    4.982141 ^ _640_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.423702    0.000000    4.982141 ^ _643_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.427896    0.372411    4.975759 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.427896    0.000000    4.975759 ^ _639_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975759   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650731   19.099270   library setup time
                                             19.099270   data required time
---------------------------------------------------------------------------------------------
                                             19.099270   data required time
                                             -4.975759   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123511   slack (MET)



