// Seed: 2336044394
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    output uwire id_7,
    output tri0 id_8,
    output wand id_9,
    output tri0 id_10,
    output logic id_11,
    input wand id_12
);
  assign id_11 = id_5(1'b0, id_0, 1'b0 / !id_4, id_0, id_1, 1, id_10++) - 1;
  wire id_14 = 1;
  always @(posedge id_0) begin
    id_11 <= 1;
  end
  module_0(
      id_14
  );
  always if (1) assume (id_5);
endmodule
