
oscar_deployment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000369c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800383c  0800383c  0001383c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003918  08003918  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003920  08003920  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000105c  20000070  08003998  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010cc  08003998  000210cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008762  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017f0  00000000  00000000  00028802  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000740  00000000  00000000  00029ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000678  00000000  00000000  0002a738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000047f1  00000000  00000000  0002adb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006796  00000000  00000000  0002f5a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008650e  00000000  00000000  00035d37  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bc245  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000232c  00000000  00000000  000bc2c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003824 	.word	0x08003824

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003824 	.word	0x08003824

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fb11 	bl	8000bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f857 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f8dd 	bl	800074c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000592:	f000 f8b1 	bl	80006f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t debugMsg[] = "hi\n";
 8000596:	4b1f      	ldr	r3, [pc, #124]	; (8000614 <main+0x94>)
 8000598:	607b      	str	r3, [r7, #4]

  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); // flag receive
 800059a:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <main+0x98>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	68da      	ldr	r2, [r3, #12]
 80005a0:	4b1d      	ldr	r3, [pc, #116]	; (8000618 <main+0x98>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f042 0220 	orr.w	r2, r2, #32
 80005a8:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC); // flat Tx_IT
 80005aa:	4b1b      	ldr	r3, [pc, #108]	; (8000618 <main+0x98>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	68da      	ldr	r2, [r3, #12]
 80005b0:	4b19      	ldr	r3, [pc, #100]	; (8000618 <main+0x98>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80005b8:	60da      	str	r2, [r3, #12]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_UART_Transmit_IT(&huart2, (uint8_t*)setupInitMsg, sizeof(setupInitMsg));
 80005ba:	2213      	movs	r2, #19
 80005bc:	4917      	ldr	r1, [pc, #92]	; (800061c <main+0x9c>)
 80005be:	4816      	ldr	r0, [pc, #88]	; (8000618 <main+0x98>)
 80005c0:	f001 fb7a 	bl	8001cb8 <HAL_UART_Transmit_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   HAL_UART_Receive_IT(&huart2, &bufferRx[0], 5);
 80005c4:	2205      	movs	r2, #5
 80005c6:	4916      	ldr	r1, [pc, #88]	; (8000620 <main+0xa0>)
 80005c8:	4813      	ldr	r0, [pc, #76]	; (8000618 <main+0x98>)
 80005ca:	f001 fbba 	bl	8001d42 <HAL_UART_Receive_IT>
	    // Magic pixie dust
	   if (UartReady != SET) {
 80005ce:	4b15      	ldr	r3, [pc, #84]	; (8000624 <main+0xa4>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00f      	beq.n	80005f8 <main+0x78>
      /* do shit all... The Part When UART interrupt is not triggered  */
      //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2120      	movs	r1, #32
 80005dc:	4812      	ldr	r0, [pc, #72]	; (8000628 <main+0xa8>)
 80005de:	f000 fe2f 	bl	8001240 <HAL_GPIO_WritePin>
      if(newData == TRUE){
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <main+0xac>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d002      	beq.n	80005f0 <main+0x70>
        //parseData(commBuff);
        //regensplines
        //interpolate splines 
        // fire to gimbal 
        newData = FALSE;
 80005ea:	4b10      	ldr	r3, [pc, #64]	; (800062c <main+0xac>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
      }
      
      
      // Find sleep functionality later and replace this here ...
      HAL_Delay(100000); // MS 
 80005f0:	480f      	ldr	r0, [pc, #60]	; (8000630 <main+0xb0>)
 80005f2:	f000 fb4d 	bl	8000c90 <HAL_Delay>
      continue;
 80005f6:	e00c      	b.n	8000612 <main+0x92>
	    }
	   else {
       // The part when UART was triggered. 
	        UartReady = RESET;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <main+0xa4>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
	        printf("command buffer is %s", commBuff);
 80005fe:	490d      	ldr	r1, [pc, #52]	; (8000634 <main+0xb4>)
 8000600:	480d      	ldr	r0, [pc, #52]	; (8000638 <main+0xb8>)
 8000602:	f002 fa2b 	bl	8002a5c <iprintf>
	        memset(commBuff,0,sizeof(commBuff));
 8000606:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800060a:	2100      	movs	r1, #0
 800060c:	4809      	ldr	r0, [pc, #36]	; (8000634 <main+0xb4>)
 800060e:	f002 fa1d 	bl	8002a4c <memset>
	   HAL_UART_Receive_IT(&huart2, &bufferRx[0], 5);
 8000612:	e7d7      	b.n	80005c4 <main+0x44>
 8000614:	000a6968 	.word	0x000a6968
 8000618:	20001084 	.word	0x20001084
 800061c:	08003854 	.word	0x08003854
 8000620:	20000c9c 	.word	0x20000c9c
 8000624:	2000008d 	.word	0x2000008d
 8000628:	40020000 	.word	0x40020000
 800062c:	2000008c 	.word	0x2000008c
 8000630:	000186a0 	.word	0x000186a0
 8000634:	200000a4 	.word	0x200000a4
 8000638:	0800383c 	.word	0x0800383c

0800063c <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */

void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	; 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f002 f9fe 	bl	8002a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <SystemClock_Config+0xb4>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <SystemClock_Config+0xb4>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <SystemClock_Config+0xb4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b1c      	ldr	r3, [pc, #112]	; (80006f4 <SystemClock_Config+0xb8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a1b      	ldr	r2, [pc, #108]	; (80006f4 <SystemClock_Config+0xb8>)
 8000686:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <SystemClock_Config+0xb8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000698:	2302      	movs	r3, #2
 800069a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a0:	2310      	movs	r3, #16
 80006a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 0320 	add.w	r3, r7, #32
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fde1 	bl	8001274 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006b8:	f000 f87a 	bl	80007b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 f83c 	bl	8001754 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006e2:	f000 f865 	bl	80007b0 <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	; 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40007000 	.word	0x40007000

080006f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006fc:	4b11      	ldr	r3, [pc, #68]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 80006fe:	4a12      	ldr	r2, [pc, #72]	; (8000748 <MX_USART2_UART_Init+0x50>)
 8000700:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000702:	4b10      	ldr	r3, [pc, #64]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 8000704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000708:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000710:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000716:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 800071e:	220c      	movs	r2, #12
 8000720:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000722:	4b08      	ldr	r3, [pc, #32]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072e:	4805      	ldr	r0, [pc, #20]	; (8000744 <MX_USART2_UART_Init+0x4c>)
 8000730:	f001 f9dc 	bl	8001aec <HAL_UART_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800073a:	f000 f839 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20001084 	.word	0x20001084
 8000748:	40004400 	.word	0x40004400

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000760:	2300      	movs	r3, #0
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	4b10      	ldr	r3, [pc, #64]	; (80007a8 <MX_GPIO_Init+0x5c>)
 8000766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000768:	4a0f      	ldr	r2, [pc, #60]	; (80007a8 <MX_GPIO_Init+0x5c>)
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	6313      	str	r3, [r2, #48]	; 0x30
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <MX_GPIO_Init+0x5c>)
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	f003 0301 	and.w	r3, r3, #1
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800077c:	2200      	movs	r2, #0
 800077e:	2120      	movs	r1, #32
 8000780:	480a      	ldr	r0, [pc, #40]	; (80007ac <MX_GPIO_Init+0x60>)
 8000782:	f000 fd5d 	bl	8001240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000786:	2320      	movs	r3, #32
 8000788:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078a:	2301      	movs	r3, #1
 800078c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	4619      	mov	r1, r3
 800079a:	4804      	ldr	r0, [pc, #16]	; (80007ac <MX_GPIO_Init+0x60>)
 800079c:	f000 fbce 	bl	8000f3c <HAL_GPIO_Init>

}
 80007a0:	bf00      	nop
 80007a2:	3718      	adds	r7, #24
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40020000 	.word	0x40020000

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <HAL_MspInit+0x4c>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	4a0f      	ldr	r2, [pc, #60]	; (800080c <HAL_MspInit+0x4c>)
 80007d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d4:	6453      	str	r3, [r2, #68]	; 0x44
 80007d6:	4b0d      	ldr	r3, [pc, #52]	; (800080c <HAL_MspInit+0x4c>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <HAL_MspInit+0x4c>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	4a08      	ldr	r2, [pc, #32]	; (800080c <HAL_MspInit+0x4c>)
 80007ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f0:	6413      	str	r3, [r2, #64]	; 0x40
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <HAL_MspInit+0x4c>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a1d      	ldr	r2, [pc, #116]	; (80008a4 <HAL_UART_MspInit+0x94>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d133      	bne.n	800089a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <HAL_UART_MspInit+0x98>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083a:	4a1b      	ldr	r2, [pc, #108]	; (80008a8 <HAL_UART_MspInit+0x98>)
 800083c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000840:	6413      	str	r3, [r2, #64]	; 0x40
 8000842:	4b19      	ldr	r3, [pc, #100]	; (80008a8 <HAL_UART_MspInit+0x98>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <HAL_UART_MspInit+0x98>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a14      	ldr	r2, [pc, #80]	; (80008a8 <HAL_UART_MspInit+0x98>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_UART_MspInit+0x98>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800086a:	230c      	movs	r3, #12
 800086c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000876:	2303      	movs	r3, #3
 8000878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800087a:	2307      	movs	r3, #7
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4619      	mov	r1, r3
 8000884:	4809      	ldr	r0, [pc, #36]	; (80008ac <HAL_UART_MspInit+0x9c>)
 8000886:	f000 fb59 	bl	8000f3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	2026      	movs	r0, #38	; 0x26
 8000890:	f000 fafb 	bl	8000e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000894:	2026      	movs	r0, #38	; 0x26
 8000896:	f000 fb14 	bl	8000ec2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800089a:	bf00      	nop
 800089c:	3728      	adds	r7, #40	; 0x28
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40004400 	.word	0x40004400
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40020000 	.word	0x40020000

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <HardFault_Handler+0x4>

080008c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c8:	e7fe      	b.n	80008c8 <MemManage_Handler+0x4>

080008ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ce:	e7fe      	b.n	80008ce <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 f9a4 	bl	8000c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}

0800090c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000910:	4819      	ldr	r0, [pc, #100]	; (8000978 <USART2_IRQHandler+0x6c>)
 8000912:	f001 fa6b 	bl	8001dec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)bufferRx, 1 );
 8000916:	2201      	movs	r2, #1
 8000918:	4918      	ldr	r1, [pc, #96]	; (800097c <USART2_IRQHandler+0x70>)
 800091a:	4817      	ldr	r0, [pc, #92]	; (8000978 <USART2_IRQHandler+0x6c>)
 800091c:	f001 fa11 	bl	8001d42 <HAL_UART_Receive_IT>
   // write the bytes to our Command buffer
   commBuff[commBuff_index] = bufferRx[0];
 8000920:	4b17      	ldr	r3, [pc, #92]	; (8000980 <USART2_IRQHandler+0x74>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a15      	ldr	r2, [pc, #84]	; (800097c <USART2_IRQHandler+0x70>)
 8000926:	7811      	ldrb	r1, [r2, #0]
 8000928:	4a16      	ldr	r2, [pc, #88]	; (8000984 <USART2_IRQHandler+0x78>)
 800092a:	54d1      	strb	r1, [r2, r3]
   if (bufferRx[0] == '\r' || bufferRx[0] == '\n')
 800092c:	4b13      	ldr	r3, [pc, #76]	; (800097c <USART2_IRQHandler+0x70>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b0d      	cmp	r3, #13
 8000932:	d003      	beq.n	800093c <USART2_IRQHandler+0x30>
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <USART2_IRQHandler+0x70>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b0a      	cmp	r3, #10
 800093a:	d116      	bne.n	800096a <USART2_IRQHandler+0x5e>
   {
       UartReady = SET;
 800093c:	4b12      	ldr	r3, [pc, #72]	; (8000988 <USART2_IRQHandler+0x7c>)
 800093e:	2201      	movs	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit(&huart2, (uint8_t*)commBuff, 500, 100);
 8000942:	2364      	movs	r3, #100	; 0x64
 8000944:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000948:	490e      	ldr	r1, [pc, #56]	; (8000984 <USART2_IRQHandler+0x78>)
 800094a:	480b      	ldr	r0, [pc, #44]	; (8000978 <USART2_IRQHandler+0x6c>)
 800094c:	f001 f91b 	bl	8001b86 <HAL_UART_Transmit>
       sent_index=commBuff_index;
 8000950:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <USART2_IRQHandler+0x74>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a0d      	ldr	r2, [pc, #52]	; (800098c <USART2_IRQHandler+0x80>)
 8000956:	6013      	str	r3, [r2, #0]
       bufferRx[0] = '\0';
 8000958:	4b08      	ldr	r3, [pc, #32]	; (800097c <USART2_IRQHandler+0x70>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
       commBuff_index = 0;
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <USART2_IRQHandler+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
       newData = TRUE;  
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <USART2_IRQHandler+0x84>)
 8000966:	2201      	movs	r2, #1
 8000968:	701a      	strb	r2, [r3, #0]
   }
   // use normal transmit (not transmit_IT) so we don't
   // get duplicates in the buffer
   // TODO - stop using this dirty hack...
   //HAL_UART_Transmit(&huart2, bufferRx, 5,100);
   commBuff_index++;
 800096a:	4b05      	ldr	r3, [pc, #20]	; (8000980 <USART2_IRQHandler+0x74>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a03      	ldr	r2, [pc, #12]	; (8000980 <USART2_IRQHandler+0x74>)
 8000972:	6013      	str	r3, [r2, #0]
  /* USER CODE END USART2_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20001084 	.word	0x20001084
 800097c:	20000c9c 	.word	0x20000c9c
 8000980:	20000094 	.word	0x20000094
 8000984:	200000a4 	.word	0x200000a4
 8000988:	2000008d 	.word	0x2000008d
 800098c:	20000090 	.word	0x20000090
 8000990:	2000008c 	.word	0x2000008c

08000994 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <ITM_SendChar+0x48>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <ITM_SendChar+0x48>)
 80009a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009a8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80009aa:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <ITM_SendChar+0x4c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a0c      	ldr	r2, [pc, #48]	; (80009e0 <ITM_SendChar+0x4c>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80009b6:	bf00      	nop
 80009b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d0f8      	beq.n	80009b8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80009c6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	6013      	str	r3, [r2, #0]
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000edfc 	.word	0xe000edfc
 80009e0:	e0000e00 	.word	0xe0000e00

080009e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e00a      	b.n	8000a0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009f6:	f3af 8000 	nop.w
 80009fa:	4601      	mov	r1, r0
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	60ba      	str	r2, [r7, #8]
 8000a02:	b2ca      	uxtb	r2, r1
 8000a04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbf0      	blt.n	80009f6 <_read+0x12>
	}

return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b086      	sub	sp, #24
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	e009      	b.n	8000a44 <_write+0x26>
	{
		/*__io_putchar(*ptr++);*/
		ITM_SendChar(*ptr++);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	1c5a      	adds	r2, r3, #1
 8000a34:	60ba      	str	r2, [r7, #8]
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ffab 	bl	8000994 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	3301      	adds	r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697a      	ldr	r2, [r7, #20]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dbf1      	blt.n	8000a30 <_write+0x12>
	}
	return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <_close>:

int _close(int file)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b083      	sub	sp, #12
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
 8000a76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a7e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <_isatty>:

int _isatty(int file)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b083      	sub	sp, #12
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
	return 1;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	return 0;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <_sbrk>:
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	4a14      	ldr	r2, [pc, #80]	; (8000b1c <_sbrk+0x5c>)
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <_sbrk+0x60>)
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <_sbrk+0x22>
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <_sbrk+0x64>)
 8000ade:	4a12      	ldr	r2, [pc, #72]	; (8000b28 <_sbrk+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d207      	bcs.n	8000b00 <_sbrk+0x40>
 8000af0:	f001 ff82 	bl	80029f8 <__errno>
 8000af4:	4602      	mov	r2, r0
 8000af6:	230c      	movs	r3, #12
 8000af8:	6013      	str	r3, [r2, #0]
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295
 8000afe:	e009      	b.n	8000b14 <_sbrk+0x54>
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <_sbrk+0x64>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <_sbrk+0x64>)
 8000b10:	6013      	str	r3, [r2, #0]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4618      	mov	r0, r3
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20020000 	.word	0x20020000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	20000098 	.word	0x20000098
 8000b28:	200010d0 	.word	0x200010d0

08000b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b30:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <SystemInit+0x28>)
 8000b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b36:	4a07      	ldr	r2, [pc, #28]	; (8000b54 <SystemInit+0x28>)
 8000b38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <SystemInit+0x28>)
 8000b42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b46:	609a      	str	r2, [r3, #8]
#endif
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <Reset_Handler>:
 8000b58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b90 <LoopFillZerobss+0x14>
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	e003      	b.n	8000b68 <LoopCopyDataInit>

08000b60 <CopyDataInit>:
 8000b60:	4b0c      	ldr	r3, [pc, #48]	; (8000b94 <LoopFillZerobss+0x18>)
 8000b62:	585b      	ldr	r3, [r3, r1]
 8000b64:	5043      	str	r3, [r0, r1]
 8000b66:	3104      	adds	r1, #4

08000b68 <LoopCopyDataInit>:
 8000b68:	480b      	ldr	r0, [pc, #44]	; (8000b98 <LoopFillZerobss+0x1c>)
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <LoopFillZerobss+0x20>)
 8000b6c:	1842      	adds	r2, r0, r1
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d3f6      	bcc.n	8000b60 <CopyDataInit>
 8000b72:	4a0b      	ldr	r2, [pc, #44]	; (8000ba0 <LoopFillZerobss+0x24>)
 8000b74:	e002      	b.n	8000b7c <LoopFillZerobss>

08000b76 <FillZerobss>:
 8000b76:	2300      	movs	r3, #0
 8000b78:	f842 3b04 	str.w	r3, [r2], #4

08000b7c <LoopFillZerobss>:
 8000b7c:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <LoopFillZerobss+0x28>)
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d3f9      	bcc.n	8000b76 <FillZerobss>
 8000b82:	f7ff ffd3 	bl	8000b2c <SystemInit>
 8000b86:	f001 ff3d 	bl	8002a04 <__libc_init_array>
 8000b8a:	f7ff fcf9 	bl	8000580 <main>
 8000b8e:	4770      	bx	lr
 8000b90:	20020000 	.word	0x20020000
 8000b94:	08003928 	.word	0x08003928
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000070 	.word	0x20000070
 8000ba0:	20000070 	.word	0x20000070
 8000ba4:	200010cc 	.word	0x200010cc

08000ba8 <ADC_IRQHandler>:
 8000ba8:	e7fe      	b.n	8000ba8 <ADC_IRQHandler>
	...

08000bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <HAL_Init+0x40>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <HAL_Init+0x40>)
 8000bb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <HAL_Init+0x40>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a0a      	ldr	r2, [pc, #40]	; (8000bec <HAL_Init+0x40>)
 8000bc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <HAL_Init+0x40>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a07      	ldr	r2, [pc, #28]	; (8000bec <HAL_Init+0x40>)
 8000bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f000 f94d 	bl	8000e74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 f808 	bl	8000bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000be0:	f7ff fdee 	bl	80007c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40023c00 	.word	0x40023c00

08000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bf8:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <HAL_InitTick+0x54>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_InitTick+0x58>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4619      	mov	r1, r3
 8000c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 f965 	bl	8000ede <HAL_SYSTICK_Config>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e00e      	b.n	8000c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2b0f      	cmp	r3, #15
 8000c22:	d80a      	bhi.n	8000c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c24:	2200      	movs	r2, #0
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2c:	f000 f92d 	bl	8000e8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c30:	4a06      	ldr	r2, [pc, #24]	; (8000c4c <HAL_InitTick+0x5c>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c36:	2300      	movs	r3, #0
 8000c38:	e000      	b.n	8000c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000000 	.word	0x20000000
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	20000004 	.word	0x20000004

08000c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <HAL_IncTick+0x20>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_IncTick+0x24>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4413      	add	r3, r2
 8000c60:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <HAL_IncTick+0x24>)
 8000c62:	6013      	str	r3, [r2, #0]
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	20000008 	.word	0x20000008
 8000c74:	200010c4 	.word	0x200010c4

08000c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <HAL_GetTick+0x14>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	200010c4 	.word	0x200010c4

08000c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c98:	f7ff ffee 	bl	8000c78 <HAL_GetTick>
 8000c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ca8:	d005      	beq.n	8000cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <HAL_Delay+0x40>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	461a      	mov	r2, r3
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cb6:	bf00      	nop
 8000cb8:	f7ff ffde 	bl	8000c78 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d8f7      	bhi.n	8000cb8 <HAL_Delay+0x28>
  {
  }
}
 8000cc8:	bf00      	nop
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000008 	.word	0x20000008

08000cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cea:	68ba      	ldr	r2, [r7, #8]
 8000cec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d06:	4a04      	ldr	r2, [pc, #16]	; (8000d18 <__NVIC_SetPriorityGrouping+0x44>)
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	60d3      	str	r3, [r2, #12]
}
 8000d0c:	bf00      	nop
 8000d0e:	3714      	adds	r7, #20
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d20:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <__NVIC_GetPriorityGrouping+0x18>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	0a1b      	lsrs	r3, r3, #8
 8000d26:	f003 0307 	and.w	r3, r3, #7
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	db0b      	blt.n	8000d62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f003 021f 	and.w	r2, r3, #31
 8000d50:	4907      	ldr	r1, [pc, #28]	; (8000d70 <__NVIC_EnableIRQ+0x38>)
 8000d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d56:	095b      	lsrs	r3, r3, #5
 8000d58:	2001      	movs	r0, #1
 8000d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d62:	bf00      	nop
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000e100 	.word	0xe000e100

08000d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	6039      	str	r1, [r7, #0]
 8000d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	db0a      	blt.n	8000d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	490c      	ldr	r1, [pc, #48]	; (8000dc0 <__NVIC_SetPriority+0x4c>)
 8000d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d92:	0112      	lsls	r2, r2, #4
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	440b      	add	r3, r1
 8000d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d9c:	e00a      	b.n	8000db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	b2da      	uxtb	r2, r3
 8000da2:	4908      	ldr	r1, [pc, #32]	; (8000dc4 <__NVIC_SetPriority+0x50>)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	3b04      	subs	r3, #4
 8000dac:	0112      	lsls	r2, r2, #4
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	440b      	add	r3, r1
 8000db2:	761a      	strb	r2, [r3, #24]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	; 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	f1c3 0307 	rsb	r3, r3, #7
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	bf28      	it	cs
 8000de6:	2304      	movcs	r3, #4
 8000de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3304      	adds	r3, #4
 8000dee:	2b06      	cmp	r3, #6
 8000df0:	d902      	bls.n	8000df8 <NVIC_EncodePriority+0x30>
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3b03      	subs	r3, #3
 8000df6:	e000      	b.n	8000dfa <NVIC_EncodePriority+0x32>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43da      	mvns	r2, r3
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e10:	f04f 31ff 	mov.w	r1, #4294967295
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1a:	43d9      	mvns	r1, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e20:	4313      	orrs	r3, r2
         );
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3724      	adds	r7, #36	; 0x24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e40:	d301      	bcc.n	8000e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e42:	2301      	movs	r3, #1
 8000e44:	e00f      	b.n	8000e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e46:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <SysTick_Config+0x40>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4e:	210f      	movs	r1, #15
 8000e50:	f04f 30ff 	mov.w	r0, #4294967295
 8000e54:	f7ff ff8e 	bl	8000d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <SysTick_Config+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <SysTick_Config+0x40>)
 8000e60:	2207      	movs	r2, #7
 8000e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	e000e010 	.word	0xe000e010

08000e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ff29 	bl	8000cd4 <__NVIC_SetPriorityGrouping>
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b086      	sub	sp, #24
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	4603      	mov	r3, r0
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
 8000e96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9c:	f7ff ff3e 	bl	8000d1c <__NVIC_GetPriorityGrouping>
 8000ea0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	6978      	ldr	r0, [r7, #20]
 8000ea8:	f7ff ff8e 	bl	8000dc8 <NVIC_EncodePriority>
 8000eac:	4602      	mov	r2, r0
 8000eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff5d 	bl	8000d74 <__NVIC_SetPriority>
}
 8000eba:	bf00      	nop
 8000ebc:	3718      	adds	r7, #24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff31 	bl	8000d38 <__NVIC_EnableIRQ>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff ffa2 	bl	8000e30 <SysTick_Config>
 8000eec:	4603      	mov	r3, r0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d004      	beq.n	8000f14 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2280      	movs	r2, #128	; 0x80
 8000f0e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e00c      	b.n	8000f2e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2205      	movs	r2, #5
 8000f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f022 0201 	bic.w	r2, r2, #1
 8000f2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
 8000f56:	e159      	b.n	800120c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f58:	2201      	movs	r2, #1
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	f040 8148 	bne.w	8001206 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d00b      	beq.n	8000f96 <HAL_GPIO_Init+0x5a>
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d007      	beq.n	8000f96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f8a:	2b11      	cmp	r3, #17
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b12      	cmp	r3, #18
 8000f94:	d130      	bne.n	8000ff8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	091b      	lsrs	r3, r3, #4
 8000fe2:	f003 0201 	and.w	r2, r3, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	2203      	movs	r2, #3
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	689a      	ldr	r2, [r3, #8]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	2b02      	cmp	r3, #2
 800102e:	d003      	beq.n	8001038 <HAL_GPIO_Init+0xfc>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	2b12      	cmp	r3, #18
 8001036:	d123      	bne.n	8001080 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	08da      	lsrs	r2, r3, #3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001044:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	f003 0307 	and.w	r3, r3, #7
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	220f      	movs	r2, #15
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	691a      	ldr	r2, [r3, #16]
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	08da      	lsrs	r2, r3, #3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3208      	adds	r2, #8
 800107a:	69b9      	ldr	r1, [r7, #24]
 800107c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	2203      	movs	r2, #3
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	43db      	mvns	r3, r3
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4013      	ands	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 0203 	and.w	r2, r3, #3
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	f000 80a2 	beq.w	8001206 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b56      	ldr	r3, [pc, #344]	; (8001220 <HAL_GPIO_Init+0x2e4>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	4a55      	ldr	r2, [pc, #340]	; (8001220 <HAL_GPIO_Init+0x2e4>)
 80010cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d0:	6453      	str	r3, [r2, #68]	; 0x44
 80010d2:	4b53      	ldr	r3, [pc, #332]	; (8001220 <HAL_GPIO_Init+0x2e4>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010de:	4a51      	ldr	r2, [pc, #324]	; (8001224 <HAL_GPIO_Init+0x2e8>)
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	089b      	lsrs	r3, r3, #2
 80010e4:	3302      	adds	r3, #2
 80010e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0303 	and.w	r3, r3, #3
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	220f      	movs	r2, #15
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4013      	ands	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a48      	ldr	r2, [pc, #288]	; (8001228 <HAL_GPIO_Init+0x2ec>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d019      	beq.n	800113e <HAL_GPIO_Init+0x202>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a47      	ldr	r2, [pc, #284]	; (800122c <HAL_GPIO_Init+0x2f0>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d013      	beq.n	800113a <HAL_GPIO_Init+0x1fe>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a46      	ldr	r2, [pc, #280]	; (8001230 <HAL_GPIO_Init+0x2f4>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00d      	beq.n	8001136 <HAL_GPIO_Init+0x1fa>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a45      	ldr	r2, [pc, #276]	; (8001234 <HAL_GPIO_Init+0x2f8>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d007      	beq.n	8001132 <HAL_GPIO_Init+0x1f6>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a44      	ldr	r2, [pc, #272]	; (8001238 <HAL_GPIO_Init+0x2fc>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d101      	bne.n	800112e <HAL_GPIO_Init+0x1f2>
 800112a:	2304      	movs	r3, #4
 800112c:	e008      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800112e:	2307      	movs	r3, #7
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x204>
 8001132:	2303      	movs	r3, #3
 8001134:	e004      	b.n	8001140 <HAL_GPIO_Init+0x204>
 8001136:	2302      	movs	r3, #2
 8001138:	e002      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <HAL_GPIO_Init+0x204>
 800113e:	2300      	movs	r3, #0
 8001140:	69fa      	ldr	r2, [r7, #28]
 8001142:	f002 0203 	and.w	r2, r2, #3
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	4093      	lsls	r3, r2
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001150:	4934      	ldr	r1, [pc, #208]	; (8001224 <HAL_GPIO_Init+0x2e8>)
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	3302      	adds	r3, #2
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800115e:	4b37      	ldr	r3, [pc, #220]	; (800123c <HAL_GPIO_Init+0x300>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001182:	4a2e      	ldr	r2, [pc, #184]	; (800123c <HAL_GPIO_Init+0x300>)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001188:	4b2c      	ldr	r3, [pc, #176]	; (800123c <HAL_GPIO_Init+0x300>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ac:	4a23      	ldr	r2, [pc, #140]	; (800123c <HAL_GPIO_Init+0x300>)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b2:	4b22      	ldr	r3, [pc, #136]	; (800123c <HAL_GPIO_Init+0x300>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011d6:	4a19      	ldr	r2, [pc, #100]	; (800123c <HAL_GPIO_Init+0x300>)
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011dc:	4b17      	ldr	r3, [pc, #92]	; (800123c <HAL_GPIO_Init+0x300>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001200:	4a0e      	ldr	r2, [pc, #56]	; (800123c <HAL_GPIO_Init+0x300>)
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3301      	adds	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	2b0f      	cmp	r3, #15
 8001210:	f67f aea2 	bls.w	8000f58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001214:	bf00      	nop
 8001216:	3724      	adds	r7, #36	; 0x24
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	40023800 	.word	0x40023800
 8001224:	40013800 	.word	0x40013800
 8001228:	40020000 	.word	0x40020000
 800122c:	40020400 	.word	0x40020400
 8001230:	40020800 	.word	0x40020800
 8001234:	40020c00 	.word	0x40020c00
 8001238:	40021000 	.word	0x40021000
 800123c:	40013c00 	.word	0x40013c00

08001240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	807b      	strh	r3, [r7, #2]
 800124c:	4613      	mov	r3, r2
 800124e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001256:	887a      	ldrh	r2, [r7, #2]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800125c:	e003      	b.n	8001266 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800125e:	887b      	ldrh	r3, [r7, #2]
 8001260:	041a      	lsls	r2, r3, #16
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	619a      	str	r2, [r3, #24]
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e25b      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b00      	cmp	r3, #0
 8001290:	d075      	beq.n	800137e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001292:	4ba3      	ldr	r3, [pc, #652]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b04      	cmp	r3, #4
 800129c:	d00c      	beq.n	80012b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800129e:	4ba0      	ldr	r3, [pc, #640]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012a6:	2b08      	cmp	r3, #8
 80012a8:	d112      	bne.n	80012d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012aa:	4b9d      	ldr	r3, [pc, #628]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012b6:	d10b      	bne.n	80012d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b8:	4b99      	ldr	r3, [pc, #612]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d05b      	beq.n	800137c <HAL_RCC_OscConfig+0x108>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d157      	bne.n	800137c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e236      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012d8:	d106      	bne.n	80012e8 <HAL_RCC_OscConfig+0x74>
 80012da:	4b91      	ldr	r3, [pc, #580]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a90      	ldr	r2, [pc, #576]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	e01d      	b.n	8001324 <HAL_RCC_OscConfig+0xb0>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012f0:	d10c      	bne.n	800130c <HAL_RCC_OscConfig+0x98>
 80012f2:	4b8b      	ldr	r3, [pc, #556]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a8a      	ldr	r2, [pc, #552]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	4b88      	ldr	r3, [pc, #544]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a87      	ldr	r2, [pc, #540]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001308:	6013      	str	r3, [r2, #0]
 800130a:	e00b      	b.n	8001324 <HAL_RCC_OscConfig+0xb0>
 800130c:	4b84      	ldr	r3, [pc, #528]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a83      	ldr	r2, [pc, #524]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	4b81      	ldr	r3, [pc, #516]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a80      	ldr	r2, [pc, #512]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 800131e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d013      	beq.n	8001354 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800132c:	f7ff fca4 	bl	8000c78 <HAL_GetTick>
 8001330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001334:	f7ff fca0 	bl	8000c78 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b64      	cmp	r3, #100	; 0x64
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e1fb      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001346:	4b76      	ldr	r3, [pc, #472]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d0f0      	beq.n	8001334 <HAL_RCC_OscConfig+0xc0>
 8001352:	e014      	b.n	800137e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001354:	f7ff fc90 	bl	8000c78 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800135c:	f7ff fc8c 	bl	8000c78 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b64      	cmp	r3, #100	; 0x64
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e1e7      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136e:	4b6c      	ldr	r3, [pc, #432]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1f0      	bne.n	800135c <HAL_RCC_OscConfig+0xe8>
 800137a:	e000      	b.n	800137e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d063      	beq.n	8001452 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800138a:	4b65      	ldr	r3, [pc, #404]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 030c 	and.w	r3, r3, #12
 8001392:	2b00      	cmp	r3, #0
 8001394:	d00b      	beq.n	80013ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001396:	4b62      	ldr	r3, [pc, #392]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800139e:	2b08      	cmp	r3, #8
 80013a0:	d11c      	bne.n	80013dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013a2:	4b5f      	ldr	r3, [pc, #380]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d116      	bne.n	80013dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ae:	4b5c      	ldr	r3, [pc, #368]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d005      	beq.n	80013c6 <HAL_RCC_OscConfig+0x152>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e1bb      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c6:	4b56      	ldr	r3, [pc, #344]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	4952      	ldr	r1, [pc, #328]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013da:	e03a      	b.n	8001452 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d020      	beq.n	8001426 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013e4:	4b4f      	ldr	r3, [pc, #316]	; (8001524 <HAL_RCC_OscConfig+0x2b0>)
 80013e6:	2201      	movs	r2, #1
 80013e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ea:	f7ff fc45 	bl	8000c78 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013f2:	f7ff fc41 	bl	8000c78 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e19c      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001404:	4b46      	ldr	r3, [pc, #280]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d0f0      	beq.n	80013f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001410:	4b43      	ldr	r3, [pc, #268]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	4940      	ldr	r1, [pc, #256]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001420:	4313      	orrs	r3, r2
 8001422:	600b      	str	r3, [r1, #0]
 8001424:	e015      	b.n	8001452 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001426:	4b3f      	ldr	r3, [pc, #252]	; (8001524 <HAL_RCC_OscConfig+0x2b0>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142c:	f7ff fc24 	bl	8000c78 <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001434:	f7ff fc20 	bl	8000c78 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e17b      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001446:	4b36      	ldr	r3, [pc, #216]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	2b00      	cmp	r3, #0
 800145c:	d030      	beq.n	80014c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d016      	beq.n	8001494 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001466:	4b30      	ldr	r3, [pc, #192]	; (8001528 <HAL_RCC_OscConfig+0x2b4>)
 8001468:	2201      	movs	r2, #1
 800146a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146c:	f7ff fc04 	bl	8000c78 <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001474:	f7ff fc00 	bl	8000c78 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e15b      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001486:	4b26      	ldr	r3, [pc, #152]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 8001488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0x200>
 8001492:	e015      	b.n	80014c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001494:	4b24      	ldr	r3, [pc, #144]	; (8001528 <HAL_RCC_OscConfig+0x2b4>)
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149a:	f7ff fbed 	bl	8000c78 <HAL_GetTick>
 800149e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a2:	f7ff fbe9 	bl	8000c78 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e144      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80014b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d1f0      	bne.n	80014a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80a0 	beq.w	800160e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014d2:	4b13      	ldr	r3, [pc, #76]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d10f      	bne.n	80014fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	4a0e      	ldr	r2, [pc, #56]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80014e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ec:	6413      	str	r3, [r2, #64]	; 0x40
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <HAL_RCC_OscConfig+0x2ac>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014fa:	2301      	movs	r3, #1
 80014fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <HAL_RCC_OscConfig+0x2b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001506:	2b00      	cmp	r3, #0
 8001508:	d121      	bne.n	800154e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <HAL_RCC_OscConfig+0x2b8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a07      	ldr	r2, [pc, #28]	; (800152c <HAL_RCC_OscConfig+0x2b8>)
 8001510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001516:	f7ff fbaf 	bl	8000c78 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151c:	e011      	b.n	8001542 <HAL_RCC_OscConfig+0x2ce>
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800
 8001524:	42470000 	.word	0x42470000
 8001528:	42470e80 	.word	0x42470e80
 800152c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001530:	f7ff fba2 	bl	8000c78 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b02      	cmp	r3, #2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e0fd      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001542:	4b81      	ldr	r3, [pc, #516]	; (8001748 <HAL_RCC_OscConfig+0x4d4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f0      	beq.n	8001530 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d106      	bne.n	8001564 <HAL_RCC_OscConfig+0x2f0>
 8001556:	4b7d      	ldr	r3, [pc, #500]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155a:	4a7c      	ldr	r2, [pc, #496]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6713      	str	r3, [r2, #112]	; 0x70
 8001562:	e01c      	b.n	800159e <HAL_RCC_OscConfig+0x32a>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b05      	cmp	r3, #5
 800156a:	d10c      	bne.n	8001586 <HAL_RCC_OscConfig+0x312>
 800156c:	4b77      	ldr	r3, [pc, #476]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a76      	ldr	r2, [pc, #472]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	4b74      	ldr	r3, [pc, #464]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157c:	4a73      	ldr	r2, [pc, #460]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6713      	str	r3, [r2, #112]	; 0x70
 8001584:	e00b      	b.n	800159e <HAL_RCC_OscConfig+0x32a>
 8001586:	4b71      	ldr	r3, [pc, #452]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158a:	4a70      	ldr	r2, [pc, #448]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800158c:	f023 0301 	bic.w	r3, r3, #1
 8001590:	6713      	str	r3, [r2, #112]	; 0x70
 8001592:	4b6e      	ldr	r3, [pc, #440]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001596:	4a6d      	ldr	r2, [pc, #436]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001598:	f023 0304 	bic.w	r3, r3, #4
 800159c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d015      	beq.n	80015d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb67 	bl	8000c78 <HAL_GetTick>
 80015aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ac:	e00a      	b.n	80015c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ae:	f7ff fb63 	bl	8000c78 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015bc:	4293      	cmp	r3, r2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e0bc      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c4:	4b61      	ldr	r3, [pc, #388]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 80015c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0ee      	beq.n	80015ae <HAL_RCC_OscConfig+0x33a>
 80015d0:	e014      	b.n	80015fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d2:	f7ff fb51 	bl	8000c78 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	e00a      	b.n	80015f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015da:	f7ff fb4d 	bl	8000c78 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d901      	bls.n	80015f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015ec:	2303      	movs	r3, #3
 80015ee:	e0a6      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f0:	4b56      	ldr	r3, [pc, #344]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 80015f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1ee      	bne.n	80015da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015fc:	7dfb      	ldrb	r3, [r7, #23]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d105      	bne.n	800160e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001602:	4b52      	ldr	r3, [pc, #328]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	4a51      	ldr	r2, [pc, #324]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 8001608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800160c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8092 	beq.w	800173c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001618:	4b4c      	ldr	r3, [pc, #304]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	d05c      	beq.n	80016de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	2b02      	cmp	r3, #2
 800162a:	d141      	bne.n	80016b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162c:	4b48      	ldr	r3, [pc, #288]	; (8001750 <HAL_RCC_OscConfig+0x4dc>)
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001632:	f7ff fb21 	bl	8000c78 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163a:	f7ff fb1d 	bl	8000c78 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e078      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164c:	4b3f      	ldr	r3, [pc, #252]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1f0      	bne.n	800163a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	69da      	ldr	r2, [r3, #28]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	019b      	lsls	r3, r3, #6
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166e:	085b      	lsrs	r3, r3, #1
 8001670:	3b01      	subs	r3, #1
 8001672:	041b      	lsls	r3, r3, #16
 8001674:	431a      	orrs	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167a:	061b      	lsls	r3, r3, #24
 800167c:	4933      	ldr	r1, [pc, #204]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 800167e:	4313      	orrs	r3, r2
 8001680:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001682:	4b33      	ldr	r3, [pc, #204]	; (8001750 <HAL_RCC_OscConfig+0x4dc>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001688:	f7ff faf6 	bl	8000c78 <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001690:	f7ff faf2 	bl	8000c78 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e04d      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a2:	4b2a      	ldr	r3, [pc, #168]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0x41c>
 80016ae:	e045      	b.n	800173c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b0:	4b27      	ldr	r3, [pc, #156]	; (8001750 <HAL_RCC_OscConfig+0x4dc>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b6:	f7ff fadf 	bl	8000c78 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016be:	f7ff fadb 	bl	8000c78 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e036      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d0:	4b1e      	ldr	r3, [pc, #120]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f0      	bne.n	80016be <HAL_RCC_OscConfig+0x44a>
 80016dc:	e02e      	b.n	800173c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d101      	bne.n	80016ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e029      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <HAL_RCC_OscConfig+0x4d8>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d11c      	bne.n	8001738 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001708:	429a      	cmp	r2, r3
 800170a:	d115      	bne.n	8001738 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001712:	4013      	ands	r3, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001718:	4293      	cmp	r3, r2
 800171a:	d10d      	bne.n	8001738 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001726:	429a      	cmp	r2, r3
 8001728:	d106      	bne.n	8001738 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e000      	b.n	800173e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40007000 	.word	0x40007000
 800174c:	40023800 	.word	0x40023800
 8001750:	42470060 	.word	0x42470060

08001754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0cc      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001768:	4b68      	ldr	r3, [pc, #416]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 030f 	and.w	r3, r3, #15
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d90c      	bls.n	8001790 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001776:	4b65      	ldr	r3, [pc, #404]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800177e:	4b63      	ldr	r3, [pc, #396]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0b8      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d020      	beq.n	80017de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a8:	4b59      	ldr	r3, [pc, #356]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	4a58      	ldr	r2, [pc, #352]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017c0:	4b53      	ldr	r3, [pc, #332]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a52      	ldr	r2, [pc, #328]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017cc:	4b50      	ldr	r3, [pc, #320]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	494d      	ldr	r1, [pc, #308]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d044      	beq.n	8001874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f2:	4b47      	ldr	r3, [pc, #284]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d119      	bne.n	8001832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e07f      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b02      	cmp	r3, #2
 8001808:	d003      	beq.n	8001812 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800180e:	2b03      	cmp	r3, #3
 8001810:	d107      	bne.n	8001822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001812:	4b3f      	ldr	r3, [pc, #252]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d109      	bne.n	8001832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e06f      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001822:	4b3b      	ldr	r3, [pc, #236]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e067      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001832:	4b37      	ldr	r3, [pc, #220]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f023 0203 	bic.w	r2, r3, #3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	4934      	ldr	r1, [pc, #208]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	4313      	orrs	r3, r2
 8001842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001844:	f7ff fa18 	bl	8000c78 <HAL_GetTick>
 8001848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184a:	e00a      	b.n	8001862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800184c:	f7ff fa14 	bl	8000c78 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	f241 3288 	movw	r2, #5000	; 0x1388
 800185a:	4293      	cmp	r3, r2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e04f      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	4b2b      	ldr	r3, [pc, #172]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 020c 	and.w	r2, r3, #12
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	429a      	cmp	r2, r3
 8001872:	d1eb      	bne.n	800184c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001874:	4b25      	ldr	r3, [pc, #148]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 030f 	and.w	r3, r3, #15
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d20c      	bcs.n	800189c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001882:	4b22      	ldr	r3, [pc, #136]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	b2d2      	uxtb	r2, r2
 8001888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800188a:	4b20      	ldr	r3, [pc, #128]	; (800190c <HAL_RCC_ClockConfig+0x1b8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 030f 	and.w	r3, r3, #15
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	429a      	cmp	r2, r3
 8001896:	d001      	beq.n	800189c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e032      	b.n	8001902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d008      	beq.n	80018ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a8:	4b19      	ldr	r3, [pc, #100]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	4916      	ldr	r1, [pc, #88]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d009      	beq.n	80018da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018c6:	4b12      	ldr	r3, [pc, #72]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	490e      	ldr	r1, [pc, #56]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018da:	f000 f821 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 80018de:	4601      	mov	r1, r0
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	091b      	lsrs	r3, r3, #4
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <HAL_RCC_ClockConfig+0x1c0>)
 80018ec:	5cd3      	ldrb	r3, [r2, r3]
 80018ee:	fa21 f303 	lsr.w	r3, r1, r3
 80018f2:	4a09      	ldr	r2, [pc, #36]	; (8001918 <HAL_RCC_ClockConfig+0x1c4>)
 80018f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <HAL_RCC_ClockConfig+0x1c8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff f978 	bl	8000bf0 <HAL_InitTick>

  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023c00 	.word	0x40023c00
 8001910:	40023800 	.word	0x40023800
 8001914:	08003868 	.word	0x08003868
 8001918:	20000000 	.word	0x20000000
 800191c:	20000004 	.word	0x20000004

08001920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001936:	4b50      	ldr	r3, [pc, #320]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b04      	cmp	r3, #4
 8001940:	d007      	beq.n	8001952 <HAL_RCC_GetSysClockFreq+0x32>
 8001942:	2b08      	cmp	r3, #8
 8001944:	d008      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x38>
 8001946:	2b00      	cmp	r3, #0
 8001948:	f040 808d 	bne.w	8001a66 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800194c:	4b4b      	ldr	r3, [pc, #300]	; (8001a7c <HAL_RCC_GetSysClockFreq+0x15c>)
 800194e:	60bb      	str	r3, [r7, #8]
       break;
 8001950:	e08c      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001952:	4b4b      	ldr	r3, [pc, #300]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x160>)
 8001954:	60bb      	str	r3, [r7, #8]
      break;
 8001956:	e089      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001958:	4b47      	ldr	r3, [pc, #284]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001960:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001962:	4b45      	ldr	r3, [pc, #276]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d023      	beq.n	80019b6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800196e:	4b42      	ldr	r3, [pc, #264]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	099b      	lsrs	r3, r3, #6
 8001974:	f04f 0400 	mov.w	r4, #0
 8001978:	f240 11ff 	movw	r1, #511	; 0x1ff
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	ea03 0501 	and.w	r5, r3, r1
 8001984:	ea04 0602 	and.w	r6, r4, r2
 8001988:	4a3d      	ldr	r2, [pc, #244]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x160>)
 800198a:	fb02 f106 	mul.w	r1, r2, r6
 800198e:	2200      	movs	r2, #0
 8001990:	fb02 f205 	mul.w	r2, r2, r5
 8001994:	440a      	add	r2, r1
 8001996:	493a      	ldr	r1, [pc, #232]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x160>)
 8001998:	fba5 0101 	umull	r0, r1, r5, r1
 800199c:	1853      	adds	r3, r2, r1
 800199e:	4619      	mov	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f04f 0400 	mov.w	r4, #0
 80019a6:	461a      	mov	r2, r3
 80019a8:	4623      	mov	r3, r4
 80019aa:	f7fe fc69 	bl	8000280 <__aeabi_uldivmod>
 80019ae:	4603      	mov	r3, r0
 80019b0:	460c      	mov	r4, r1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	e049      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019b6:	4b30      	ldr	r3, [pc, #192]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	099b      	lsrs	r3, r3, #6
 80019bc:	f04f 0400 	mov.w	r4, #0
 80019c0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019c4:	f04f 0200 	mov.w	r2, #0
 80019c8:	ea03 0501 	and.w	r5, r3, r1
 80019cc:	ea04 0602 	and.w	r6, r4, r2
 80019d0:	4629      	mov	r1, r5
 80019d2:	4632      	mov	r2, r6
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	f04f 0400 	mov.w	r4, #0
 80019dc:	0154      	lsls	r4, r2, #5
 80019de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80019e2:	014b      	lsls	r3, r1, #5
 80019e4:	4619      	mov	r1, r3
 80019e6:	4622      	mov	r2, r4
 80019e8:	1b49      	subs	r1, r1, r5
 80019ea:	eb62 0206 	sbc.w	r2, r2, r6
 80019ee:	f04f 0300 	mov.w	r3, #0
 80019f2:	f04f 0400 	mov.w	r4, #0
 80019f6:	0194      	lsls	r4, r2, #6
 80019f8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80019fc:	018b      	lsls	r3, r1, #6
 80019fe:	1a5b      	subs	r3, r3, r1
 8001a00:	eb64 0402 	sbc.w	r4, r4, r2
 8001a04:	f04f 0100 	mov.w	r1, #0
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	00e2      	lsls	r2, r4, #3
 8001a0e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a12:	00d9      	lsls	r1, r3, #3
 8001a14:	460b      	mov	r3, r1
 8001a16:	4614      	mov	r4, r2
 8001a18:	195b      	adds	r3, r3, r5
 8001a1a:	eb44 0406 	adc.w	r4, r4, r6
 8001a1e:	f04f 0100 	mov.w	r1, #0
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	02a2      	lsls	r2, r4, #10
 8001a28:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a2c:	0299      	lsls	r1, r3, #10
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4614      	mov	r4, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	4621      	mov	r1, r4
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f04f 0400 	mov.w	r4, #0
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4623      	mov	r3, r4
 8001a40:	f7fe fc1e 	bl	8000280 <__aeabi_uldivmod>
 8001a44:	4603      	mov	r3, r0
 8001a46:	460c      	mov	r4, r1
 8001a48:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_RCC_GetSysClockFreq+0x158>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	0c1b      	lsrs	r3, r3, #16
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	3301      	adds	r3, #1
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a62:	60bb      	str	r3, [r7, #8]
      break;
 8001a64:	e002      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a66:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <HAL_RCC_GetSysClockFreq+0x15c>)
 8001a68:	60bb      	str	r3, [r7, #8]
      break;
 8001a6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a6c:	68bb      	ldr	r3, [r7, #8]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	00f42400 	.word	0x00f42400
 8001a80:	017d7840 	.word	0x017d7840

08001a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a88:	4b03      	ldr	r3, [pc, #12]	; (8001a98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000000 	.word	0x20000000

08001a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001aa0:	f7ff fff0 	bl	8001a84 <HAL_RCC_GetHCLKFreq>
 8001aa4:	4601      	mov	r1, r0
 8001aa6:	4b05      	ldr	r3, [pc, #20]	; (8001abc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	0a9b      	lsrs	r3, r3, #10
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	4a03      	ldr	r2, [pc, #12]	; (8001ac0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ab2:	5cd3      	ldrb	r3, [r2, r3]
 8001ab4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	08003878 	.word	0x08003878

08001ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ac8:	f7ff ffdc 	bl	8001a84 <HAL_RCC_GetHCLKFreq>
 8001acc:	4601      	mov	r1, r0
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	0b5b      	lsrs	r3, r3, #13
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	4a03      	ldr	r2, [pc, #12]	; (8001ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ada:	5cd3      	ldrb	r3, [r2, r3]
 8001adc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	08003878 	.word	0x08003878

08001aec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e03f      	b.n	8001b7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d106      	bne.n	8001b18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7fe fe7c 	bl	8000810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2224      	movs	r2, #36	; 0x24
 8001b1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68da      	ldr	r2, [r3, #12]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 fbe5 	bl	8002300 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695a      	ldr	r2, [r3, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2220      	movs	r2, #32
 8001b70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2220      	movs	r2, #32
 8001b78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b088      	sub	sp, #32
 8001b8a:	af02      	add	r7, sp, #8
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	4613      	mov	r3, r2
 8001b94:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b20      	cmp	r3, #32
 8001ba4:	f040 8083 	bne.w	8001cae <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d002      	beq.n	8001bb4 <HAL_UART_Transmit+0x2e>
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e07b      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d101      	bne.n	8001bc6 <HAL_UART_Transmit+0x40>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	e074      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2221      	movs	r2, #33	; 0x21
 8001bd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001bdc:	f7ff f84c 	bl	8000c78 <HAL_GetTick>
 8001be0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	88fa      	ldrh	r2, [r7, #6]
 8001be6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	88fa      	ldrh	r2, [r7, #6]
 8001bec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001bf6:	e042      	b.n	8001c7e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c0e:	d122      	bne.n	8001c56 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	2200      	movs	r2, #0
 8001c18:	2180      	movs	r1, #128	; 0x80
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 fa04 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e042      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	881b      	ldrh	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c3c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d103      	bne.n	8001c4e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	3302      	adds	r3, #2
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	e017      	b.n	8001c7e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	3301      	adds	r3, #1
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	e013      	b.n	8001c7e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2180      	movs	r1, #128	; 0x80
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 f9e1 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e01f      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	60ba      	str	r2, [r7, #8]
 8001c76:	781a      	ldrb	r2, [r3, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1b7      	bne.n	8001bf8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2140      	movs	r1, #64	; 0x40
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f000 f9c8 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e006      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e000      	b.n	8001cb0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001cae:	2302      	movs	r3, #2
  }
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b20      	cmp	r3, #32
 8001cd0:	d130      	bne.n	8001d34 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <HAL_UART_Transmit_IT+0x26>
 8001cd8:	88fb      	ldrh	r3, [r7, #6]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e029      	b.n	8001d36 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d101      	bne.n	8001cf0 <HAL_UART_Transmit_IT+0x38>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e022      	b.n	8001d36 <HAL_UART_Transmit_IT+0x7e>
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	88fa      	ldrh	r2, [r7, #6]
 8001d02:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	88fa      	ldrh	r2, [r7, #6]
 8001d08:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2221      	movs	r2, #33	; 0x21
 8001d14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68da      	ldr	r2, [r3, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d2e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	e000      	b.n	8001d36 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001d34:	2302      	movs	r3, #2
  }
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	60f8      	str	r0, [r7, #12]
 8001d4a:	60b9      	str	r1, [r7, #8]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b20      	cmp	r3, #32
 8001d5a:	d140      	bne.n	8001dde <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <HAL_UART_Receive_IT+0x26>
 8001d62:	88fb      	ldrh	r3, [r7, #6]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e039      	b.n	8001de0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_UART_Receive_IT+0x38>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e032      	b.n	8001de0 <HAL_UART_Receive_IT+0x9e>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	68ba      	ldr	r2, [r7, #8]
 8001d86:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	88fa      	ldrh	r2, [r7, #6]
 8001d8c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	88fa      	ldrh	r2, [r7, #6]
 8001d92:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2222      	movs	r2, #34	; 0x22
 8001d9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001db8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695a      	ldr	r2, [r3, #20]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f042 0201 	orr.w	r2, r2, #1
 8001dc8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f042 0220 	orr.w	r2, r2, #32
 8001dd8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e000      	b.n	8001de0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001dde:	2302      	movs	r3, #2
  }
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10d      	bne.n	8001e3e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	f003 0320 	and.w	r3, r3, #32
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_UART_IRQHandler+0x52>
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	f003 0320 	and.w	r3, r3, #32
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f9e0 	bl	80021fc <UART_Receive_IT>
      return;
 8001e3c:	e0d1      	b.n	8001fe2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80b0 	beq.w	8001fa6 <HAL_UART_IRQHandler+0x1ba>
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d105      	bne.n	8001e5c <HAL_UART_IRQHandler+0x70>
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f000 80a5 	beq.w	8001fa6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00a      	beq.n	8001e7c <HAL_UART_IRQHandler+0x90>
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e74:	f043 0201 	orr.w	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00a      	beq.n	8001e9c <HAL_UART_IRQHandler+0xb0>
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d005      	beq.n	8001e9c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e94:	f043 0202 	orr.w	r2, r3, #2
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00a      	beq.n	8001ebc <HAL_UART_IRQHandler+0xd0>
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb4:	f043 0204 	orr.w	r2, r3, #4
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00f      	beq.n	8001ee6 <HAL_UART_IRQHandler+0xfa>
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	f003 0320 	and.w	r3, r3, #32
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d104      	bne.n	8001eda <HAL_UART_IRQHandler+0xee>
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ede:	f043 0208 	orr.w	r2, r3, #8
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d078      	beq.n	8001fe0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	f003 0320 	and.w	r3, r3, #32
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_UART_IRQHandler+0x11c>
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	f003 0320 	and.w	r3, r3, #32
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f97a 	bl	80021fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f12:	2b40      	cmp	r3, #64	; 0x40
 8001f14:	bf0c      	ite	eq
 8001f16:	2301      	moveq	r3, #1
 8001f18:	2300      	movne	r3, #0
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d102      	bne.n	8001f30 <HAL_UART_IRQHandler+0x144>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d031      	beq.n	8001f94 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 f8c3 	bl	80020bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f40:	2b40      	cmp	r3, #64	; 0x40
 8001f42:	d123      	bne.n	8001f8c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	695a      	ldr	r2, [r3, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f52:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d013      	beq.n	8001f84 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f60:	4a21      	ldr	r2, [pc, #132]	; (8001fe8 <HAL_UART_IRQHandler+0x1fc>)
 8001f62:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe ffc4 	bl	8000ef6 <HAL_DMA_Abort_IT>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d016      	beq.n	8001fa2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f82:	e00e      	b.n	8001fa2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 f845 	bl	8002014 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f8a:	e00a      	b.n	8001fa2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f841 	bl	8002014 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f92:	e006      	b.n	8001fa2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f83d 	bl	8002014 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001fa0:	e01e      	b.n	8001fe0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fa2:	bf00      	nop
    return;
 8001fa4:	e01c      	b.n	8001fe0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d008      	beq.n	8001fc2 <HAL_UART_IRQHandler+0x1d6>
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f8b0 	bl	8002120 <UART_Transmit_IT>
    return;
 8001fc0:	e00f      	b.n	8001fe2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00a      	beq.n	8001fe2 <HAL_UART_IRQHandler+0x1f6>
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d005      	beq.n	8001fe2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f8f8 	bl	80021cc <UART_EndTransmit_IT>
    return;
 8001fdc:	bf00      	nop
 8001fde:	e000      	b.n	8001fe2 <HAL_UART_IRQHandler+0x1f6>
    return;
 8001fe0:	bf00      	nop
  }
}
 8001fe2:	3720      	adds	r7, #32
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	080020f9 	.word	0x080020f9

08001fec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002038:	e02c      	b.n	8002094 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002040:	d028      	beq.n	8002094 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d007      	beq.n	8002058 <UART_WaitOnFlagUntilTimeout+0x30>
 8002048:	f7fe fe16 	bl	8000c78 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	429a      	cmp	r2, r3
 8002056:	d21d      	bcs.n	8002094 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002066:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0201 	bic.w	r2, r2, #1
 8002076:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2220      	movs	r2, #32
 800207c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2220      	movs	r2, #32
 8002084:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e00f      	b.n	80020b4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	4013      	ands	r3, r2
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	bf0c      	ite	eq
 80020a4:	2301      	moveq	r3, #1
 80020a6:	2300      	movne	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	461a      	mov	r2, r3
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d0c3      	beq.n	800203a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80020d2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	695a      	ldr	r2, [r3, #20]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 0201 	bic.w	r2, r2, #1
 80020e2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2220      	movs	r2, #32
 80020e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002104:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f7ff ff7e 	bl	8002014 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002118:	bf00      	nop
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b21      	cmp	r3, #33	; 0x21
 8002132:	d144      	bne.n	80021be <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800213c:	d11a      	bne.n	8002174 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002152:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d105      	bne.n	8002168 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	1c9a      	adds	r2, r3, #2
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	621a      	str	r2, [r3, #32]
 8002166:	e00e      	b.n	8002186 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	621a      	str	r2, [r3, #32]
 8002172:	e008      	b.n	8002186 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	1c59      	adds	r1, r3, #1
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6211      	str	r1, [r2, #32]
 800217e:	781a      	ldrb	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800218a:	b29b      	uxth	r3, r3
 800218c:	3b01      	subs	r3, #1
 800218e:	b29b      	uxth	r3, r3
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	4619      	mov	r1, r3
 8002194:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10f      	bne.n	80021ba <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e000      	b.n	80021c0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80021be:	2302      	movs	r3, #2
  }
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2220      	movs	r2, #32
 80021e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7ff fefd 	bl	8001fec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b22      	cmp	r3, #34	; 0x22
 800220e:	d171      	bne.n	80022f4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002218:	d123      	bne.n	8002262 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10e      	bne.n	8002246 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	b29b      	uxth	r3, r3
 8002230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002234:	b29a      	uxth	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223e:	1c9a      	adds	r2, r3, #2
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	629a      	str	r2, [r3, #40]	; 0x28
 8002244:	e029      	b.n	800229a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	b29b      	uxth	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	b29a      	uxth	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	629a      	str	r2, [r3, #40]	; 0x28
 8002260:	e01b      	b.n	800229a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10a      	bne.n	8002280 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6858      	ldr	r0, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002274:	1c59      	adds	r1, r3, #1
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6291      	str	r1, [r2, #40]	; 0x28
 800227a:	b2c2      	uxtb	r2, r0
 800227c:	701a      	strb	r2, [r3, #0]
 800227e:	e00c      	b.n	800229a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	b2da      	uxtb	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228c:	1c58      	adds	r0, r3, #1
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	6288      	str	r0, [r1, #40]	; 0x28
 8002292:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800229e:	b29b      	uxth	r3, r3
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	4619      	mov	r1, r3
 80022a8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d120      	bne.n	80022f0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0220 	bic.w	r2, r2, #32
 80022bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68da      	ldr	r2, [r3, #12]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	695a      	ldr	r2, [r3, #20]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0201 	bic.w	r2, r2, #1
 80022dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2220      	movs	r2, #32
 80022e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff fe8a 	bl	8002000 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	e002      	b.n	80022f6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	e000      	b.n	80022f6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80022f4:	2302      	movs	r3, #2
  }
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002304:	b085      	sub	sp, #20
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	431a      	orrs	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002342:	f023 030c 	bic.w	r3, r3, #12
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	68f9      	ldr	r1, [r7, #12]
 800234c:	430b      	orrs	r3, r1
 800234e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699a      	ldr	r2, [r3, #24]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800236e:	f040 818b 	bne.w	8002688 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4ac1      	ldr	r2, [pc, #772]	; (800267c <UART_SetConfig+0x37c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d005      	beq.n	8002388 <UART_SetConfig+0x88>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4abf      	ldr	r2, [pc, #764]	; (8002680 <UART_SetConfig+0x380>)
 8002382:	4293      	cmp	r3, r2
 8002384:	f040 80bd 	bne.w	8002502 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002388:	f7ff fb9c 	bl	8001ac4 <HAL_RCC_GetPCLK2Freq>
 800238c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	461d      	mov	r5, r3
 8002392:	f04f 0600 	mov.w	r6, #0
 8002396:	46a8      	mov	r8, r5
 8002398:	46b1      	mov	r9, r6
 800239a:	eb18 0308 	adds.w	r3, r8, r8
 800239e:	eb49 0409 	adc.w	r4, r9, r9
 80023a2:	4698      	mov	r8, r3
 80023a4:	46a1      	mov	r9, r4
 80023a6:	eb18 0805 	adds.w	r8, r8, r5
 80023aa:	eb49 0906 	adc.w	r9, r9, r6
 80023ae:	f04f 0100 	mov.w	r1, #0
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023c2:	4688      	mov	r8, r1
 80023c4:	4691      	mov	r9, r2
 80023c6:	eb18 0005 	adds.w	r0, r8, r5
 80023ca:	eb49 0106 	adc.w	r1, r9, r6
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	461d      	mov	r5, r3
 80023d4:	f04f 0600 	mov.w	r6, #0
 80023d8:	196b      	adds	r3, r5, r5
 80023da:	eb46 0406 	adc.w	r4, r6, r6
 80023de:	461a      	mov	r2, r3
 80023e0:	4623      	mov	r3, r4
 80023e2:	f7fd ff4d 	bl	8000280 <__aeabi_uldivmod>
 80023e6:	4603      	mov	r3, r0
 80023e8:	460c      	mov	r4, r1
 80023ea:	461a      	mov	r2, r3
 80023ec:	4ba5      	ldr	r3, [pc, #660]	; (8002684 <UART_SetConfig+0x384>)
 80023ee:	fba3 2302 	umull	r2, r3, r3, r2
 80023f2:	095b      	lsrs	r3, r3, #5
 80023f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	461d      	mov	r5, r3
 80023fc:	f04f 0600 	mov.w	r6, #0
 8002400:	46a9      	mov	r9, r5
 8002402:	46b2      	mov	sl, r6
 8002404:	eb19 0309 	adds.w	r3, r9, r9
 8002408:	eb4a 040a 	adc.w	r4, sl, sl
 800240c:	4699      	mov	r9, r3
 800240e:	46a2      	mov	sl, r4
 8002410:	eb19 0905 	adds.w	r9, r9, r5
 8002414:	eb4a 0a06 	adc.w	sl, sl, r6
 8002418:	f04f 0100 	mov.w	r1, #0
 800241c:	f04f 0200 	mov.w	r2, #0
 8002420:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002424:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002428:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800242c:	4689      	mov	r9, r1
 800242e:	4692      	mov	sl, r2
 8002430:	eb19 0005 	adds.w	r0, r9, r5
 8002434:	eb4a 0106 	adc.w	r1, sl, r6
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	461d      	mov	r5, r3
 800243e:	f04f 0600 	mov.w	r6, #0
 8002442:	196b      	adds	r3, r5, r5
 8002444:	eb46 0406 	adc.w	r4, r6, r6
 8002448:	461a      	mov	r2, r3
 800244a:	4623      	mov	r3, r4
 800244c:	f7fd ff18 	bl	8000280 <__aeabi_uldivmod>
 8002450:	4603      	mov	r3, r0
 8002452:	460c      	mov	r4, r1
 8002454:	461a      	mov	r2, r3
 8002456:	4b8b      	ldr	r3, [pc, #556]	; (8002684 <UART_SetConfig+0x384>)
 8002458:	fba3 1302 	umull	r1, r3, r3, r2
 800245c:	095b      	lsrs	r3, r3, #5
 800245e:	2164      	movs	r1, #100	; 0x64
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	3332      	adds	r3, #50	; 0x32
 800246a:	4a86      	ldr	r2, [pc, #536]	; (8002684 <UART_SetConfig+0x384>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	095b      	lsrs	r3, r3, #5
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002478:	4498      	add	r8, r3
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	461d      	mov	r5, r3
 800247e:	f04f 0600 	mov.w	r6, #0
 8002482:	46a9      	mov	r9, r5
 8002484:	46b2      	mov	sl, r6
 8002486:	eb19 0309 	adds.w	r3, r9, r9
 800248a:	eb4a 040a 	adc.w	r4, sl, sl
 800248e:	4699      	mov	r9, r3
 8002490:	46a2      	mov	sl, r4
 8002492:	eb19 0905 	adds.w	r9, r9, r5
 8002496:	eb4a 0a06 	adc.w	sl, sl, r6
 800249a:	f04f 0100 	mov.w	r1, #0
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024ae:	4689      	mov	r9, r1
 80024b0:	4692      	mov	sl, r2
 80024b2:	eb19 0005 	adds.w	r0, r9, r5
 80024b6:	eb4a 0106 	adc.w	r1, sl, r6
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	461d      	mov	r5, r3
 80024c0:	f04f 0600 	mov.w	r6, #0
 80024c4:	196b      	adds	r3, r5, r5
 80024c6:	eb46 0406 	adc.w	r4, r6, r6
 80024ca:	461a      	mov	r2, r3
 80024cc:	4623      	mov	r3, r4
 80024ce:	f7fd fed7 	bl	8000280 <__aeabi_uldivmod>
 80024d2:	4603      	mov	r3, r0
 80024d4:	460c      	mov	r4, r1
 80024d6:	461a      	mov	r2, r3
 80024d8:	4b6a      	ldr	r3, [pc, #424]	; (8002684 <UART_SetConfig+0x384>)
 80024da:	fba3 1302 	umull	r1, r3, r3, r2
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	2164      	movs	r1, #100	; 0x64
 80024e2:	fb01 f303 	mul.w	r3, r1, r3
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	3332      	adds	r3, #50	; 0x32
 80024ec:	4a65      	ldr	r2, [pc, #404]	; (8002684 <UART_SetConfig+0x384>)
 80024ee:	fba2 2303 	umull	r2, r3, r2, r3
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	f003 0207 	and.w	r2, r3, #7
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4442      	add	r2, r8
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	e26f      	b.n	80029e2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002502:	f7ff facb 	bl	8001a9c <HAL_RCC_GetPCLK1Freq>
 8002506:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	461d      	mov	r5, r3
 800250c:	f04f 0600 	mov.w	r6, #0
 8002510:	46a8      	mov	r8, r5
 8002512:	46b1      	mov	r9, r6
 8002514:	eb18 0308 	adds.w	r3, r8, r8
 8002518:	eb49 0409 	adc.w	r4, r9, r9
 800251c:	4698      	mov	r8, r3
 800251e:	46a1      	mov	r9, r4
 8002520:	eb18 0805 	adds.w	r8, r8, r5
 8002524:	eb49 0906 	adc.w	r9, r9, r6
 8002528:	f04f 0100 	mov.w	r1, #0
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002534:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002538:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800253c:	4688      	mov	r8, r1
 800253e:	4691      	mov	r9, r2
 8002540:	eb18 0005 	adds.w	r0, r8, r5
 8002544:	eb49 0106 	adc.w	r1, r9, r6
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	461d      	mov	r5, r3
 800254e:	f04f 0600 	mov.w	r6, #0
 8002552:	196b      	adds	r3, r5, r5
 8002554:	eb46 0406 	adc.w	r4, r6, r6
 8002558:	461a      	mov	r2, r3
 800255a:	4623      	mov	r3, r4
 800255c:	f7fd fe90 	bl	8000280 <__aeabi_uldivmod>
 8002560:	4603      	mov	r3, r0
 8002562:	460c      	mov	r4, r1
 8002564:	461a      	mov	r2, r3
 8002566:	4b47      	ldr	r3, [pc, #284]	; (8002684 <UART_SetConfig+0x384>)
 8002568:	fba3 2302 	umull	r2, r3, r3, r2
 800256c:	095b      	lsrs	r3, r3, #5
 800256e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	461d      	mov	r5, r3
 8002576:	f04f 0600 	mov.w	r6, #0
 800257a:	46a9      	mov	r9, r5
 800257c:	46b2      	mov	sl, r6
 800257e:	eb19 0309 	adds.w	r3, r9, r9
 8002582:	eb4a 040a 	adc.w	r4, sl, sl
 8002586:	4699      	mov	r9, r3
 8002588:	46a2      	mov	sl, r4
 800258a:	eb19 0905 	adds.w	r9, r9, r5
 800258e:	eb4a 0a06 	adc.w	sl, sl, r6
 8002592:	f04f 0100 	mov.w	r1, #0
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800259e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80025a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80025a6:	4689      	mov	r9, r1
 80025a8:	4692      	mov	sl, r2
 80025aa:	eb19 0005 	adds.w	r0, r9, r5
 80025ae:	eb4a 0106 	adc.w	r1, sl, r6
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	461d      	mov	r5, r3
 80025b8:	f04f 0600 	mov.w	r6, #0
 80025bc:	196b      	adds	r3, r5, r5
 80025be:	eb46 0406 	adc.w	r4, r6, r6
 80025c2:	461a      	mov	r2, r3
 80025c4:	4623      	mov	r3, r4
 80025c6:	f7fd fe5b 	bl	8000280 <__aeabi_uldivmod>
 80025ca:	4603      	mov	r3, r0
 80025cc:	460c      	mov	r4, r1
 80025ce:	461a      	mov	r2, r3
 80025d0:	4b2c      	ldr	r3, [pc, #176]	; (8002684 <UART_SetConfig+0x384>)
 80025d2:	fba3 1302 	umull	r1, r3, r3, r2
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2164      	movs	r1, #100	; 0x64
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	3332      	adds	r3, #50	; 0x32
 80025e4:	4a27      	ldr	r2, [pc, #156]	; (8002684 <UART_SetConfig+0x384>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025f2:	4498      	add	r8, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	461d      	mov	r5, r3
 80025f8:	f04f 0600 	mov.w	r6, #0
 80025fc:	46a9      	mov	r9, r5
 80025fe:	46b2      	mov	sl, r6
 8002600:	eb19 0309 	adds.w	r3, r9, r9
 8002604:	eb4a 040a 	adc.w	r4, sl, sl
 8002608:	4699      	mov	r9, r3
 800260a:	46a2      	mov	sl, r4
 800260c:	eb19 0905 	adds.w	r9, r9, r5
 8002610:	eb4a 0a06 	adc.w	sl, sl, r6
 8002614:	f04f 0100 	mov.w	r1, #0
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002620:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002624:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002628:	4689      	mov	r9, r1
 800262a:	4692      	mov	sl, r2
 800262c:	eb19 0005 	adds.w	r0, r9, r5
 8002630:	eb4a 0106 	adc.w	r1, sl, r6
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	461d      	mov	r5, r3
 800263a:	f04f 0600 	mov.w	r6, #0
 800263e:	196b      	adds	r3, r5, r5
 8002640:	eb46 0406 	adc.w	r4, r6, r6
 8002644:	461a      	mov	r2, r3
 8002646:	4623      	mov	r3, r4
 8002648:	f7fd fe1a 	bl	8000280 <__aeabi_uldivmod>
 800264c:	4603      	mov	r3, r0
 800264e:	460c      	mov	r4, r1
 8002650:	461a      	mov	r2, r3
 8002652:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <UART_SetConfig+0x384>)
 8002654:	fba3 1302 	umull	r1, r3, r3, r2
 8002658:	095b      	lsrs	r3, r3, #5
 800265a:	2164      	movs	r1, #100	; 0x64
 800265c:	fb01 f303 	mul.w	r3, r1, r3
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	3332      	adds	r3, #50	; 0x32
 8002666:	4a07      	ldr	r2, [pc, #28]	; (8002684 <UART_SetConfig+0x384>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	095b      	lsrs	r3, r3, #5
 800266e:	f003 0207 	and.w	r2, r3, #7
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4442      	add	r2, r8
 8002678:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800267a:	e1b2      	b.n	80029e2 <UART_SetConfig+0x6e2>
 800267c:	40011000 	.word	0x40011000
 8002680:	40011400 	.word	0x40011400
 8002684:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4ad7      	ldr	r2, [pc, #860]	; (80029ec <UART_SetConfig+0x6ec>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d005      	beq.n	800269e <UART_SetConfig+0x39e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4ad6      	ldr	r2, [pc, #856]	; (80029f0 <UART_SetConfig+0x6f0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	f040 80d1 	bne.w	8002840 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800269e:	f7ff fa11 	bl	8001ac4 <HAL_RCC_GetPCLK2Freq>
 80026a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	469a      	mov	sl, r3
 80026a8:	f04f 0b00 	mov.w	fp, #0
 80026ac:	46d0      	mov	r8, sl
 80026ae:	46d9      	mov	r9, fp
 80026b0:	eb18 0308 	adds.w	r3, r8, r8
 80026b4:	eb49 0409 	adc.w	r4, r9, r9
 80026b8:	4698      	mov	r8, r3
 80026ba:	46a1      	mov	r9, r4
 80026bc:	eb18 080a 	adds.w	r8, r8, sl
 80026c0:	eb49 090b 	adc.w	r9, r9, fp
 80026c4:	f04f 0100 	mov.w	r1, #0
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80026d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80026d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80026d8:	4688      	mov	r8, r1
 80026da:	4691      	mov	r9, r2
 80026dc:	eb1a 0508 	adds.w	r5, sl, r8
 80026e0:	eb4b 0609 	adc.w	r6, fp, r9
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4619      	mov	r1, r3
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	f04f 0300 	mov.w	r3, #0
 80026f2:	f04f 0400 	mov.w	r4, #0
 80026f6:	0094      	lsls	r4, r2, #2
 80026f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026fc:	008b      	lsls	r3, r1, #2
 80026fe:	461a      	mov	r2, r3
 8002700:	4623      	mov	r3, r4
 8002702:	4628      	mov	r0, r5
 8002704:	4631      	mov	r1, r6
 8002706:	f7fd fdbb 	bl	8000280 <__aeabi_uldivmod>
 800270a:	4603      	mov	r3, r0
 800270c:	460c      	mov	r4, r1
 800270e:	461a      	mov	r2, r3
 8002710:	4bb8      	ldr	r3, [pc, #736]	; (80029f4 <UART_SetConfig+0x6f4>)
 8002712:	fba3 2302 	umull	r2, r3, r3, r2
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	469b      	mov	fp, r3
 8002720:	f04f 0c00 	mov.w	ip, #0
 8002724:	46d9      	mov	r9, fp
 8002726:	46e2      	mov	sl, ip
 8002728:	eb19 0309 	adds.w	r3, r9, r9
 800272c:	eb4a 040a 	adc.w	r4, sl, sl
 8002730:	4699      	mov	r9, r3
 8002732:	46a2      	mov	sl, r4
 8002734:	eb19 090b 	adds.w	r9, r9, fp
 8002738:	eb4a 0a0c 	adc.w	sl, sl, ip
 800273c:	f04f 0100 	mov.w	r1, #0
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002748:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800274c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002750:	4689      	mov	r9, r1
 8002752:	4692      	mov	sl, r2
 8002754:	eb1b 0509 	adds.w	r5, fp, r9
 8002758:	eb4c 060a 	adc.w	r6, ip, sl
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	4619      	mov	r1, r3
 8002762:	f04f 0200 	mov.w	r2, #0
 8002766:	f04f 0300 	mov.w	r3, #0
 800276a:	f04f 0400 	mov.w	r4, #0
 800276e:	0094      	lsls	r4, r2, #2
 8002770:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002774:	008b      	lsls	r3, r1, #2
 8002776:	461a      	mov	r2, r3
 8002778:	4623      	mov	r3, r4
 800277a:	4628      	mov	r0, r5
 800277c:	4631      	mov	r1, r6
 800277e:	f7fd fd7f 	bl	8000280 <__aeabi_uldivmod>
 8002782:	4603      	mov	r3, r0
 8002784:	460c      	mov	r4, r1
 8002786:	461a      	mov	r2, r3
 8002788:	4b9a      	ldr	r3, [pc, #616]	; (80029f4 <UART_SetConfig+0x6f4>)
 800278a:	fba3 1302 	umull	r1, r3, r3, r2
 800278e:	095b      	lsrs	r3, r3, #5
 8002790:	2164      	movs	r1, #100	; 0x64
 8002792:	fb01 f303 	mul.w	r3, r1, r3
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	3332      	adds	r3, #50	; 0x32
 800279c:	4a95      	ldr	r2, [pc, #596]	; (80029f4 <UART_SetConfig+0x6f4>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	095b      	lsrs	r3, r3, #5
 80027a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a8:	4498      	add	r8, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	469b      	mov	fp, r3
 80027ae:	f04f 0c00 	mov.w	ip, #0
 80027b2:	46d9      	mov	r9, fp
 80027b4:	46e2      	mov	sl, ip
 80027b6:	eb19 0309 	adds.w	r3, r9, r9
 80027ba:	eb4a 040a 	adc.w	r4, sl, sl
 80027be:	4699      	mov	r9, r3
 80027c0:	46a2      	mov	sl, r4
 80027c2:	eb19 090b 	adds.w	r9, r9, fp
 80027c6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80027ca:	f04f 0100 	mov.w	r1, #0
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80027da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80027de:	4689      	mov	r9, r1
 80027e0:	4692      	mov	sl, r2
 80027e2:	eb1b 0509 	adds.w	r5, fp, r9
 80027e6:	eb4c 060a 	adc.w	r6, ip, sl
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	4619      	mov	r1, r3
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	f04f 0400 	mov.w	r4, #0
 80027fc:	0094      	lsls	r4, r2, #2
 80027fe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002802:	008b      	lsls	r3, r1, #2
 8002804:	461a      	mov	r2, r3
 8002806:	4623      	mov	r3, r4
 8002808:	4628      	mov	r0, r5
 800280a:	4631      	mov	r1, r6
 800280c:	f7fd fd38 	bl	8000280 <__aeabi_uldivmod>
 8002810:	4603      	mov	r3, r0
 8002812:	460c      	mov	r4, r1
 8002814:	461a      	mov	r2, r3
 8002816:	4b77      	ldr	r3, [pc, #476]	; (80029f4 <UART_SetConfig+0x6f4>)
 8002818:	fba3 1302 	umull	r1, r3, r3, r2
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	2164      	movs	r1, #100	; 0x64
 8002820:	fb01 f303 	mul.w	r3, r1, r3
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	3332      	adds	r3, #50	; 0x32
 800282a:	4a72      	ldr	r2, [pc, #456]	; (80029f4 <UART_SetConfig+0x6f4>)
 800282c:	fba2 2303 	umull	r2, r3, r2, r3
 8002830:	095b      	lsrs	r3, r3, #5
 8002832:	f003 020f 	and.w	r2, r3, #15
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4442      	add	r2, r8
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	e0d0      	b.n	80029e2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002840:	f7ff f92c 	bl	8001a9c <HAL_RCC_GetPCLK1Freq>
 8002844:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	469a      	mov	sl, r3
 800284a:	f04f 0b00 	mov.w	fp, #0
 800284e:	46d0      	mov	r8, sl
 8002850:	46d9      	mov	r9, fp
 8002852:	eb18 0308 	adds.w	r3, r8, r8
 8002856:	eb49 0409 	adc.w	r4, r9, r9
 800285a:	4698      	mov	r8, r3
 800285c:	46a1      	mov	r9, r4
 800285e:	eb18 080a 	adds.w	r8, r8, sl
 8002862:	eb49 090b 	adc.w	r9, r9, fp
 8002866:	f04f 0100 	mov.w	r1, #0
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002872:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002876:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800287a:	4688      	mov	r8, r1
 800287c:	4691      	mov	r9, r2
 800287e:	eb1a 0508 	adds.w	r5, sl, r8
 8002882:	eb4b 0609 	adc.w	r6, fp, r9
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	4619      	mov	r1, r3
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	f04f 0400 	mov.w	r4, #0
 8002898:	0094      	lsls	r4, r2, #2
 800289a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800289e:	008b      	lsls	r3, r1, #2
 80028a0:	461a      	mov	r2, r3
 80028a2:	4623      	mov	r3, r4
 80028a4:	4628      	mov	r0, r5
 80028a6:	4631      	mov	r1, r6
 80028a8:	f7fd fcea 	bl	8000280 <__aeabi_uldivmod>
 80028ac:	4603      	mov	r3, r0
 80028ae:	460c      	mov	r4, r1
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b50      	ldr	r3, [pc, #320]	; (80029f4 <UART_SetConfig+0x6f4>)
 80028b4:	fba3 2302 	umull	r2, r3, r3, r2
 80028b8:	095b      	lsrs	r3, r3, #5
 80028ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	469b      	mov	fp, r3
 80028c2:	f04f 0c00 	mov.w	ip, #0
 80028c6:	46d9      	mov	r9, fp
 80028c8:	46e2      	mov	sl, ip
 80028ca:	eb19 0309 	adds.w	r3, r9, r9
 80028ce:	eb4a 040a 	adc.w	r4, sl, sl
 80028d2:	4699      	mov	r9, r3
 80028d4:	46a2      	mov	sl, r4
 80028d6:	eb19 090b 	adds.w	r9, r9, fp
 80028da:	eb4a 0a0c 	adc.w	sl, sl, ip
 80028de:	f04f 0100 	mov.w	r1, #0
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028f2:	4689      	mov	r9, r1
 80028f4:	4692      	mov	sl, r2
 80028f6:	eb1b 0509 	adds.w	r5, fp, r9
 80028fa:	eb4c 060a 	adc.w	r6, ip, sl
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4619      	mov	r1, r3
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	f04f 0400 	mov.w	r4, #0
 8002910:	0094      	lsls	r4, r2, #2
 8002912:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002916:	008b      	lsls	r3, r1, #2
 8002918:	461a      	mov	r2, r3
 800291a:	4623      	mov	r3, r4
 800291c:	4628      	mov	r0, r5
 800291e:	4631      	mov	r1, r6
 8002920:	f7fd fcae 	bl	8000280 <__aeabi_uldivmod>
 8002924:	4603      	mov	r3, r0
 8002926:	460c      	mov	r4, r1
 8002928:	461a      	mov	r2, r3
 800292a:	4b32      	ldr	r3, [pc, #200]	; (80029f4 <UART_SetConfig+0x6f4>)
 800292c:	fba3 1302 	umull	r1, r3, r3, r2
 8002930:	095b      	lsrs	r3, r3, #5
 8002932:	2164      	movs	r1, #100	; 0x64
 8002934:	fb01 f303 	mul.w	r3, r1, r3
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	3332      	adds	r3, #50	; 0x32
 800293e:	4a2d      	ldr	r2, [pc, #180]	; (80029f4 <UART_SetConfig+0x6f4>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	095b      	lsrs	r3, r3, #5
 8002946:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800294a:	4498      	add	r8, r3
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	469b      	mov	fp, r3
 8002950:	f04f 0c00 	mov.w	ip, #0
 8002954:	46d9      	mov	r9, fp
 8002956:	46e2      	mov	sl, ip
 8002958:	eb19 0309 	adds.w	r3, r9, r9
 800295c:	eb4a 040a 	adc.w	r4, sl, sl
 8002960:	4699      	mov	r9, r3
 8002962:	46a2      	mov	sl, r4
 8002964:	eb19 090b 	adds.w	r9, r9, fp
 8002968:	eb4a 0a0c 	adc.w	sl, sl, ip
 800296c:	f04f 0100 	mov.w	r1, #0
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002978:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800297c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002980:	4689      	mov	r9, r1
 8002982:	4692      	mov	sl, r2
 8002984:	eb1b 0509 	adds.w	r5, fp, r9
 8002988:	eb4c 060a 	adc.w	r6, ip, sl
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4619      	mov	r1, r3
 8002992:	f04f 0200 	mov.w	r2, #0
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	f04f 0400 	mov.w	r4, #0
 800299e:	0094      	lsls	r4, r2, #2
 80029a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80029a4:	008b      	lsls	r3, r1, #2
 80029a6:	461a      	mov	r2, r3
 80029a8:	4623      	mov	r3, r4
 80029aa:	4628      	mov	r0, r5
 80029ac:	4631      	mov	r1, r6
 80029ae:	f7fd fc67 	bl	8000280 <__aeabi_uldivmod>
 80029b2:	4603      	mov	r3, r0
 80029b4:	460c      	mov	r4, r1
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b0e      	ldr	r3, [pc, #56]	; (80029f4 <UART_SetConfig+0x6f4>)
 80029ba:	fba3 1302 	umull	r1, r3, r3, r2
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	2164      	movs	r1, #100	; 0x64
 80029c2:	fb01 f303 	mul.w	r3, r1, r3
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	3332      	adds	r3, #50	; 0x32
 80029cc:	4a09      	ldr	r2, [pc, #36]	; (80029f4 <UART_SetConfig+0x6f4>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	095b      	lsrs	r3, r3, #5
 80029d4:	f003 020f 	and.w	r2, r3, #15
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4442      	add	r2, r8
 80029de:	609a      	str	r2, [r3, #8]
}
 80029e0:	e7ff      	b.n	80029e2 <UART_SetConfig+0x6e2>
 80029e2:	bf00      	nop
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ec:	40011000 	.word	0x40011000
 80029f0:	40011400 	.word	0x40011400
 80029f4:	51eb851f 	.word	0x51eb851f

080029f8 <__errno>:
 80029f8:	4b01      	ldr	r3, [pc, #4]	; (8002a00 <__errno+0x8>)
 80029fa:	6818      	ldr	r0, [r3, #0]
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	2000000c 	.word	0x2000000c

08002a04 <__libc_init_array>:
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4e0d      	ldr	r6, [pc, #52]	; (8002a3c <__libc_init_array+0x38>)
 8002a08:	4c0d      	ldr	r4, [pc, #52]	; (8002a40 <__libc_init_array+0x3c>)
 8002a0a:	1ba4      	subs	r4, r4, r6
 8002a0c:	10a4      	asrs	r4, r4, #2
 8002a0e:	2500      	movs	r5, #0
 8002a10:	42a5      	cmp	r5, r4
 8002a12:	d109      	bne.n	8002a28 <__libc_init_array+0x24>
 8002a14:	4e0b      	ldr	r6, [pc, #44]	; (8002a44 <__libc_init_array+0x40>)
 8002a16:	4c0c      	ldr	r4, [pc, #48]	; (8002a48 <__libc_init_array+0x44>)
 8002a18:	f000 ff04 	bl	8003824 <_init>
 8002a1c:	1ba4      	subs	r4, r4, r6
 8002a1e:	10a4      	asrs	r4, r4, #2
 8002a20:	2500      	movs	r5, #0
 8002a22:	42a5      	cmp	r5, r4
 8002a24:	d105      	bne.n	8002a32 <__libc_init_array+0x2e>
 8002a26:	bd70      	pop	{r4, r5, r6, pc}
 8002a28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a2c:	4798      	blx	r3
 8002a2e:	3501      	adds	r5, #1
 8002a30:	e7ee      	b.n	8002a10 <__libc_init_array+0xc>
 8002a32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a36:	4798      	blx	r3
 8002a38:	3501      	adds	r5, #1
 8002a3a:	e7f2      	b.n	8002a22 <__libc_init_array+0x1e>
 8002a3c:	08003920 	.word	0x08003920
 8002a40:	08003920 	.word	0x08003920
 8002a44:	08003920 	.word	0x08003920
 8002a48:	08003924 	.word	0x08003924

08002a4c <memset>:
 8002a4c:	4402      	add	r2, r0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d100      	bne.n	8002a56 <memset+0xa>
 8002a54:	4770      	bx	lr
 8002a56:	f803 1b01 	strb.w	r1, [r3], #1
 8002a5a:	e7f9      	b.n	8002a50 <memset+0x4>

08002a5c <iprintf>:
 8002a5c:	b40f      	push	{r0, r1, r2, r3}
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <iprintf+0x2c>)
 8002a60:	b513      	push	{r0, r1, r4, lr}
 8002a62:	681c      	ldr	r4, [r3, #0]
 8002a64:	b124      	cbz	r4, 8002a70 <iprintf+0x14>
 8002a66:	69a3      	ldr	r3, [r4, #24]
 8002a68:	b913      	cbnz	r3, 8002a70 <iprintf+0x14>
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	f000 f84e 	bl	8002b0c <__sinit>
 8002a70:	ab05      	add	r3, sp, #20
 8002a72:	9a04      	ldr	r2, [sp, #16]
 8002a74:	68a1      	ldr	r1, [r4, #8]
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	4620      	mov	r0, r4
 8002a7a:	f000 f955 	bl	8002d28 <_vfiprintf_r>
 8002a7e:	b002      	add	sp, #8
 8002a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a84:	b004      	add	sp, #16
 8002a86:	4770      	bx	lr
 8002a88:	2000000c 	.word	0x2000000c

08002a8c <std>:
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	b510      	push	{r4, lr}
 8002a90:	4604      	mov	r4, r0
 8002a92:	e9c0 3300 	strd	r3, r3, [r0]
 8002a96:	6083      	str	r3, [r0, #8]
 8002a98:	8181      	strh	r1, [r0, #12]
 8002a9a:	6643      	str	r3, [r0, #100]	; 0x64
 8002a9c:	81c2      	strh	r2, [r0, #14]
 8002a9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002aa2:	6183      	str	r3, [r0, #24]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	2208      	movs	r2, #8
 8002aa8:	305c      	adds	r0, #92	; 0x5c
 8002aaa:	f7ff ffcf 	bl	8002a4c <memset>
 8002aae:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <std+0x38>)
 8002ab0:	6263      	str	r3, [r4, #36]	; 0x24
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <std+0x3c>)
 8002ab4:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <std+0x40>)
 8002ab8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <std+0x44>)
 8002abc:	6224      	str	r4, [r4, #32]
 8002abe:	6323      	str	r3, [r4, #48]	; 0x30
 8002ac0:	bd10      	pop	{r4, pc}
 8002ac2:	bf00      	nop
 8002ac4:	08003285 	.word	0x08003285
 8002ac8:	080032a7 	.word	0x080032a7
 8002acc:	080032df 	.word	0x080032df
 8002ad0:	08003303 	.word	0x08003303

08002ad4 <_cleanup_r>:
 8002ad4:	4901      	ldr	r1, [pc, #4]	; (8002adc <_cleanup_r+0x8>)
 8002ad6:	f000 b885 	b.w	8002be4 <_fwalk_reent>
 8002ada:	bf00      	nop
 8002adc:	080035dd 	.word	0x080035dd

08002ae0 <__sfmoreglue>:
 8002ae0:	b570      	push	{r4, r5, r6, lr}
 8002ae2:	1e4a      	subs	r2, r1, #1
 8002ae4:	2568      	movs	r5, #104	; 0x68
 8002ae6:	4355      	muls	r5, r2
 8002ae8:	460e      	mov	r6, r1
 8002aea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002aee:	f000 f897 	bl	8002c20 <_malloc_r>
 8002af2:	4604      	mov	r4, r0
 8002af4:	b140      	cbz	r0, 8002b08 <__sfmoreglue+0x28>
 8002af6:	2100      	movs	r1, #0
 8002af8:	e9c0 1600 	strd	r1, r6, [r0]
 8002afc:	300c      	adds	r0, #12
 8002afe:	60a0      	str	r0, [r4, #8]
 8002b00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002b04:	f7ff ffa2 	bl	8002a4c <memset>
 8002b08:	4620      	mov	r0, r4
 8002b0a:	bd70      	pop	{r4, r5, r6, pc}

08002b0c <__sinit>:
 8002b0c:	6983      	ldr	r3, [r0, #24]
 8002b0e:	b510      	push	{r4, lr}
 8002b10:	4604      	mov	r4, r0
 8002b12:	bb33      	cbnz	r3, 8002b62 <__sinit+0x56>
 8002b14:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002b18:	6503      	str	r3, [r0, #80]	; 0x50
 8002b1a:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <__sinit+0x58>)
 8002b1c:	4a12      	ldr	r2, [pc, #72]	; (8002b68 <__sinit+0x5c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6282      	str	r2, [r0, #40]	; 0x28
 8002b22:	4298      	cmp	r0, r3
 8002b24:	bf04      	itt	eq
 8002b26:	2301      	moveq	r3, #1
 8002b28:	6183      	streq	r3, [r0, #24]
 8002b2a:	f000 f81f 	bl	8002b6c <__sfp>
 8002b2e:	6060      	str	r0, [r4, #4]
 8002b30:	4620      	mov	r0, r4
 8002b32:	f000 f81b 	bl	8002b6c <__sfp>
 8002b36:	60a0      	str	r0, [r4, #8]
 8002b38:	4620      	mov	r0, r4
 8002b3a:	f000 f817 	bl	8002b6c <__sfp>
 8002b3e:	2200      	movs	r2, #0
 8002b40:	60e0      	str	r0, [r4, #12]
 8002b42:	2104      	movs	r1, #4
 8002b44:	6860      	ldr	r0, [r4, #4]
 8002b46:	f7ff ffa1 	bl	8002a8c <std>
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	2109      	movs	r1, #9
 8002b4e:	68a0      	ldr	r0, [r4, #8]
 8002b50:	f7ff ff9c 	bl	8002a8c <std>
 8002b54:	2202      	movs	r2, #2
 8002b56:	2112      	movs	r1, #18
 8002b58:	68e0      	ldr	r0, [r4, #12]
 8002b5a:	f7ff ff97 	bl	8002a8c <std>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	61a3      	str	r3, [r4, #24]
 8002b62:	bd10      	pop	{r4, pc}
 8002b64:	08003880 	.word	0x08003880
 8002b68:	08002ad5 	.word	0x08002ad5

08002b6c <__sfp>:
 8002b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6e:	4b1b      	ldr	r3, [pc, #108]	; (8002bdc <__sfp+0x70>)
 8002b70:	681e      	ldr	r6, [r3, #0]
 8002b72:	69b3      	ldr	r3, [r6, #24]
 8002b74:	4607      	mov	r7, r0
 8002b76:	b913      	cbnz	r3, 8002b7e <__sfp+0x12>
 8002b78:	4630      	mov	r0, r6
 8002b7a:	f7ff ffc7 	bl	8002b0c <__sinit>
 8002b7e:	3648      	adds	r6, #72	; 0x48
 8002b80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b84:	3b01      	subs	r3, #1
 8002b86:	d503      	bpl.n	8002b90 <__sfp+0x24>
 8002b88:	6833      	ldr	r3, [r6, #0]
 8002b8a:	b133      	cbz	r3, 8002b9a <__sfp+0x2e>
 8002b8c:	6836      	ldr	r6, [r6, #0]
 8002b8e:	e7f7      	b.n	8002b80 <__sfp+0x14>
 8002b90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b94:	b16d      	cbz	r5, 8002bb2 <__sfp+0x46>
 8002b96:	3468      	adds	r4, #104	; 0x68
 8002b98:	e7f4      	b.n	8002b84 <__sfp+0x18>
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	4638      	mov	r0, r7
 8002b9e:	f7ff ff9f 	bl	8002ae0 <__sfmoreglue>
 8002ba2:	6030      	str	r0, [r6, #0]
 8002ba4:	2800      	cmp	r0, #0
 8002ba6:	d1f1      	bne.n	8002b8c <__sfp+0x20>
 8002ba8:	230c      	movs	r3, #12
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	4604      	mov	r4, r0
 8002bae:	4620      	mov	r0, r4
 8002bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bb2:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <__sfp+0x74>)
 8002bb4:	6665      	str	r5, [r4, #100]	; 0x64
 8002bb6:	e9c4 5500 	strd	r5, r5, [r4]
 8002bba:	60a5      	str	r5, [r4, #8]
 8002bbc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002bc0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002bc4:	2208      	movs	r2, #8
 8002bc6:	4629      	mov	r1, r5
 8002bc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002bcc:	f7ff ff3e 	bl	8002a4c <memset>
 8002bd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002bd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002bd8:	e7e9      	b.n	8002bae <__sfp+0x42>
 8002bda:	bf00      	nop
 8002bdc:	08003880 	.word	0x08003880
 8002be0:	ffff0001 	.word	0xffff0001

08002be4 <_fwalk_reent>:
 8002be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002be8:	4680      	mov	r8, r0
 8002bea:	4689      	mov	r9, r1
 8002bec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002bf0:	2600      	movs	r6, #0
 8002bf2:	b914      	cbnz	r4, 8002bfa <_fwalk_reent+0x16>
 8002bf4:	4630      	mov	r0, r6
 8002bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bfa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002bfe:	3f01      	subs	r7, #1
 8002c00:	d501      	bpl.n	8002c06 <_fwalk_reent+0x22>
 8002c02:	6824      	ldr	r4, [r4, #0]
 8002c04:	e7f5      	b.n	8002bf2 <_fwalk_reent+0xe>
 8002c06:	89ab      	ldrh	r3, [r5, #12]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d907      	bls.n	8002c1c <_fwalk_reent+0x38>
 8002c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c10:	3301      	adds	r3, #1
 8002c12:	d003      	beq.n	8002c1c <_fwalk_reent+0x38>
 8002c14:	4629      	mov	r1, r5
 8002c16:	4640      	mov	r0, r8
 8002c18:	47c8      	blx	r9
 8002c1a:	4306      	orrs	r6, r0
 8002c1c:	3568      	adds	r5, #104	; 0x68
 8002c1e:	e7ee      	b.n	8002bfe <_fwalk_reent+0x1a>

08002c20 <_malloc_r>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	1ccd      	adds	r5, r1, #3
 8002c24:	f025 0503 	bic.w	r5, r5, #3
 8002c28:	3508      	adds	r5, #8
 8002c2a:	2d0c      	cmp	r5, #12
 8002c2c:	bf38      	it	cc
 8002c2e:	250c      	movcc	r5, #12
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	4606      	mov	r6, r0
 8002c34:	db01      	blt.n	8002c3a <_malloc_r+0x1a>
 8002c36:	42a9      	cmp	r1, r5
 8002c38:	d903      	bls.n	8002c42 <_malloc_r+0x22>
 8002c3a:	230c      	movs	r3, #12
 8002c3c:	6033      	str	r3, [r6, #0]
 8002c3e:	2000      	movs	r0, #0
 8002c40:	bd70      	pop	{r4, r5, r6, pc}
 8002c42:	f000 fd6b 	bl	800371c <__malloc_lock>
 8002c46:	4a21      	ldr	r2, [pc, #132]	; (8002ccc <_malloc_r+0xac>)
 8002c48:	6814      	ldr	r4, [r2, #0]
 8002c4a:	4621      	mov	r1, r4
 8002c4c:	b991      	cbnz	r1, 8002c74 <_malloc_r+0x54>
 8002c4e:	4c20      	ldr	r4, [pc, #128]	; (8002cd0 <_malloc_r+0xb0>)
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	b91b      	cbnz	r3, 8002c5c <_malloc_r+0x3c>
 8002c54:	4630      	mov	r0, r6
 8002c56:	f000 fb05 	bl	8003264 <_sbrk_r>
 8002c5a:	6020      	str	r0, [r4, #0]
 8002c5c:	4629      	mov	r1, r5
 8002c5e:	4630      	mov	r0, r6
 8002c60:	f000 fb00 	bl	8003264 <_sbrk_r>
 8002c64:	1c43      	adds	r3, r0, #1
 8002c66:	d124      	bne.n	8002cb2 <_malloc_r+0x92>
 8002c68:	230c      	movs	r3, #12
 8002c6a:	6033      	str	r3, [r6, #0]
 8002c6c:	4630      	mov	r0, r6
 8002c6e:	f000 fd56 	bl	800371e <__malloc_unlock>
 8002c72:	e7e4      	b.n	8002c3e <_malloc_r+0x1e>
 8002c74:	680b      	ldr	r3, [r1, #0]
 8002c76:	1b5b      	subs	r3, r3, r5
 8002c78:	d418      	bmi.n	8002cac <_malloc_r+0x8c>
 8002c7a:	2b0b      	cmp	r3, #11
 8002c7c:	d90f      	bls.n	8002c9e <_malloc_r+0x7e>
 8002c7e:	600b      	str	r3, [r1, #0]
 8002c80:	50cd      	str	r5, [r1, r3]
 8002c82:	18cc      	adds	r4, r1, r3
 8002c84:	4630      	mov	r0, r6
 8002c86:	f000 fd4a 	bl	800371e <__malloc_unlock>
 8002c8a:	f104 000b 	add.w	r0, r4, #11
 8002c8e:	1d23      	adds	r3, r4, #4
 8002c90:	f020 0007 	bic.w	r0, r0, #7
 8002c94:	1ac3      	subs	r3, r0, r3
 8002c96:	d0d3      	beq.n	8002c40 <_malloc_r+0x20>
 8002c98:	425a      	negs	r2, r3
 8002c9a:	50e2      	str	r2, [r4, r3]
 8002c9c:	e7d0      	b.n	8002c40 <_malloc_r+0x20>
 8002c9e:	428c      	cmp	r4, r1
 8002ca0:	684b      	ldr	r3, [r1, #4]
 8002ca2:	bf16      	itet	ne
 8002ca4:	6063      	strne	r3, [r4, #4]
 8002ca6:	6013      	streq	r3, [r2, #0]
 8002ca8:	460c      	movne	r4, r1
 8002caa:	e7eb      	b.n	8002c84 <_malloc_r+0x64>
 8002cac:	460c      	mov	r4, r1
 8002cae:	6849      	ldr	r1, [r1, #4]
 8002cb0:	e7cc      	b.n	8002c4c <_malloc_r+0x2c>
 8002cb2:	1cc4      	adds	r4, r0, #3
 8002cb4:	f024 0403 	bic.w	r4, r4, #3
 8002cb8:	42a0      	cmp	r0, r4
 8002cba:	d005      	beq.n	8002cc8 <_malloc_r+0xa8>
 8002cbc:	1a21      	subs	r1, r4, r0
 8002cbe:	4630      	mov	r0, r6
 8002cc0:	f000 fad0 	bl	8003264 <_sbrk_r>
 8002cc4:	3001      	adds	r0, #1
 8002cc6:	d0cf      	beq.n	8002c68 <_malloc_r+0x48>
 8002cc8:	6025      	str	r5, [r4, #0]
 8002cca:	e7db      	b.n	8002c84 <_malloc_r+0x64>
 8002ccc:	2000009c 	.word	0x2000009c
 8002cd0:	200000a0 	.word	0x200000a0

08002cd4 <__sfputc_r>:
 8002cd4:	6893      	ldr	r3, [r2, #8]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	b410      	push	{r4}
 8002cdc:	6093      	str	r3, [r2, #8]
 8002cde:	da08      	bge.n	8002cf2 <__sfputc_r+0x1e>
 8002ce0:	6994      	ldr	r4, [r2, #24]
 8002ce2:	42a3      	cmp	r3, r4
 8002ce4:	db01      	blt.n	8002cea <__sfputc_r+0x16>
 8002ce6:	290a      	cmp	r1, #10
 8002ce8:	d103      	bne.n	8002cf2 <__sfputc_r+0x1e>
 8002cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cee:	f000 bb0d 	b.w	800330c <__swbuf_r>
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	1c58      	adds	r0, r3, #1
 8002cf6:	6010      	str	r0, [r2, #0]
 8002cf8:	7019      	strb	r1, [r3, #0]
 8002cfa:	4608      	mov	r0, r1
 8002cfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <__sfputs_r>:
 8002d02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d04:	4606      	mov	r6, r0
 8002d06:	460f      	mov	r7, r1
 8002d08:	4614      	mov	r4, r2
 8002d0a:	18d5      	adds	r5, r2, r3
 8002d0c:	42ac      	cmp	r4, r5
 8002d0e:	d101      	bne.n	8002d14 <__sfputs_r+0x12>
 8002d10:	2000      	movs	r0, #0
 8002d12:	e007      	b.n	8002d24 <__sfputs_r+0x22>
 8002d14:	463a      	mov	r2, r7
 8002d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d1a:	4630      	mov	r0, r6
 8002d1c:	f7ff ffda 	bl	8002cd4 <__sfputc_r>
 8002d20:	1c43      	adds	r3, r0, #1
 8002d22:	d1f3      	bne.n	8002d0c <__sfputs_r+0xa>
 8002d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d28 <_vfiprintf_r>:
 8002d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d2c:	460c      	mov	r4, r1
 8002d2e:	b09d      	sub	sp, #116	; 0x74
 8002d30:	4617      	mov	r7, r2
 8002d32:	461d      	mov	r5, r3
 8002d34:	4606      	mov	r6, r0
 8002d36:	b118      	cbz	r0, 8002d40 <_vfiprintf_r+0x18>
 8002d38:	6983      	ldr	r3, [r0, #24]
 8002d3a:	b90b      	cbnz	r3, 8002d40 <_vfiprintf_r+0x18>
 8002d3c:	f7ff fee6 	bl	8002b0c <__sinit>
 8002d40:	4b7c      	ldr	r3, [pc, #496]	; (8002f34 <_vfiprintf_r+0x20c>)
 8002d42:	429c      	cmp	r4, r3
 8002d44:	d158      	bne.n	8002df8 <_vfiprintf_r+0xd0>
 8002d46:	6874      	ldr	r4, [r6, #4]
 8002d48:	89a3      	ldrh	r3, [r4, #12]
 8002d4a:	0718      	lsls	r0, r3, #28
 8002d4c:	d55e      	bpl.n	8002e0c <_vfiprintf_r+0xe4>
 8002d4e:	6923      	ldr	r3, [r4, #16]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d05b      	beq.n	8002e0c <_vfiprintf_r+0xe4>
 8002d54:	2300      	movs	r3, #0
 8002d56:	9309      	str	r3, [sp, #36]	; 0x24
 8002d58:	2320      	movs	r3, #32
 8002d5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d5e:	2330      	movs	r3, #48	; 0x30
 8002d60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d64:	9503      	str	r5, [sp, #12]
 8002d66:	f04f 0b01 	mov.w	fp, #1
 8002d6a:	46b8      	mov	r8, r7
 8002d6c:	4645      	mov	r5, r8
 8002d6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002d72:	b10b      	cbz	r3, 8002d78 <_vfiprintf_r+0x50>
 8002d74:	2b25      	cmp	r3, #37	; 0x25
 8002d76:	d154      	bne.n	8002e22 <_vfiprintf_r+0xfa>
 8002d78:	ebb8 0a07 	subs.w	sl, r8, r7
 8002d7c:	d00b      	beq.n	8002d96 <_vfiprintf_r+0x6e>
 8002d7e:	4653      	mov	r3, sl
 8002d80:	463a      	mov	r2, r7
 8002d82:	4621      	mov	r1, r4
 8002d84:	4630      	mov	r0, r6
 8002d86:	f7ff ffbc 	bl	8002d02 <__sfputs_r>
 8002d8a:	3001      	adds	r0, #1
 8002d8c:	f000 80c2 	beq.w	8002f14 <_vfiprintf_r+0x1ec>
 8002d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d92:	4453      	add	r3, sl
 8002d94:	9309      	str	r3, [sp, #36]	; 0x24
 8002d96:	f898 3000 	ldrb.w	r3, [r8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 80ba 	beq.w	8002f14 <_vfiprintf_r+0x1ec>
 8002da0:	2300      	movs	r3, #0
 8002da2:	f04f 32ff 	mov.w	r2, #4294967295
 8002da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002daa:	9304      	str	r3, [sp, #16]
 8002dac:	9307      	str	r3, [sp, #28]
 8002dae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002db2:	931a      	str	r3, [sp, #104]	; 0x68
 8002db4:	46a8      	mov	r8, r5
 8002db6:	2205      	movs	r2, #5
 8002db8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002dbc:	485e      	ldr	r0, [pc, #376]	; (8002f38 <_vfiprintf_r+0x210>)
 8002dbe:	f7fd fa0f 	bl	80001e0 <memchr>
 8002dc2:	9b04      	ldr	r3, [sp, #16]
 8002dc4:	bb78      	cbnz	r0, 8002e26 <_vfiprintf_r+0xfe>
 8002dc6:	06d9      	lsls	r1, r3, #27
 8002dc8:	bf44      	itt	mi
 8002dca:	2220      	movmi	r2, #32
 8002dcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002dd0:	071a      	lsls	r2, r3, #28
 8002dd2:	bf44      	itt	mi
 8002dd4:	222b      	movmi	r2, #43	; 0x2b
 8002dd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002dda:	782a      	ldrb	r2, [r5, #0]
 8002ddc:	2a2a      	cmp	r2, #42	; 0x2a
 8002dde:	d02a      	beq.n	8002e36 <_vfiprintf_r+0x10e>
 8002de0:	9a07      	ldr	r2, [sp, #28]
 8002de2:	46a8      	mov	r8, r5
 8002de4:	2000      	movs	r0, #0
 8002de6:	250a      	movs	r5, #10
 8002de8:	4641      	mov	r1, r8
 8002dea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002dee:	3b30      	subs	r3, #48	; 0x30
 8002df0:	2b09      	cmp	r3, #9
 8002df2:	d969      	bls.n	8002ec8 <_vfiprintf_r+0x1a0>
 8002df4:	b360      	cbz	r0, 8002e50 <_vfiprintf_r+0x128>
 8002df6:	e024      	b.n	8002e42 <_vfiprintf_r+0x11a>
 8002df8:	4b50      	ldr	r3, [pc, #320]	; (8002f3c <_vfiprintf_r+0x214>)
 8002dfa:	429c      	cmp	r4, r3
 8002dfc:	d101      	bne.n	8002e02 <_vfiprintf_r+0xda>
 8002dfe:	68b4      	ldr	r4, [r6, #8]
 8002e00:	e7a2      	b.n	8002d48 <_vfiprintf_r+0x20>
 8002e02:	4b4f      	ldr	r3, [pc, #316]	; (8002f40 <_vfiprintf_r+0x218>)
 8002e04:	429c      	cmp	r4, r3
 8002e06:	bf08      	it	eq
 8002e08:	68f4      	ldreq	r4, [r6, #12]
 8002e0a:	e79d      	b.n	8002d48 <_vfiprintf_r+0x20>
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	4630      	mov	r0, r6
 8002e10:	f000 fae0 	bl	80033d4 <__swsetup_r>
 8002e14:	2800      	cmp	r0, #0
 8002e16:	d09d      	beq.n	8002d54 <_vfiprintf_r+0x2c>
 8002e18:	f04f 30ff 	mov.w	r0, #4294967295
 8002e1c:	b01d      	add	sp, #116	; 0x74
 8002e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e22:	46a8      	mov	r8, r5
 8002e24:	e7a2      	b.n	8002d6c <_vfiprintf_r+0x44>
 8002e26:	4a44      	ldr	r2, [pc, #272]	; (8002f38 <_vfiprintf_r+0x210>)
 8002e28:	1a80      	subs	r0, r0, r2
 8002e2a:	fa0b f000 	lsl.w	r0, fp, r0
 8002e2e:	4318      	orrs	r0, r3
 8002e30:	9004      	str	r0, [sp, #16]
 8002e32:	4645      	mov	r5, r8
 8002e34:	e7be      	b.n	8002db4 <_vfiprintf_r+0x8c>
 8002e36:	9a03      	ldr	r2, [sp, #12]
 8002e38:	1d11      	adds	r1, r2, #4
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	9103      	str	r1, [sp, #12]
 8002e3e:	2a00      	cmp	r2, #0
 8002e40:	db01      	blt.n	8002e46 <_vfiprintf_r+0x11e>
 8002e42:	9207      	str	r2, [sp, #28]
 8002e44:	e004      	b.n	8002e50 <_vfiprintf_r+0x128>
 8002e46:	4252      	negs	r2, r2
 8002e48:	f043 0302 	orr.w	r3, r3, #2
 8002e4c:	9207      	str	r2, [sp, #28]
 8002e4e:	9304      	str	r3, [sp, #16]
 8002e50:	f898 3000 	ldrb.w	r3, [r8]
 8002e54:	2b2e      	cmp	r3, #46	; 0x2e
 8002e56:	d10e      	bne.n	8002e76 <_vfiprintf_r+0x14e>
 8002e58:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002e5c:	2b2a      	cmp	r3, #42	; 0x2a
 8002e5e:	d138      	bne.n	8002ed2 <_vfiprintf_r+0x1aa>
 8002e60:	9b03      	ldr	r3, [sp, #12]
 8002e62:	1d1a      	adds	r2, r3, #4
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	9203      	str	r2, [sp, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	bfb8      	it	lt
 8002e6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e70:	f108 0802 	add.w	r8, r8, #2
 8002e74:	9305      	str	r3, [sp, #20]
 8002e76:	4d33      	ldr	r5, [pc, #204]	; (8002f44 <_vfiprintf_r+0x21c>)
 8002e78:	f898 1000 	ldrb.w	r1, [r8]
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	4628      	mov	r0, r5
 8002e80:	f7fd f9ae 	bl	80001e0 <memchr>
 8002e84:	b140      	cbz	r0, 8002e98 <_vfiprintf_r+0x170>
 8002e86:	2340      	movs	r3, #64	; 0x40
 8002e88:	1b40      	subs	r0, r0, r5
 8002e8a:	fa03 f000 	lsl.w	r0, r3, r0
 8002e8e:	9b04      	ldr	r3, [sp, #16]
 8002e90:	4303      	orrs	r3, r0
 8002e92:	f108 0801 	add.w	r8, r8, #1
 8002e96:	9304      	str	r3, [sp, #16]
 8002e98:	f898 1000 	ldrb.w	r1, [r8]
 8002e9c:	482a      	ldr	r0, [pc, #168]	; (8002f48 <_vfiprintf_r+0x220>)
 8002e9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ea2:	2206      	movs	r2, #6
 8002ea4:	f108 0701 	add.w	r7, r8, #1
 8002ea8:	f7fd f99a 	bl	80001e0 <memchr>
 8002eac:	2800      	cmp	r0, #0
 8002eae:	d037      	beq.n	8002f20 <_vfiprintf_r+0x1f8>
 8002eb0:	4b26      	ldr	r3, [pc, #152]	; (8002f4c <_vfiprintf_r+0x224>)
 8002eb2:	bb1b      	cbnz	r3, 8002efc <_vfiprintf_r+0x1d4>
 8002eb4:	9b03      	ldr	r3, [sp, #12]
 8002eb6:	3307      	adds	r3, #7
 8002eb8:	f023 0307 	bic.w	r3, r3, #7
 8002ebc:	3308      	adds	r3, #8
 8002ebe:	9303      	str	r3, [sp, #12]
 8002ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ec2:	444b      	add	r3, r9
 8002ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ec6:	e750      	b.n	8002d6a <_vfiprintf_r+0x42>
 8002ec8:	fb05 3202 	mla	r2, r5, r2, r3
 8002ecc:	2001      	movs	r0, #1
 8002ece:	4688      	mov	r8, r1
 8002ed0:	e78a      	b.n	8002de8 <_vfiprintf_r+0xc0>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f108 0801 	add.w	r8, r8, #1
 8002ed8:	9305      	str	r3, [sp, #20]
 8002eda:	4619      	mov	r1, r3
 8002edc:	250a      	movs	r5, #10
 8002ede:	4640      	mov	r0, r8
 8002ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ee4:	3a30      	subs	r2, #48	; 0x30
 8002ee6:	2a09      	cmp	r2, #9
 8002ee8:	d903      	bls.n	8002ef2 <_vfiprintf_r+0x1ca>
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0c3      	beq.n	8002e76 <_vfiprintf_r+0x14e>
 8002eee:	9105      	str	r1, [sp, #20]
 8002ef0:	e7c1      	b.n	8002e76 <_vfiprintf_r+0x14e>
 8002ef2:	fb05 2101 	mla	r1, r5, r1, r2
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	4680      	mov	r8, r0
 8002efa:	e7f0      	b.n	8002ede <_vfiprintf_r+0x1b6>
 8002efc:	ab03      	add	r3, sp, #12
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	4622      	mov	r2, r4
 8002f02:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <_vfiprintf_r+0x228>)
 8002f04:	a904      	add	r1, sp, #16
 8002f06:	4630      	mov	r0, r6
 8002f08:	f3af 8000 	nop.w
 8002f0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002f10:	4681      	mov	r9, r0
 8002f12:	d1d5      	bne.n	8002ec0 <_vfiprintf_r+0x198>
 8002f14:	89a3      	ldrh	r3, [r4, #12]
 8002f16:	065b      	lsls	r3, r3, #25
 8002f18:	f53f af7e 	bmi.w	8002e18 <_vfiprintf_r+0xf0>
 8002f1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f1e:	e77d      	b.n	8002e1c <_vfiprintf_r+0xf4>
 8002f20:	ab03      	add	r3, sp, #12
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	4622      	mov	r2, r4
 8002f26:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <_vfiprintf_r+0x228>)
 8002f28:	a904      	add	r1, sp, #16
 8002f2a:	4630      	mov	r0, r6
 8002f2c:	f000 f888 	bl	8003040 <_printf_i>
 8002f30:	e7ec      	b.n	8002f0c <_vfiprintf_r+0x1e4>
 8002f32:	bf00      	nop
 8002f34:	080038a4 	.word	0x080038a4
 8002f38:	080038e4 	.word	0x080038e4
 8002f3c:	080038c4 	.word	0x080038c4
 8002f40:	08003884 	.word	0x08003884
 8002f44:	080038ea 	.word	0x080038ea
 8002f48:	080038ee 	.word	0x080038ee
 8002f4c:	00000000 	.word	0x00000000
 8002f50:	08002d03 	.word	0x08002d03

08002f54 <_printf_common>:
 8002f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f58:	4691      	mov	r9, r2
 8002f5a:	461f      	mov	r7, r3
 8002f5c:	688a      	ldr	r2, [r1, #8]
 8002f5e:	690b      	ldr	r3, [r1, #16]
 8002f60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f64:	4293      	cmp	r3, r2
 8002f66:	bfb8      	it	lt
 8002f68:	4613      	movlt	r3, r2
 8002f6a:	f8c9 3000 	str.w	r3, [r9]
 8002f6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f72:	4606      	mov	r6, r0
 8002f74:	460c      	mov	r4, r1
 8002f76:	b112      	cbz	r2, 8002f7e <_printf_common+0x2a>
 8002f78:	3301      	adds	r3, #1
 8002f7a:	f8c9 3000 	str.w	r3, [r9]
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	0699      	lsls	r1, r3, #26
 8002f82:	bf42      	ittt	mi
 8002f84:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002f88:	3302      	addmi	r3, #2
 8002f8a:	f8c9 3000 	strmi.w	r3, [r9]
 8002f8e:	6825      	ldr	r5, [r4, #0]
 8002f90:	f015 0506 	ands.w	r5, r5, #6
 8002f94:	d107      	bne.n	8002fa6 <_printf_common+0x52>
 8002f96:	f104 0a19 	add.w	sl, r4, #25
 8002f9a:	68e3      	ldr	r3, [r4, #12]
 8002f9c:	f8d9 2000 	ldr.w	r2, [r9]
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	42ab      	cmp	r3, r5
 8002fa4:	dc28      	bgt.n	8002ff8 <_printf_common+0xa4>
 8002fa6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002faa:	6822      	ldr	r2, [r4, #0]
 8002fac:	3300      	adds	r3, #0
 8002fae:	bf18      	it	ne
 8002fb0:	2301      	movne	r3, #1
 8002fb2:	0692      	lsls	r2, r2, #26
 8002fb4:	d42d      	bmi.n	8003012 <_printf_common+0xbe>
 8002fb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fba:	4639      	mov	r1, r7
 8002fbc:	4630      	mov	r0, r6
 8002fbe:	47c0      	blx	r8
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	d020      	beq.n	8003006 <_printf_common+0xb2>
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	68e5      	ldr	r5, [r4, #12]
 8002fc8:	f8d9 2000 	ldr.w	r2, [r9]
 8002fcc:	f003 0306 	and.w	r3, r3, #6
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	bf08      	it	eq
 8002fd4:	1aad      	subeq	r5, r5, r2
 8002fd6:	68a3      	ldr	r3, [r4, #8]
 8002fd8:	6922      	ldr	r2, [r4, #16]
 8002fda:	bf0c      	ite	eq
 8002fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fe0:	2500      	movne	r5, #0
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	bfc4      	itt	gt
 8002fe6:	1a9b      	subgt	r3, r3, r2
 8002fe8:	18ed      	addgt	r5, r5, r3
 8002fea:	f04f 0900 	mov.w	r9, #0
 8002fee:	341a      	adds	r4, #26
 8002ff0:	454d      	cmp	r5, r9
 8002ff2:	d11a      	bne.n	800302a <_printf_common+0xd6>
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	e008      	b.n	800300a <_printf_common+0xb6>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	4652      	mov	r2, sl
 8002ffc:	4639      	mov	r1, r7
 8002ffe:	4630      	mov	r0, r6
 8003000:	47c0      	blx	r8
 8003002:	3001      	adds	r0, #1
 8003004:	d103      	bne.n	800300e <_printf_common+0xba>
 8003006:	f04f 30ff 	mov.w	r0, #4294967295
 800300a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800300e:	3501      	adds	r5, #1
 8003010:	e7c3      	b.n	8002f9a <_printf_common+0x46>
 8003012:	18e1      	adds	r1, r4, r3
 8003014:	1c5a      	adds	r2, r3, #1
 8003016:	2030      	movs	r0, #48	; 0x30
 8003018:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800301c:	4422      	add	r2, r4
 800301e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003022:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003026:	3302      	adds	r3, #2
 8003028:	e7c5      	b.n	8002fb6 <_printf_common+0x62>
 800302a:	2301      	movs	r3, #1
 800302c:	4622      	mov	r2, r4
 800302e:	4639      	mov	r1, r7
 8003030:	4630      	mov	r0, r6
 8003032:	47c0      	blx	r8
 8003034:	3001      	adds	r0, #1
 8003036:	d0e6      	beq.n	8003006 <_printf_common+0xb2>
 8003038:	f109 0901 	add.w	r9, r9, #1
 800303c:	e7d8      	b.n	8002ff0 <_printf_common+0x9c>
	...

08003040 <_printf_i>:
 8003040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003044:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003048:	460c      	mov	r4, r1
 800304a:	7e09      	ldrb	r1, [r1, #24]
 800304c:	b085      	sub	sp, #20
 800304e:	296e      	cmp	r1, #110	; 0x6e
 8003050:	4617      	mov	r7, r2
 8003052:	4606      	mov	r6, r0
 8003054:	4698      	mov	r8, r3
 8003056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003058:	f000 80b3 	beq.w	80031c2 <_printf_i+0x182>
 800305c:	d822      	bhi.n	80030a4 <_printf_i+0x64>
 800305e:	2963      	cmp	r1, #99	; 0x63
 8003060:	d036      	beq.n	80030d0 <_printf_i+0x90>
 8003062:	d80a      	bhi.n	800307a <_printf_i+0x3a>
 8003064:	2900      	cmp	r1, #0
 8003066:	f000 80b9 	beq.w	80031dc <_printf_i+0x19c>
 800306a:	2958      	cmp	r1, #88	; 0x58
 800306c:	f000 8083 	beq.w	8003176 <_printf_i+0x136>
 8003070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003074:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003078:	e032      	b.n	80030e0 <_printf_i+0xa0>
 800307a:	2964      	cmp	r1, #100	; 0x64
 800307c:	d001      	beq.n	8003082 <_printf_i+0x42>
 800307e:	2969      	cmp	r1, #105	; 0x69
 8003080:	d1f6      	bne.n	8003070 <_printf_i+0x30>
 8003082:	6820      	ldr	r0, [r4, #0]
 8003084:	6813      	ldr	r3, [r2, #0]
 8003086:	0605      	lsls	r5, r0, #24
 8003088:	f103 0104 	add.w	r1, r3, #4
 800308c:	d52a      	bpl.n	80030e4 <_printf_i+0xa4>
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6011      	str	r1, [r2, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	da03      	bge.n	800309e <_printf_i+0x5e>
 8003096:	222d      	movs	r2, #45	; 0x2d
 8003098:	425b      	negs	r3, r3
 800309a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800309e:	486f      	ldr	r0, [pc, #444]	; (800325c <_printf_i+0x21c>)
 80030a0:	220a      	movs	r2, #10
 80030a2:	e039      	b.n	8003118 <_printf_i+0xd8>
 80030a4:	2973      	cmp	r1, #115	; 0x73
 80030a6:	f000 809d 	beq.w	80031e4 <_printf_i+0x1a4>
 80030aa:	d808      	bhi.n	80030be <_printf_i+0x7e>
 80030ac:	296f      	cmp	r1, #111	; 0x6f
 80030ae:	d020      	beq.n	80030f2 <_printf_i+0xb2>
 80030b0:	2970      	cmp	r1, #112	; 0x70
 80030b2:	d1dd      	bne.n	8003070 <_printf_i+0x30>
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	f043 0320 	orr.w	r3, r3, #32
 80030ba:	6023      	str	r3, [r4, #0]
 80030bc:	e003      	b.n	80030c6 <_printf_i+0x86>
 80030be:	2975      	cmp	r1, #117	; 0x75
 80030c0:	d017      	beq.n	80030f2 <_printf_i+0xb2>
 80030c2:	2978      	cmp	r1, #120	; 0x78
 80030c4:	d1d4      	bne.n	8003070 <_printf_i+0x30>
 80030c6:	2378      	movs	r3, #120	; 0x78
 80030c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80030cc:	4864      	ldr	r0, [pc, #400]	; (8003260 <_printf_i+0x220>)
 80030ce:	e055      	b.n	800317c <_printf_i+0x13c>
 80030d0:	6813      	ldr	r3, [r2, #0]
 80030d2:	1d19      	adds	r1, r3, #4
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6011      	str	r1, [r2, #0]
 80030d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030e0:	2301      	movs	r3, #1
 80030e2:	e08c      	b.n	80031fe <_printf_i+0x1be>
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6011      	str	r1, [r2, #0]
 80030e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80030ec:	bf18      	it	ne
 80030ee:	b21b      	sxthne	r3, r3
 80030f0:	e7cf      	b.n	8003092 <_printf_i+0x52>
 80030f2:	6813      	ldr	r3, [r2, #0]
 80030f4:	6825      	ldr	r5, [r4, #0]
 80030f6:	1d18      	adds	r0, r3, #4
 80030f8:	6010      	str	r0, [r2, #0]
 80030fa:	0628      	lsls	r0, r5, #24
 80030fc:	d501      	bpl.n	8003102 <_printf_i+0xc2>
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	e002      	b.n	8003108 <_printf_i+0xc8>
 8003102:	0668      	lsls	r0, r5, #25
 8003104:	d5fb      	bpl.n	80030fe <_printf_i+0xbe>
 8003106:	881b      	ldrh	r3, [r3, #0]
 8003108:	4854      	ldr	r0, [pc, #336]	; (800325c <_printf_i+0x21c>)
 800310a:	296f      	cmp	r1, #111	; 0x6f
 800310c:	bf14      	ite	ne
 800310e:	220a      	movne	r2, #10
 8003110:	2208      	moveq	r2, #8
 8003112:	2100      	movs	r1, #0
 8003114:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003118:	6865      	ldr	r5, [r4, #4]
 800311a:	60a5      	str	r5, [r4, #8]
 800311c:	2d00      	cmp	r5, #0
 800311e:	f2c0 8095 	blt.w	800324c <_printf_i+0x20c>
 8003122:	6821      	ldr	r1, [r4, #0]
 8003124:	f021 0104 	bic.w	r1, r1, #4
 8003128:	6021      	str	r1, [r4, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d13d      	bne.n	80031aa <_printf_i+0x16a>
 800312e:	2d00      	cmp	r5, #0
 8003130:	f040 808e 	bne.w	8003250 <_printf_i+0x210>
 8003134:	4665      	mov	r5, ip
 8003136:	2a08      	cmp	r2, #8
 8003138:	d10b      	bne.n	8003152 <_printf_i+0x112>
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	07db      	lsls	r3, r3, #31
 800313e:	d508      	bpl.n	8003152 <_printf_i+0x112>
 8003140:	6923      	ldr	r3, [r4, #16]
 8003142:	6862      	ldr	r2, [r4, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	bfde      	ittt	le
 8003148:	2330      	movle	r3, #48	; 0x30
 800314a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800314e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003152:	ebac 0305 	sub.w	r3, ip, r5
 8003156:	6123      	str	r3, [r4, #16]
 8003158:	f8cd 8000 	str.w	r8, [sp]
 800315c:	463b      	mov	r3, r7
 800315e:	aa03      	add	r2, sp, #12
 8003160:	4621      	mov	r1, r4
 8003162:	4630      	mov	r0, r6
 8003164:	f7ff fef6 	bl	8002f54 <_printf_common>
 8003168:	3001      	adds	r0, #1
 800316a:	d14d      	bne.n	8003208 <_printf_i+0x1c8>
 800316c:	f04f 30ff 	mov.w	r0, #4294967295
 8003170:	b005      	add	sp, #20
 8003172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003176:	4839      	ldr	r0, [pc, #228]	; (800325c <_printf_i+0x21c>)
 8003178:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800317c:	6813      	ldr	r3, [r2, #0]
 800317e:	6821      	ldr	r1, [r4, #0]
 8003180:	1d1d      	adds	r5, r3, #4
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6015      	str	r5, [r2, #0]
 8003186:	060a      	lsls	r2, r1, #24
 8003188:	d50b      	bpl.n	80031a2 <_printf_i+0x162>
 800318a:	07ca      	lsls	r2, r1, #31
 800318c:	bf44      	itt	mi
 800318e:	f041 0120 	orrmi.w	r1, r1, #32
 8003192:	6021      	strmi	r1, [r4, #0]
 8003194:	b91b      	cbnz	r3, 800319e <_printf_i+0x15e>
 8003196:	6822      	ldr	r2, [r4, #0]
 8003198:	f022 0220 	bic.w	r2, r2, #32
 800319c:	6022      	str	r2, [r4, #0]
 800319e:	2210      	movs	r2, #16
 80031a0:	e7b7      	b.n	8003112 <_printf_i+0xd2>
 80031a2:	064d      	lsls	r5, r1, #25
 80031a4:	bf48      	it	mi
 80031a6:	b29b      	uxthmi	r3, r3
 80031a8:	e7ef      	b.n	800318a <_printf_i+0x14a>
 80031aa:	4665      	mov	r5, ip
 80031ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80031b0:	fb02 3311 	mls	r3, r2, r1, r3
 80031b4:	5cc3      	ldrb	r3, [r0, r3]
 80031b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80031ba:	460b      	mov	r3, r1
 80031bc:	2900      	cmp	r1, #0
 80031be:	d1f5      	bne.n	80031ac <_printf_i+0x16c>
 80031c0:	e7b9      	b.n	8003136 <_printf_i+0xf6>
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	6825      	ldr	r5, [r4, #0]
 80031c6:	6961      	ldr	r1, [r4, #20]
 80031c8:	1d18      	adds	r0, r3, #4
 80031ca:	6010      	str	r0, [r2, #0]
 80031cc:	0628      	lsls	r0, r5, #24
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	d501      	bpl.n	80031d6 <_printf_i+0x196>
 80031d2:	6019      	str	r1, [r3, #0]
 80031d4:	e002      	b.n	80031dc <_printf_i+0x19c>
 80031d6:	066a      	lsls	r2, r5, #25
 80031d8:	d5fb      	bpl.n	80031d2 <_printf_i+0x192>
 80031da:	8019      	strh	r1, [r3, #0]
 80031dc:	2300      	movs	r3, #0
 80031de:	6123      	str	r3, [r4, #16]
 80031e0:	4665      	mov	r5, ip
 80031e2:	e7b9      	b.n	8003158 <_printf_i+0x118>
 80031e4:	6813      	ldr	r3, [r2, #0]
 80031e6:	1d19      	adds	r1, r3, #4
 80031e8:	6011      	str	r1, [r2, #0]
 80031ea:	681d      	ldr	r5, [r3, #0]
 80031ec:	6862      	ldr	r2, [r4, #4]
 80031ee:	2100      	movs	r1, #0
 80031f0:	4628      	mov	r0, r5
 80031f2:	f7fc fff5 	bl	80001e0 <memchr>
 80031f6:	b108      	cbz	r0, 80031fc <_printf_i+0x1bc>
 80031f8:	1b40      	subs	r0, r0, r5
 80031fa:	6060      	str	r0, [r4, #4]
 80031fc:	6863      	ldr	r3, [r4, #4]
 80031fe:	6123      	str	r3, [r4, #16]
 8003200:	2300      	movs	r3, #0
 8003202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003206:	e7a7      	b.n	8003158 <_printf_i+0x118>
 8003208:	6923      	ldr	r3, [r4, #16]
 800320a:	462a      	mov	r2, r5
 800320c:	4639      	mov	r1, r7
 800320e:	4630      	mov	r0, r6
 8003210:	47c0      	blx	r8
 8003212:	3001      	adds	r0, #1
 8003214:	d0aa      	beq.n	800316c <_printf_i+0x12c>
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	079b      	lsls	r3, r3, #30
 800321a:	d413      	bmi.n	8003244 <_printf_i+0x204>
 800321c:	68e0      	ldr	r0, [r4, #12]
 800321e:	9b03      	ldr	r3, [sp, #12]
 8003220:	4298      	cmp	r0, r3
 8003222:	bfb8      	it	lt
 8003224:	4618      	movlt	r0, r3
 8003226:	e7a3      	b.n	8003170 <_printf_i+0x130>
 8003228:	2301      	movs	r3, #1
 800322a:	464a      	mov	r2, r9
 800322c:	4639      	mov	r1, r7
 800322e:	4630      	mov	r0, r6
 8003230:	47c0      	blx	r8
 8003232:	3001      	adds	r0, #1
 8003234:	d09a      	beq.n	800316c <_printf_i+0x12c>
 8003236:	3501      	adds	r5, #1
 8003238:	68e3      	ldr	r3, [r4, #12]
 800323a:	9a03      	ldr	r2, [sp, #12]
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	42ab      	cmp	r3, r5
 8003240:	dcf2      	bgt.n	8003228 <_printf_i+0x1e8>
 8003242:	e7eb      	b.n	800321c <_printf_i+0x1dc>
 8003244:	2500      	movs	r5, #0
 8003246:	f104 0919 	add.w	r9, r4, #25
 800324a:	e7f5      	b.n	8003238 <_printf_i+0x1f8>
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1ac      	bne.n	80031aa <_printf_i+0x16a>
 8003250:	7803      	ldrb	r3, [r0, #0]
 8003252:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003256:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800325a:	e76c      	b.n	8003136 <_printf_i+0xf6>
 800325c:	080038f5 	.word	0x080038f5
 8003260:	08003906 	.word	0x08003906

08003264 <_sbrk_r>:
 8003264:	b538      	push	{r3, r4, r5, lr}
 8003266:	4c06      	ldr	r4, [pc, #24]	; (8003280 <_sbrk_r+0x1c>)
 8003268:	2300      	movs	r3, #0
 800326a:	4605      	mov	r5, r0
 800326c:	4608      	mov	r0, r1
 800326e:	6023      	str	r3, [r4, #0]
 8003270:	f7fd fc26 	bl	8000ac0 <_sbrk>
 8003274:	1c43      	adds	r3, r0, #1
 8003276:	d102      	bne.n	800327e <_sbrk_r+0x1a>
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	b103      	cbz	r3, 800327e <_sbrk_r+0x1a>
 800327c:	602b      	str	r3, [r5, #0]
 800327e:	bd38      	pop	{r3, r4, r5, pc}
 8003280:	200010c8 	.word	0x200010c8

08003284 <__sread>:
 8003284:	b510      	push	{r4, lr}
 8003286:	460c      	mov	r4, r1
 8003288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800328c:	f000 fa96 	bl	80037bc <_read_r>
 8003290:	2800      	cmp	r0, #0
 8003292:	bfab      	itete	ge
 8003294:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003296:	89a3      	ldrhlt	r3, [r4, #12]
 8003298:	181b      	addge	r3, r3, r0
 800329a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800329e:	bfac      	ite	ge
 80032a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80032a2:	81a3      	strhlt	r3, [r4, #12]
 80032a4:	bd10      	pop	{r4, pc}

080032a6 <__swrite>:
 80032a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032aa:	461f      	mov	r7, r3
 80032ac:	898b      	ldrh	r3, [r1, #12]
 80032ae:	05db      	lsls	r3, r3, #23
 80032b0:	4605      	mov	r5, r0
 80032b2:	460c      	mov	r4, r1
 80032b4:	4616      	mov	r6, r2
 80032b6:	d505      	bpl.n	80032c4 <__swrite+0x1e>
 80032b8:	2302      	movs	r3, #2
 80032ba:	2200      	movs	r2, #0
 80032bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c0:	f000 f9b6 	bl	8003630 <_lseek_r>
 80032c4:	89a3      	ldrh	r3, [r4, #12]
 80032c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032ce:	81a3      	strh	r3, [r4, #12]
 80032d0:	4632      	mov	r2, r6
 80032d2:	463b      	mov	r3, r7
 80032d4:	4628      	mov	r0, r5
 80032d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032da:	f000 b869 	b.w	80033b0 <_write_r>

080032de <__sseek>:
 80032de:	b510      	push	{r4, lr}
 80032e0:	460c      	mov	r4, r1
 80032e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e6:	f000 f9a3 	bl	8003630 <_lseek_r>
 80032ea:	1c43      	adds	r3, r0, #1
 80032ec:	89a3      	ldrh	r3, [r4, #12]
 80032ee:	bf15      	itete	ne
 80032f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80032f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80032f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80032fa:	81a3      	strheq	r3, [r4, #12]
 80032fc:	bf18      	it	ne
 80032fe:	81a3      	strhne	r3, [r4, #12]
 8003300:	bd10      	pop	{r4, pc}

08003302 <__sclose>:
 8003302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003306:	f000 b8d3 	b.w	80034b0 <_close_r>
	...

0800330c <__swbuf_r>:
 800330c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330e:	460e      	mov	r6, r1
 8003310:	4614      	mov	r4, r2
 8003312:	4605      	mov	r5, r0
 8003314:	b118      	cbz	r0, 800331e <__swbuf_r+0x12>
 8003316:	6983      	ldr	r3, [r0, #24]
 8003318:	b90b      	cbnz	r3, 800331e <__swbuf_r+0x12>
 800331a:	f7ff fbf7 	bl	8002b0c <__sinit>
 800331e:	4b21      	ldr	r3, [pc, #132]	; (80033a4 <__swbuf_r+0x98>)
 8003320:	429c      	cmp	r4, r3
 8003322:	d12a      	bne.n	800337a <__swbuf_r+0x6e>
 8003324:	686c      	ldr	r4, [r5, #4]
 8003326:	69a3      	ldr	r3, [r4, #24]
 8003328:	60a3      	str	r3, [r4, #8]
 800332a:	89a3      	ldrh	r3, [r4, #12]
 800332c:	071a      	lsls	r2, r3, #28
 800332e:	d52e      	bpl.n	800338e <__swbuf_r+0x82>
 8003330:	6923      	ldr	r3, [r4, #16]
 8003332:	b363      	cbz	r3, 800338e <__swbuf_r+0x82>
 8003334:	6923      	ldr	r3, [r4, #16]
 8003336:	6820      	ldr	r0, [r4, #0]
 8003338:	1ac0      	subs	r0, r0, r3
 800333a:	6963      	ldr	r3, [r4, #20]
 800333c:	b2f6      	uxtb	r6, r6
 800333e:	4283      	cmp	r3, r0
 8003340:	4637      	mov	r7, r6
 8003342:	dc04      	bgt.n	800334e <__swbuf_r+0x42>
 8003344:	4621      	mov	r1, r4
 8003346:	4628      	mov	r0, r5
 8003348:	f000 f948 	bl	80035dc <_fflush_r>
 800334c:	bb28      	cbnz	r0, 800339a <__swbuf_r+0x8e>
 800334e:	68a3      	ldr	r3, [r4, #8]
 8003350:	3b01      	subs	r3, #1
 8003352:	60a3      	str	r3, [r4, #8]
 8003354:	6823      	ldr	r3, [r4, #0]
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	6022      	str	r2, [r4, #0]
 800335a:	701e      	strb	r6, [r3, #0]
 800335c:	6963      	ldr	r3, [r4, #20]
 800335e:	3001      	adds	r0, #1
 8003360:	4283      	cmp	r3, r0
 8003362:	d004      	beq.n	800336e <__swbuf_r+0x62>
 8003364:	89a3      	ldrh	r3, [r4, #12]
 8003366:	07db      	lsls	r3, r3, #31
 8003368:	d519      	bpl.n	800339e <__swbuf_r+0x92>
 800336a:	2e0a      	cmp	r6, #10
 800336c:	d117      	bne.n	800339e <__swbuf_r+0x92>
 800336e:	4621      	mov	r1, r4
 8003370:	4628      	mov	r0, r5
 8003372:	f000 f933 	bl	80035dc <_fflush_r>
 8003376:	b190      	cbz	r0, 800339e <__swbuf_r+0x92>
 8003378:	e00f      	b.n	800339a <__swbuf_r+0x8e>
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <__swbuf_r+0x9c>)
 800337c:	429c      	cmp	r4, r3
 800337e:	d101      	bne.n	8003384 <__swbuf_r+0x78>
 8003380:	68ac      	ldr	r4, [r5, #8]
 8003382:	e7d0      	b.n	8003326 <__swbuf_r+0x1a>
 8003384:	4b09      	ldr	r3, [pc, #36]	; (80033ac <__swbuf_r+0xa0>)
 8003386:	429c      	cmp	r4, r3
 8003388:	bf08      	it	eq
 800338a:	68ec      	ldreq	r4, [r5, #12]
 800338c:	e7cb      	b.n	8003326 <__swbuf_r+0x1a>
 800338e:	4621      	mov	r1, r4
 8003390:	4628      	mov	r0, r5
 8003392:	f000 f81f 	bl	80033d4 <__swsetup_r>
 8003396:	2800      	cmp	r0, #0
 8003398:	d0cc      	beq.n	8003334 <__swbuf_r+0x28>
 800339a:	f04f 37ff 	mov.w	r7, #4294967295
 800339e:	4638      	mov	r0, r7
 80033a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033a2:	bf00      	nop
 80033a4:	080038a4 	.word	0x080038a4
 80033a8:	080038c4 	.word	0x080038c4
 80033ac:	08003884 	.word	0x08003884

080033b0 <_write_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4c07      	ldr	r4, [pc, #28]	; (80033d0 <_write_r+0x20>)
 80033b4:	4605      	mov	r5, r0
 80033b6:	4608      	mov	r0, r1
 80033b8:	4611      	mov	r1, r2
 80033ba:	2200      	movs	r2, #0
 80033bc:	6022      	str	r2, [r4, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	f7fd fb2d 	bl	8000a1e <_write>
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	d102      	bne.n	80033ce <_write_r+0x1e>
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	b103      	cbz	r3, 80033ce <_write_r+0x1e>
 80033cc:	602b      	str	r3, [r5, #0]
 80033ce:	bd38      	pop	{r3, r4, r5, pc}
 80033d0:	200010c8 	.word	0x200010c8

080033d4 <__swsetup_r>:
 80033d4:	4b32      	ldr	r3, [pc, #200]	; (80034a0 <__swsetup_r+0xcc>)
 80033d6:	b570      	push	{r4, r5, r6, lr}
 80033d8:	681d      	ldr	r5, [r3, #0]
 80033da:	4606      	mov	r6, r0
 80033dc:	460c      	mov	r4, r1
 80033de:	b125      	cbz	r5, 80033ea <__swsetup_r+0x16>
 80033e0:	69ab      	ldr	r3, [r5, #24]
 80033e2:	b913      	cbnz	r3, 80033ea <__swsetup_r+0x16>
 80033e4:	4628      	mov	r0, r5
 80033e6:	f7ff fb91 	bl	8002b0c <__sinit>
 80033ea:	4b2e      	ldr	r3, [pc, #184]	; (80034a4 <__swsetup_r+0xd0>)
 80033ec:	429c      	cmp	r4, r3
 80033ee:	d10f      	bne.n	8003410 <__swsetup_r+0x3c>
 80033f0:	686c      	ldr	r4, [r5, #4]
 80033f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	0715      	lsls	r5, r2, #28
 80033fa:	d42c      	bmi.n	8003456 <__swsetup_r+0x82>
 80033fc:	06d0      	lsls	r0, r2, #27
 80033fe:	d411      	bmi.n	8003424 <__swsetup_r+0x50>
 8003400:	2209      	movs	r2, #9
 8003402:	6032      	str	r2, [r6, #0]
 8003404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003408:	81a3      	strh	r3, [r4, #12]
 800340a:	f04f 30ff 	mov.w	r0, #4294967295
 800340e:	e03e      	b.n	800348e <__swsetup_r+0xba>
 8003410:	4b25      	ldr	r3, [pc, #148]	; (80034a8 <__swsetup_r+0xd4>)
 8003412:	429c      	cmp	r4, r3
 8003414:	d101      	bne.n	800341a <__swsetup_r+0x46>
 8003416:	68ac      	ldr	r4, [r5, #8]
 8003418:	e7eb      	b.n	80033f2 <__swsetup_r+0x1e>
 800341a:	4b24      	ldr	r3, [pc, #144]	; (80034ac <__swsetup_r+0xd8>)
 800341c:	429c      	cmp	r4, r3
 800341e:	bf08      	it	eq
 8003420:	68ec      	ldreq	r4, [r5, #12]
 8003422:	e7e6      	b.n	80033f2 <__swsetup_r+0x1e>
 8003424:	0751      	lsls	r1, r2, #29
 8003426:	d512      	bpl.n	800344e <__swsetup_r+0x7a>
 8003428:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800342a:	b141      	cbz	r1, 800343e <__swsetup_r+0x6a>
 800342c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003430:	4299      	cmp	r1, r3
 8003432:	d002      	beq.n	800343a <__swsetup_r+0x66>
 8003434:	4630      	mov	r0, r6
 8003436:	f000 f973 	bl	8003720 <_free_r>
 800343a:	2300      	movs	r3, #0
 800343c:	6363      	str	r3, [r4, #52]	; 0x34
 800343e:	89a3      	ldrh	r3, [r4, #12]
 8003440:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003444:	81a3      	strh	r3, [r4, #12]
 8003446:	2300      	movs	r3, #0
 8003448:	6063      	str	r3, [r4, #4]
 800344a:	6923      	ldr	r3, [r4, #16]
 800344c:	6023      	str	r3, [r4, #0]
 800344e:	89a3      	ldrh	r3, [r4, #12]
 8003450:	f043 0308 	orr.w	r3, r3, #8
 8003454:	81a3      	strh	r3, [r4, #12]
 8003456:	6923      	ldr	r3, [r4, #16]
 8003458:	b94b      	cbnz	r3, 800346e <__swsetup_r+0x9a>
 800345a:	89a3      	ldrh	r3, [r4, #12]
 800345c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003464:	d003      	beq.n	800346e <__swsetup_r+0x9a>
 8003466:	4621      	mov	r1, r4
 8003468:	4630      	mov	r0, r6
 800346a:	f000 f917 	bl	800369c <__smakebuf_r>
 800346e:	89a2      	ldrh	r2, [r4, #12]
 8003470:	f012 0301 	ands.w	r3, r2, #1
 8003474:	d00c      	beq.n	8003490 <__swsetup_r+0xbc>
 8003476:	2300      	movs	r3, #0
 8003478:	60a3      	str	r3, [r4, #8]
 800347a:	6963      	ldr	r3, [r4, #20]
 800347c:	425b      	negs	r3, r3
 800347e:	61a3      	str	r3, [r4, #24]
 8003480:	6923      	ldr	r3, [r4, #16]
 8003482:	b953      	cbnz	r3, 800349a <__swsetup_r+0xc6>
 8003484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003488:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800348c:	d1ba      	bne.n	8003404 <__swsetup_r+0x30>
 800348e:	bd70      	pop	{r4, r5, r6, pc}
 8003490:	0792      	lsls	r2, r2, #30
 8003492:	bf58      	it	pl
 8003494:	6963      	ldrpl	r3, [r4, #20]
 8003496:	60a3      	str	r3, [r4, #8]
 8003498:	e7f2      	b.n	8003480 <__swsetup_r+0xac>
 800349a:	2000      	movs	r0, #0
 800349c:	e7f7      	b.n	800348e <__swsetup_r+0xba>
 800349e:	bf00      	nop
 80034a0:	2000000c 	.word	0x2000000c
 80034a4:	080038a4 	.word	0x080038a4
 80034a8:	080038c4 	.word	0x080038c4
 80034ac:	08003884 	.word	0x08003884

080034b0 <_close_r>:
 80034b0:	b538      	push	{r3, r4, r5, lr}
 80034b2:	4c06      	ldr	r4, [pc, #24]	; (80034cc <_close_r+0x1c>)
 80034b4:	2300      	movs	r3, #0
 80034b6:	4605      	mov	r5, r0
 80034b8:	4608      	mov	r0, r1
 80034ba:	6023      	str	r3, [r4, #0]
 80034bc:	f7fd facb 	bl	8000a56 <_close>
 80034c0:	1c43      	adds	r3, r0, #1
 80034c2:	d102      	bne.n	80034ca <_close_r+0x1a>
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	b103      	cbz	r3, 80034ca <_close_r+0x1a>
 80034c8:	602b      	str	r3, [r5, #0]
 80034ca:	bd38      	pop	{r3, r4, r5, pc}
 80034cc:	200010c8 	.word	0x200010c8

080034d0 <__sflush_r>:
 80034d0:	898a      	ldrh	r2, [r1, #12]
 80034d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034d6:	4605      	mov	r5, r0
 80034d8:	0710      	lsls	r0, r2, #28
 80034da:	460c      	mov	r4, r1
 80034dc:	d458      	bmi.n	8003590 <__sflush_r+0xc0>
 80034de:	684b      	ldr	r3, [r1, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	dc05      	bgt.n	80034f0 <__sflush_r+0x20>
 80034e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	dc02      	bgt.n	80034f0 <__sflush_r+0x20>
 80034ea:	2000      	movs	r0, #0
 80034ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034f2:	2e00      	cmp	r6, #0
 80034f4:	d0f9      	beq.n	80034ea <__sflush_r+0x1a>
 80034f6:	2300      	movs	r3, #0
 80034f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80034fc:	682f      	ldr	r7, [r5, #0]
 80034fe:	6a21      	ldr	r1, [r4, #32]
 8003500:	602b      	str	r3, [r5, #0]
 8003502:	d032      	beq.n	800356a <__sflush_r+0x9a>
 8003504:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003506:	89a3      	ldrh	r3, [r4, #12]
 8003508:	075a      	lsls	r2, r3, #29
 800350a:	d505      	bpl.n	8003518 <__sflush_r+0x48>
 800350c:	6863      	ldr	r3, [r4, #4]
 800350e:	1ac0      	subs	r0, r0, r3
 8003510:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003512:	b10b      	cbz	r3, 8003518 <__sflush_r+0x48>
 8003514:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003516:	1ac0      	subs	r0, r0, r3
 8003518:	2300      	movs	r3, #0
 800351a:	4602      	mov	r2, r0
 800351c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800351e:	6a21      	ldr	r1, [r4, #32]
 8003520:	4628      	mov	r0, r5
 8003522:	47b0      	blx	r6
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	89a3      	ldrh	r3, [r4, #12]
 8003528:	d106      	bne.n	8003538 <__sflush_r+0x68>
 800352a:	6829      	ldr	r1, [r5, #0]
 800352c:	291d      	cmp	r1, #29
 800352e:	d848      	bhi.n	80035c2 <__sflush_r+0xf2>
 8003530:	4a29      	ldr	r2, [pc, #164]	; (80035d8 <__sflush_r+0x108>)
 8003532:	40ca      	lsrs	r2, r1
 8003534:	07d6      	lsls	r6, r2, #31
 8003536:	d544      	bpl.n	80035c2 <__sflush_r+0xf2>
 8003538:	2200      	movs	r2, #0
 800353a:	6062      	str	r2, [r4, #4]
 800353c:	04d9      	lsls	r1, r3, #19
 800353e:	6922      	ldr	r2, [r4, #16]
 8003540:	6022      	str	r2, [r4, #0]
 8003542:	d504      	bpl.n	800354e <__sflush_r+0x7e>
 8003544:	1c42      	adds	r2, r0, #1
 8003546:	d101      	bne.n	800354c <__sflush_r+0x7c>
 8003548:	682b      	ldr	r3, [r5, #0]
 800354a:	b903      	cbnz	r3, 800354e <__sflush_r+0x7e>
 800354c:	6560      	str	r0, [r4, #84]	; 0x54
 800354e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003550:	602f      	str	r7, [r5, #0]
 8003552:	2900      	cmp	r1, #0
 8003554:	d0c9      	beq.n	80034ea <__sflush_r+0x1a>
 8003556:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800355a:	4299      	cmp	r1, r3
 800355c:	d002      	beq.n	8003564 <__sflush_r+0x94>
 800355e:	4628      	mov	r0, r5
 8003560:	f000 f8de 	bl	8003720 <_free_r>
 8003564:	2000      	movs	r0, #0
 8003566:	6360      	str	r0, [r4, #52]	; 0x34
 8003568:	e7c0      	b.n	80034ec <__sflush_r+0x1c>
 800356a:	2301      	movs	r3, #1
 800356c:	4628      	mov	r0, r5
 800356e:	47b0      	blx	r6
 8003570:	1c41      	adds	r1, r0, #1
 8003572:	d1c8      	bne.n	8003506 <__sflush_r+0x36>
 8003574:	682b      	ldr	r3, [r5, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0c5      	beq.n	8003506 <__sflush_r+0x36>
 800357a:	2b1d      	cmp	r3, #29
 800357c:	d001      	beq.n	8003582 <__sflush_r+0xb2>
 800357e:	2b16      	cmp	r3, #22
 8003580:	d101      	bne.n	8003586 <__sflush_r+0xb6>
 8003582:	602f      	str	r7, [r5, #0]
 8003584:	e7b1      	b.n	80034ea <__sflush_r+0x1a>
 8003586:	89a3      	ldrh	r3, [r4, #12]
 8003588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800358c:	81a3      	strh	r3, [r4, #12]
 800358e:	e7ad      	b.n	80034ec <__sflush_r+0x1c>
 8003590:	690f      	ldr	r7, [r1, #16]
 8003592:	2f00      	cmp	r7, #0
 8003594:	d0a9      	beq.n	80034ea <__sflush_r+0x1a>
 8003596:	0793      	lsls	r3, r2, #30
 8003598:	680e      	ldr	r6, [r1, #0]
 800359a:	bf08      	it	eq
 800359c:	694b      	ldreq	r3, [r1, #20]
 800359e:	600f      	str	r7, [r1, #0]
 80035a0:	bf18      	it	ne
 80035a2:	2300      	movne	r3, #0
 80035a4:	eba6 0807 	sub.w	r8, r6, r7
 80035a8:	608b      	str	r3, [r1, #8]
 80035aa:	f1b8 0f00 	cmp.w	r8, #0
 80035ae:	dd9c      	ble.n	80034ea <__sflush_r+0x1a>
 80035b0:	4643      	mov	r3, r8
 80035b2:	463a      	mov	r2, r7
 80035b4:	6a21      	ldr	r1, [r4, #32]
 80035b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80035b8:	4628      	mov	r0, r5
 80035ba:	47b0      	blx	r6
 80035bc:	2800      	cmp	r0, #0
 80035be:	dc06      	bgt.n	80035ce <__sflush_r+0xfe>
 80035c0:	89a3      	ldrh	r3, [r4, #12]
 80035c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035c6:	81a3      	strh	r3, [r4, #12]
 80035c8:	f04f 30ff 	mov.w	r0, #4294967295
 80035cc:	e78e      	b.n	80034ec <__sflush_r+0x1c>
 80035ce:	4407      	add	r7, r0
 80035d0:	eba8 0800 	sub.w	r8, r8, r0
 80035d4:	e7e9      	b.n	80035aa <__sflush_r+0xda>
 80035d6:	bf00      	nop
 80035d8:	20400001 	.word	0x20400001

080035dc <_fflush_r>:
 80035dc:	b538      	push	{r3, r4, r5, lr}
 80035de:	690b      	ldr	r3, [r1, #16]
 80035e0:	4605      	mov	r5, r0
 80035e2:	460c      	mov	r4, r1
 80035e4:	b1db      	cbz	r3, 800361e <_fflush_r+0x42>
 80035e6:	b118      	cbz	r0, 80035f0 <_fflush_r+0x14>
 80035e8:	6983      	ldr	r3, [r0, #24]
 80035ea:	b90b      	cbnz	r3, 80035f0 <_fflush_r+0x14>
 80035ec:	f7ff fa8e 	bl	8002b0c <__sinit>
 80035f0:	4b0c      	ldr	r3, [pc, #48]	; (8003624 <_fflush_r+0x48>)
 80035f2:	429c      	cmp	r4, r3
 80035f4:	d109      	bne.n	800360a <_fflush_r+0x2e>
 80035f6:	686c      	ldr	r4, [r5, #4]
 80035f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035fc:	b17b      	cbz	r3, 800361e <_fflush_r+0x42>
 80035fe:	4621      	mov	r1, r4
 8003600:	4628      	mov	r0, r5
 8003602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003606:	f7ff bf63 	b.w	80034d0 <__sflush_r>
 800360a:	4b07      	ldr	r3, [pc, #28]	; (8003628 <_fflush_r+0x4c>)
 800360c:	429c      	cmp	r4, r3
 800360e:	d101      	bne.n	8003614 <_fflush_r+0x38>
 8003610:	68ac      	ldr	r4, [r5, #8]
 8003612:	e7f1      	b.n	80035f8 <_fflush_r+0x1c>
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <_fflush_r+0x50>)
 8003616:	429c      	cmp	r4, r3
 8003618:	bf08      	it	eq
 800361a:	68ec      	ldreq	r4, [r5, #12]
 800361c:	e7ec      	b.n	80035f8 <_fflush_r+0x1c>
 800361e:	2000      	movs	r0, #0
 8003620:	bd38      	pop	{r3, r4, r5, pc}
 8003622:	bf00      	nop
 8003624:	080038a4 	.word	0x080038a4
 8003628:	080038c4 	.word	0x080038c4
 800362c:	08003884 	.word	0x08003884

08003630 <_lseek_r>:
 8003630:	b538      	push	{r3, r4, r5, lr}
 8003632:	4c07      	ldr	r4, [pc, #28]	; (8003650 <_lseek_r+0x20>)
 8003634:	4605      	mov	r5, r0
 8003636:	4608      	mov	r0, r1
 8003638:	4611      	mov	r1, r2
 800363a:	2200      	movs	r2, #0
 800363c:	6022      	str	r2, [r4, #0]
 800363e:	461a      	mov	r2, r3
 8003640:	f7fd fa30 	bl	8000aa4 <_lseek>
 8003644:	1c43      	adds	r3, r0, #1
 8003646:	d102      	bne.n	800364e <_lseek_r+0x1e>
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	b103      	cbz	r3, 800364e <_lseek_r+0x1e>
 800364c:	602b      	str	r3, [r5, #0]
 800364e:	bd38      	pop	{r3, r4, r5, pc}
 8003650:	200010c8 	.word	0x200010c8

08003654 <__swhatbuf_r>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	460e      	mov	r6, r1
 8003658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365c:	2900      	cmp	r1, #0
 800365e:	b096      	sub	sp, #88	; 0x58
 8003660:	4614      	mov	r4, r2
 8003662:	461d      	mov	r5, r3
 8003664:	da07      	bge.n	8003676 <__swhatbuf_r+0x22>
 8003666:	2300      	movs	r3, #0
 8003668:	602b      	str	r3, [r5, #0]
 800366a:	89b3      	ldrh	r3, [r6, #12]
 800366c:	061a      	lsls	r2, r3, #24
 800366e:	d410      	bmi.n	8003692 <__swhatbuf_r+0x3e>
 8003670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003674:	e00e      	b.n	8003694 <__swhatbuf_r+0x40>
 8003676:	466a      	mov	r2, sp
 8003678:	f000 f8b2 	bl	80037e0 <_fstat_r>
 800367c:	2800      	cmp	r0, #0
 800367e:	dbf2      	blt.n	8003666 <__swhatbuf_r+0x12>
 8003680:	9a01      	ldr	r2, [sp, #4]
 8003682:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003686:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800368a:	425a      	negs	r2, r3
 800368c:	415a      	adcs	r2, r3
 800368e:	602a      	str	r2, [r5, #0]
 8003690:	e7ee      	b.n	8003670 <__swhatbuf_r+0x1c>
 8003692:	2340      	movs	r3, #64	; 0x40
 8003694:	2000      	movs	r0, #0
 8003696:	6023      	str	r3, [r4, #0]
 8003698:	b016      	add	sp, #88	; 0x58
 800369a:	bd70      	pop	{r4, r5, r6, pc}

0800369c <__smakebuf_r>:
 800369c:	898b      	ldrh	r3, [r1, #12]
 800369e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036a0:	079d      	lsls	r5, r3, #30
 80036a2:	4606      	mov	r6, r0
 80036a4:	460c      	mov	r4, r1
 80036a6:	d507      	bpl.n	80036b8 <__smakebuf_r+0x1c>
 80036a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	6123      	str	r3, [r4, #16]
 80036b0:	2301      	movs	r3, #1
 80036b2:	6163      	str	r3, [r4, #20]
 80036b4:	b002      	add	sp, #8
 80036b6:	bd70      	pop	{r4, r5, r6, pc}
 80036b8:	ab01      	add	r3, sp, #4
 80036ba:	466a      	mov	r2, sp
 80036bc:	f7ff ffca 	bl	8003654 <__swhatbuf_r>
 80036c0:	9900      	ldr	r1, [sp, #0]
 80036c2:	4605      	mov	r5, r0
 80036c4:	4630      	mov	r0, r6
 80036c6:	f7ff faab 	bl	8002c20 <_malloc_r>
 80036ca:	b948      	cbnz	r0, 80036e0 <__smakebuf_r+0x44>
 80036cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036d0:	059a      	lsls	r2, r3, #22
 80036d2:	d4ef      	bmi.n	80036b4 <__smakebuf_r+0x18>
 80036d4:	f023 0303 	bic.w	r3, r3, #3
 80036d8:	f043 0302 	orr.w	r3, r3, #2
 80036dc:	81a3      	strh	r3, [r4, #12]
 80036de:	e7e3      	b.n	80036a8 <__smakebuf_r+0xc>
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <__smakebuf_r+0x7c>)
 80036e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	6020      	str	r0, [r4, #0]
 80036e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036ec:	81a3      	strh	r3, [r4, #12]
 80036ee:	9b00      	ldr	r3, [sp, #0]
 80036f0:	6163      	str	r3, [r4, #20]
 80036f2:	9b01      	ldr	r3, [sp, #4]
 80036f4:	6120      	str	r0, [r4, #16]
 80036f6:	b15b      	cbz	r3, 8003710 <__smakebuf_r+0x74>
 80036f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036fc:	4630      	mov	r0, r6
 80036fe:	f000 f881 	bl	8003804 <_isatty_r>
 8003702:	b128      	cbz	r0, 8003710 <__smakebuf_r+0x74>
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	f023 0303 	bic.w	r3, r3, #3
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	81a3      	strh	r3, [r4, #12]
 8003710:	89a3      	ldrh	r3, [r4, #12]
 8003712:	431d      	orrs	r5, r3
 8003714:	81a5      	strh	r5, [r4, #12]
 8003716:	e7cd      	b.n	80036b4 <__smakebuf_r+0x18>
 8003718:	08002ad5 	.word	0x08002ad5

0800371c <__malloc_lock>:
 800371c:	4770      	bx	lr

0800371e <__malloc_unlock>:
 800371e:	4770      	bx	lr

08003720 <_free_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	4605      	mov	r5, r0
 8003724:	2900      	cmp	r1, #0
 8003726:	d045      	beq.n	80037b4 <_free_r+0x94>
 8003728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800372c:	1f0c      	subs	r4, r1, #4
 800372e:	2b00      	cmp	r3, #0
 8003730:	bfb8      	it	lt
 8003732:	18e4      	addlt	r4, r4, r3
 8003734:	f7ff fff2 	bl	800371c <__malloc_lock>
 8003738:	4a1f      	ldr	r2, [pc, #124]	; (80037b8 <_free_r+0x98>)
 800373a:	6813      	ldr	r3, [r2, #0]
 800373c:	4610      	mov	r0, r2
 800373e:	b933      	cbnz	r3, 800374e <_free_r+0x2e>
 8003740:	6063      	str	r3, [r4, #4]
 8003742:	6014      	str	r4, [r2, #0]
 8003744:	4628      	mov	r0, r5
 8003746:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800374a:	f7ff bfe8 	b.w	800371e <__malloc_unlock>
 800374e:	42a3      	cmp	r3, r4
 8003750:	d90c      	bls.n	800376c <_free_r+0x4c>
 8003752:	6821      	ldr	r1, [r4, #0]
 8003754:	1862      	adds	r2, r4, r1
 8003756:	4293      	cmp	r3, r2
 8003758:	bf04      	itt	eq
 800375a:	681a      	ldreq	r2, [r3, #0]
 800375c:	685b      	ldreq	r3, [r3, #4]
 800375e:	6063      	str	r3, [r4, #4]
 8003760:	bf04      	itt	eq
 8003762:	1852      	addeq	r2, r2, r1
 8003764:	6022      	streq	r2, [r4, #0]
 8003766:	6004      	str	r4, [r0, #0]
 8003768:	e7ec      	b.n	8003744 <_free_r+0x24>
 800376a:	4613      	mov	r3, r2
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	b10a      	cbz	r2, 8003774 <_free_r+0x54>
 8003770:	42a2      	cmp	r2, r4
 8003772:	d9fa      	bls.n	800376a <_free_r+0x4a>
 8003774:	6819      	ldr	r1, [r3, #0]
 8003776:	1858      	adds	r0, r3, r1
 8003778:	42a0      	cmp	r0, r4
 800377a:	d10b      	bne.n	8003794 <_free_r+0x74>
 800377c:	6820      	ldr	r0, [r4, #0]
 800377e:	4401      	add	r1, r0
 8003780:	1858      	adds	r0, r3, r1
 8003782:	4282      	cmp	r2, r0
 8003784:	6019      	str	r1, [r3, #0]
 8003786:	d1dd      	bne.n	8003744 <_free_r+0x24>
 8003788:	6810      	ldr	r0, [r2, #0]
 800378a:	6852      	ldr	r2, [r2, #4]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	4401      	add	r1, r0
 8003790:	6019      	str	r1, [r3, #0]
 8003792:	e7d7      	b.n	8003744 <_free_r+0x24>
 8003794:	d902      	bls.n	800379c <_free_r+0x7c>
 8003796:	230c      	movs	r3, #12
 8003798:	602b      	str	r3, [r5, #0]
 800379a:	e7d3      	b.n	8003744 <_free_r+0x24>
 800379c:	6820      	ldr	r0, [r4, #0]
 800379e:	1821      	adds	r1, r4, r0
 80037a0:	428a      	cmp	r2, r1
 80037a2:	bf04      	itt	eq
 80037a4:	6811      	ldreq	r1, [r2, #0]
 80037a6:	6852      	ldreq	r2, [r2, #4]
 80037a8:	6062      	str	r2, [r4, #4]
 80037aa:	bf04      	itt	eq
 80037ac:	1809      	addeq	r1, r1, r0
 80037ae:	6021      	streq	r1, [r4, #0]
 80037b0:	605c      	str	r4, [r3, #4]
 80037b2:	e7c7      	b.n	8003744 <_free_r+0x24>
 80037b4:	bd38      	pop	{r3, r4, r5, pc}
 80037b6:	bf00      	nop
 80037b8:	2000009c 	.word	0x2000009c

080037bc <_read_r>:
 80037bc:	b538      	push	{r3, r4, r5, lr}
 80037be:	4c07      	ldr	r4, [pc, #28]	; (80037dc <_read_r+0x20>)
 80037c0:	4605      	mov	r5, r0
 80037c2:	4608      	mov	r0, r1
 80037c4:	4611      	mov	r1, r2
 80037c6:	2200      	movs	r2, #0
 80037c8:	6022      	str	r2, [r4, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	f7fd f90a 	bl	80009e4 <_read>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d102      	bne.n	80037da <_read_r+0x1e>
 80037d4:	6823      	ldr	r3, [r4, #0]
 80037d6:	b103      	cbz	r3, 80037da <_read_r+0x1e>
 80037d8:	602b      	str	r3, [r5, #0]
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	200010c8 	.word	0x200010c8

080037e0 <_fstat_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4c07      	ldr	r4, [pc, #28]	; (8003800 <_fstat_r+0x20>)
 80037e4:	2300      	movs	r3, #0
 80037e6:	4605      	mov	r5, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	4611      	mov	r1, r2
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	f7fd f93e 	bl	8000a6e <_fstat>
 80037f2:	1c43      	adds	r3, r0, #1
 80037f4:	d102      	bne.n	80037fc <_fstat_r+0x1c>
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	b103      	cbz	r3, 80037fc <_fstat_r+0x1c>
 80037fa:	602b      	str	r3, [r5, #0]
 80037fc:	bd38      	pop	{r3, r4, r5, pc}
 80037fe:	bf00      	nop
 8003800:	200010c8 	.word	0x200010c8

08003804 <_isatty_r>:
 8003804:	b538      	push	{r3, r4, r5, lr}
 8003806:	4c06      	ldr	r4, [pc, #24]	; (8003820 <_isatty_r+0x1c>)
 8003808:	2300      	movs	r3, #0
 800380a:	4605      	mov	r5, r0
 800380c:	4608      	mov	r0, r1
 800380e:	6023      	str	r3, [r4, #0]
 8003810:	f7fd f93d 	bl	8000a8e <_isatty>
 8003814:	1c43      	adds	r3, r0, #1
 8003816:	d102      	bne.n	800381e <_isatty_r+0x1a>
 8003818:	6823      	ldr	r3, [r4, #0]
 800381a:	b103      	cbz	r3, 800381e <_isatty_r+0x1a>
 800381c:	602b      	str	r3, [r5, #0]
 800381e:	bd38      	pop	{r3, r4, r5, pc}
 8003820:	200010c8 	.word	0x200010c8

08003824 <_init>:
 8003824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003826:	bf00      	nop
 8003828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800382a:	bc08      	pop	{r3}
 800382c:	469e      	mov	lr, r3
 800382e:	4770      	bx	lr

08003830 <_fini>:
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	bf00      	nop
 8003834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003836:	bc08      	pop	{r3}
 8003838:	469e      	mov	lr, r3
 800383a:	4770      	bx	lr
