
Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c4c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08008de0  08008de0  00009de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009250  08009250  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009250  08009250  0000a250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009258  08009258  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009258  08009258  0000a258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800925c  0800925c  0000a25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009260  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  200001d4  08009434  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  08009434  0000b468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2a6  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001daa  00000000  00000000  000174aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  00019258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000755  00000000  00000000  00019bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cb47  00000000  00000000  0001a34d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d835  00000000  00000000  00036e94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5c09  00000000  00000000  000446c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea2d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b48  00000000  00000000  000ea318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000ede60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008dc4 	.word	0x08008dc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008dc4 	.word	0x08008dc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf8:	f000 fc62 	bl	80015c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfc:	f000 f8b2 	bl	8000e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d00:	f000 f9be 	bl	8001080 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d04:	f000 f906 	bl	8000f14 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000d08:	f000 f98a 	bl	8001020 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8000d0c:	f000 f95e 	bl	8000fcc <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
//  int color = 1000;
  HAL_DAC_Init(&hdac);
 8000d10:	484b      	ldr	r0, [pc, #300]	@ (8000e40 <main+0x14c>)
 8000d12:	f001 fa6a 	bl	80021ea <HAL_DAC_Init>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000d16:	2100      	movs	r1, #0
 8000d18:	4849      	ldr	r0, [pc, #292]	@ (8000e40 <main+0x14c>)
 8000d1a:	f001 fa88 	bl	800222e <HAL_DAC_Start>

  previous_pin = HAL_GPIO_ReadPin (CLK_GPIO_Port, CLK_Pin);
 8000d1e:	2102      	movs	r1, #2
 8000d20:	4848      	ldr	r0, [pc, #288]	@ (8000e44 <main+0x150>)
 8000d22:	f001 fc7b 	bl	800261c <HAL_GPIO_ReadPin>
 8000d26:	4603      	mov	r3, r0
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b47      	ldr	r3, [pc, #284]	@ (8000e48 <main+0x154>)
 8000d2c:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (!HAL_GPIO_ReadPin (SW_GPIO_Port, SW_Pin)) {
 8000d2e:	2108      	movs	r1, #8
 8000d30:	4844      	ldr	r0, [pc, #272]	@ (8000e44 <main+0x150>)
 8000d32:	f001 fc73 	bl	800261c <HAL_GPIO_ReadPin>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d11a      	bne.n	8000d72 <main+0x7e>
		  count = 0;
 8000d3c:	4b43      	ldr	r3, [pc, #268]	@ (8000e4c <main+0x158>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2102      	movs	r1, #2
 8000d46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d4a:	f001 fc7f 	bl	800264c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2101      	movs	r1, #1
 8000d52:	483c      	ldr	r0, [pc, #240]	@ (8000e44 <main+0x150>)
 8000d54:	f001 fc7a 	bl	800264c <HAL_GPIO_WritePin>
		  sprintf (message, "%d\r\n", count);
 8000d58:	4b3c      	ldr	r3, [pc, #240]	@ (8000e4c <main+0x158>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	493c      	ldr	r1, [pc, #240]	@ (8000e50 <main+0x15c>)
 8000d60:	483c      	ldr	r0, [pc, #240]	@ (8000e54 <main+0x160>)
 8000d62:	f004 fbf5 	bl	8005550 <siprintf>
		  HAL_UART_Transmit (&huart2, (uint8_t*) message, 40, 100);
 8000d66:	2364      	movs	r3, #100	@ 0x64
 8000d68:	2228      	movs	r2, #40	@ 0x28
 8000d6a:	493a      	ldr	r1, [pc, #232]	@ (8000e54 <main+0x160>)
 8000d6c:	483a      	ldr	r0, [pc, #232]	@ (8000e58 <main+0x164>)
 8000d6e:	f003 f8e7 	bl	8003f40 <HAL_UART_Transmit>
	  }

	  current_pin = HAL_GPIO_ReadPin (CLK_GPIO_Port, CLK_Pin);
 8000d72:	2102      	movs	r1, #2
 8000d74:	4833      	ldr	r0, [pc, #204]	@ (8000e44 <main+0x150>)
 8000d76:	f001 fc51 	bl	800261c <HAL_GPIO_ReadPin>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b37      	ldr	r3, [pc, #220]	@ (8000e5c <main+0x168>)
 8000d80:	601a      	str	r2, [r3, #0]
	  if (current_pin != previous_pin) {
 8000d82:	4b36      	ldr	r3, [pc, #216]	@ (8000e5c <main+0x168>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	4b30      	ldr	r3, [pc, #192]	@ (8000e48 <main+0x154>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d0cf      	beq.n	8000d2e <main+0x3a>
		  if (HAL_GPIO_ReadPin (DT_GPIO_Port, DT_Pin) != current_pin) {
 8000d8e:	2104      	movs	r1, #4
 8000d90:	482c      	ldr	r0, [pc, #176]	@ (8000e44 <main+0x150>)
 8000d92:	f001 fc43 	bl	800261c <HAL_GPIO_ReadPin>
 8000d96:	4603      	mov	r3, r0
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b30      	ldr	r3, [pc, #192]	@ (8000e5c <main+0x168>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d01e      	beq.n	8000de0 <main+0xec>
			  if (!switched) {
 8000da2:	4b2f      	ldr	r3, [pc, #188]	@ (8000e60 <main+0x16c>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	f083 0301 	eor.w	r3, r3, #1
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d008      	beq.n	8000dc2 <main+0xce>
				  switched = true;
 8000db0:	4b2b      	ldr	r3, [pc, #172]	@ (8000e60 <main+0x16c>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
				  count++;
 8000db6:	4b25      	ldr	r3, [pc, #148]	@ (8000e4c <main+0x158>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	4a23      	ldr	r2, [pc, #140]	@ (8000e4c <main+0x158>)
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e002      	b.n	8000dc8 <main+0xd4>
			  } else {
				  switched = false;
 8000dc2:	4b27      	ldr	r3, [pc, #156]	@ (8000e60 <main+0x16c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
			  }
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2102      	movs	r1, #2
 8000dcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd0:	f001 fc3c 	bl	800264c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	481a      	ldr	r0, [pc, #104]	@ (8000e44 <main+0x150>)
 8000dda:	f001 fc37 	bl	800264c <HAL_GPIO_WritePin>
 8000dde:	e01d      	b.n	8000e1c <main+0x128>
		  } else {
			  if (!switched) {
 8000de0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e60 <main+0x16c>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	f083 0301 	eor.w	r3, r3, #1
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d008      	beq.n	8000e00 <main+0x10c>
				  switched = true;
 8000dee:	4b1c      	ldr	r3, [pc, #112]	@ (8000e60 <main+0x16c>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
				  count--;
 8000df4:	4b15      	ldr	r3, [pc, #84]	@ (8000e4c <main+0x158>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	4a14      	ldr	r2, [pc, #80]	@ (8000e4c <main+0x158>)
 8000dfc:	6013      	str	r3, [r2, #0]
 8000dfe:	e002      	b.n	8000e06 <main+0x112>
			  } else {
				  switched = false;
 8000e00:	4b17      	ldr	r3, [pc, #92]	@ (8000e60 <main+0x16c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
			  }
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2102      	movs	r1, #2
 8000e0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e0e:	f001 fc1d 	bl	800264c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000e12:	2201      	movs	r2, #1
 8000e14:	2101      	movs	r1, #1
 8000e16:	480b      	ldr	r0, [pc, #44]	@ (8000e44 <main+0x150>)
 8000e18:	f001 fc18 	bl	800264c <HAL_GPIO_WritePin>
		  }
		  sprintf (message, "%d\r\n", count);
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <main+0x158>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	490b      	ldr	r1, [pc, #44]	@ (8000e50 <main+0x15c>)
 8000e24:	480b      	ldr	r0, [pc, #44]	@ (8000e54 <main+0x160>)
 8000e26:	f004 fb93 	bl	8005550 <siprintf>
		  HAL_UART_Transmit (&huart2, (uint8_t*) message, 40, 100);
 8000e2a:	2364      	movs	r3, #100	@ 0x64
 8000e2c:	2228      	movs	r2, #40	@ 0x28
 8000e2e:	4909      	ldr	r1, [pc, #36]	@ (8000e54 <main+0x160>)
 8000e30:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <main+0x164>)
 8000e32:	f003 f885 	bl	8003f40 <HAL_UART_Transmit>

		  previous_pin = current_pin;
 8000e36:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <main+0x168>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a03      	ldr	r2, [pc, #12]	@ (8000e48 <main+0x154>)
 8000e3c:	6013      	str	r3, [r2, #0]
	  if (!HAL_GPIO_ReadPin (SW_GPIO_Port, SW_Pin)) {
 8000e3e:	e776      	b.n	8000d2e <main+0x3a>
 8000e40:	20000240 	.word	0x20000240
 8000e44:	48000800 	.word	0x48000800
 8000e48:	2000030c 	.word	0x2000030c
 8000e4c:	20000308 	.word	0x20000308
 8000e50:	08008de0 	.word	0x08008de0
 8000e54:	200002dc 	.word	0x200002dc
 8000e58:	20000254 	.word	0x20000254
 8000e5c:	20000310 	.word	0x20000310
 8000e60:	20000304 	.word	0x20000304

08000e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b09c      	sub	sp, #112	@ 0x70
 8000e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e6a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e6e:	2228      	movs	r2, #40	@ 0x28
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f004 fbcf 	bl	8005616 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e78:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e88:	463b      	mov	r3, r7
 8000e8a:	2234      	movs	r2, #52	@ 0x34
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f004 fbc1 	bl	8005616 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e94:	2302      	movs	r3, #2
 8000e96:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9c:	2310      	movs	r3, #16
 8000e9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ea8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000eac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f001 fc06 	bl	80026c4 <HAL_RCC_OscConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000ebe:	f000 f961 	bl	8001184 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000ed4:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000ed8:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000eda:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ede:	2101      	movs	r1, #1
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f002 fc2d 	bl	8003740 <HAL_RCC_ClockConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000eec:	f000 f94a 	bl	8001184 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC1;
 8000ef0:	2380      	movs	r3, #128	@ 0x80
 8000ef2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000ef4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ef8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000efa:	463b      	mov	r3, r7
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 fe3f 	bl	8003b80 <HAL_RCCEx_PeriphCLKConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000f08:	f000 f93c 	bl	8001184 <Error_Handler>
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	3770      	adds	r7, #112	@ 0x70
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2a:	4b27      	ldr	r3, [pc, #156]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f2c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f32:	4b25      	ldr	r3, [pc, #148]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f3e:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f44:	4b20      	ldr	r3, [pc, #128]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f52:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f58:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f64:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f6a:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f74:	2204      	movs	r2, #4
 8000f76:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f78:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f84:	4810      	ldr	r0, [pc, #64]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000f86:	f000 fb81 	bl	800168c <HAL_ADC_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8000f90:	f000 f8f8 	bl	8001184 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f94:	2301      	movs	r3, #1
 8000f96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fac:	463b      	mov	r3, r7
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <MX_ADC1_Init+0xb4>)
 8000fb2:	f000 fcf1 	bl	8001998 <HAL_ADC_ConfigChannel>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000fbc:	f000 f8e2 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fc0:	bf00      	nop
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200001f0 	.word	0x200001f0

08000fcc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <MX_DAC_Init+0x4c>)
 8000fde:	4a0f      	ldr	r2, [pc, #60]	@ (800101c <MX_DAC_Init+0x50>)
 8000fe0:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000fe2:	480d      	ldr	r0, [pc, #52]	@ (8001018 <MX_DAC_Init+0x4c>)
 8000fe4:	f001 f901 	bl	80021ea <HAL_DAC_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 8000fee:	f000 f8c9 	bl	8001184 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	4619      	mov	r1, r3
 8001000:	4805      	ldr	r0, [pc, #20]	@ (8001018 <MX_DAC_Init+0x4c>)
 8001002:	f001 f94b 	bl	800229c <HAL_DAC_ConfigChannel>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 800100c:	f000 f8ba 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000240 	.word	0x20000240
 800101c:	40007400 	.word	0x40007400

08001020 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001024:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001026:	4a15      	ldr	r2, [pc, #84]	@ (800107c <MX_USART2_UART_Init+0x5c>)
 8001028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800102a:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 800102c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001044:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001046:	220c      	movs	r2, #12
 8001048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104a:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001056:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <MX_USART2_UART_Init+0x58>)
 8001064:	f002 ff1e 	bl	8003ea4 <HAL_UART_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800106e:	f000 f889 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000254 	.word	0x20000254
 800107c:	40004400 	.word	0x40004400

08001080 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	4b38      	ldr	r3, [pc, #224]	@ (8001178 <MX_GPIO_Init+0xf8>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	4a37      	ldr	r2, [pc, #220]	@ (8001178 <MX_GPIO_Init+0xf8>)
 800109c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80010a0:	6153      	str	r3, [r2, #20]
 80010a2:	4b35      	ldr	r3, [pc, #212]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ae:	4b32      	ldr	r3, [pc, #200]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a31      	ldr	r2, [pc, #196]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010b8:	6153      	str	r3, [r2, #20]
 80010ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	4a2b      	ldr	r2, [pc, #172]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d0:	6153      	str	r3, [r2, #20]
 80010d2:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <MX_GPIO_Init+0xf8>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2101      	movs	r1, #1
 80010e2:	4826      	ldr	r0, [pc, #152]	@ (800117c <MX_GPIO_Init+0xfc>)
 80010e4:	f001 fab2 	bl	800264c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2102      	movs	r1, #2
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f0:	f001 faac 	bl	800264c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80010f4:	2301      	movs	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	481c      	ldr	r0, [pc, #112]	@ (800117c <MX_GPIO_Init+0xfc>)
 800110c:	f001 f914 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_Pin DT_Pin SW_Pin */
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 8001110:	230e      	movs	r3, #14
 8001112:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001118:	2301      	movs	r3, #1
 800111a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	4619      	mov	r1, r3
 8001122:	4816      	ldr	r0, [pc, #88]	@ (800117c <MX_GPIO_Init+0xfc>)
 8001124:	f001 f908 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001128:	2302      	movs	r3, #2
 800112a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	4619      	mov	r1, r3
 800113e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001142:	f001 f8f9 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTB_Pin */
  GPIO_InitStruct.Pin = CTB_Pin;
 8001146:	2301      	movs	r3, #1
 8001148:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800114a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800114e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001150:	2301      	movs	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CTB_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4809      	ldr	r0, [pc, #36]	@ (8001180 <MX_GPIO_Init+0x100>)
 800115c:	f001 f8ec 	bl	8002338 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2100      	movs	r1, #0
 8001164:	2006      	movs	r0, #6
 8001166:	f001 f80a 	bl	800217e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800116a:	2006      	movs	r0, #6
 800116c:	f001 f823 	bl	80021b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001170:	bf00      	nop
 8001172:	3720      	adds	r7, #32
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40021000 	.word	0x40021000
 800117c:	48000800 	.word	0x48000800
 8001180:	48000400 	.word	0x48000400

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
}
 800118a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <Error_Handler+0x8>

08001190 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <HAL_MspInit+0x44>)
 8001198:	699b      	ldr	r3, [r3, #24]
 800119a:	4a0e      	ldr	r2, [pc, #56]	@ (80011d4 <HAL_MspInit+0x44>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6193      	str	r3, [r2, #24]
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <HAL_MspInit+0x44>)
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <HAL_MspInit+0x44>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	4a08      	ldr	r2, [pc, #32]	@ (80011d4 <HAL_MspInit+0x44>)
 80011b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b8:	61d3      	str	r3, [r2, #28]
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <HAL_MspInit+0x44>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000

080011d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011f8:	d124      	bne.n	8001244 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011fa:	4b14      	ldr	r3, [pc, #80]	@ (800124c <HAL_ADC_MspInit+0x74>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	4a13      	ldr	r2, [pc, #76]	@ (800124c <HAL_ADC_MspInit+0x74>)
 8001200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001204:	6153      	str	r3, [r2, #20]
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <HAL_ADC_MspInit+0x74>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_ADC_MspInit+0x74>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	4a0d      	ldr	r2, [pc, #52]	@ (800124c <HAL_ADC_MspInit+0x74>)
 8001218:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800121c:	6153      	str	r3, [r2, #20]
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <HAL_ADC_MspInit+0x74>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800122a:	2301      	movs	r3, #1
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800122e:	2303      	movs	r3, #3
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001240:	f001 f87a 	bl	8002338 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001244:	bf00      	nop
 8001246:	3728      	adds	r7, #40	@ 0x28
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a15      	ldr	r2, [pc, #84]	@ (80012c4 <HAL_DAC_MspInit+0x74>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d124      	bne.n	80012bc <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	4a14      	ldr	r2, [pc, #80]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 8001278:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800127c:	61d3      	str	r3, [r2, #28]
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 8001290:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001294:	6153      	str	r3, [r2, #20]
 8001296:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <HAL_DAC_MspInit+0x78>)
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012a2:	2310      	movs	r3, #16
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a6:	2303      	movs	r3, #3
 80012a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	4619      	mov	r1, r3
 80012b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b8:	f001 f83e 	bl	8002338 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80012bc:	bf00      	nop
 80012be:	3728      	adds	r7, #40	@ 0x28
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40007400 	.word	0x40007400
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <HAL_UART_MspInit+0x7c>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d128      	bne.n	8001340 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ee:	4b17      	ldr	r3, [pc, #92]	@ (800134c <HAL_UART_MspInit+0x80>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a16      	ldr	r2, [pc, #88]	@ (800134c <HAL_UART_MspInit+0x80>)
 80012f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b14      	ldr	r3, [pc, #80]	@ (800134c <HAL_UART_MspInit+0x80>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <HAL_UART_MspInit+0x80>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	4a10      	ldr	r2, [pc, #64]	@ (800134c <HAL_UART_MspInit+0x80>)
 800130c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001310:	6153      	str	r3, [r2, #20]
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <HAL_UART_MspInit+0x80>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800131e:	230c      	movs	r3, #12
 8001320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800132e:	2307      	movs	r3, #7
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133c:	f000 fffc 	bl	8002338 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40004400 	.word	0x40004400
 800134c:	40021000 	.word	0x40021000

08001350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <NMI_Handler+0x4>

08001358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <HardFault_Handler+0x4>

08001360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <MemManage_Handler+0x4>

08001368 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <BusFault_Handler+0x4>

08001370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <UsageFault_Handler+0x4>

08001378 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001386:	b480      	push	{r7}
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013a6:	f000 f951 	bl	800164c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}

080013ae <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	af00      	add	r7, sp, #0
//	if (HAL_GPIO_ReadPin (CTB_GPIO_Port, CTB_Pin)) {
//		sprintf(message_2, "YIPPE\r\n");
//		HAL_UART_Transmit(&huart2, (uint8_t *) message_2, 20, 100);
//	}
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CTB_Pin);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f001 f962 	bl	800267c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}

080013bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return 1;
 80013c0:	2301      	movs	r3, #1
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <_kill>:

int _kill(int pid, int sig)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013d6:	f004 f971 	bl	80056bc <__errno>
 80013da:	4603      	mov	r3, r0
 80013dc:	2216      	movs	r2, #22
 80013de:	601a      	str	r2, [r3, #0]
  return -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <_exit>:

void _exit (int status)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013f4:	f04f 31ff 	mov.w	r1, #4294967295
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ffe7 	bl	80013cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80013fe:	bf00      	nop
 8001400:	e7fd      	b.n	80013fe <_exit+0x12>

08001402 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e00a      	b.n	800142a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001414:	f3af 8000 	nop.w
 8001418:	4601      	mov	r1, r0
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	60ba      	str	r2, [r7, #8]
 8001420:	b2ca      	uxtb	r2, r1
 8001422:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	3301      	adds	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	429a      	cmp	r2, r3
 8001430:	dbf0      	blt.n	8001414 <_read+0x12>
  }

  return len;
 8001432:	687b      	ldr	r3, [r7, #4]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	e009      	b.n	8001462 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	60ba      	str	r2, [r7, #8]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	3301      	adds	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	429a      	cmp	r2, r3
 8001468:	dbf1      	blt.n	800144e <_write+0x12>
  }
  return len;
 800146a:	687b      	ldr	r3, [r7, #4]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <_close>:

int _close(int file)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800147c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800149c:	605a      	str	r2, [r3, #4]
  return 0;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <_isatty>:

int _isatty(int file)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014b4:	2301      	movs	r3, #1
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e4:	4a14      	ldr	r2, [pc, #80]	@ (8001538 <_sbrk+0x5c>)
 80014e6:	4b15      	ldr	r3, [pc, #84]	@ (800153c <_sbrk+0x60>)
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f0:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <_sbrk+0x64>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d102      	bne.n	80014fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f8:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <_sbrk+0x64>)
 80014fa:	4a12      	ldr	r2, [pc, #72]	@ (8001544 <_sbrk+0x68>)
 80014fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014fe:	4b10      	ldr	r3, [pc, #64]	@ (8001540 <_sbrk+0x64>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	429a      	cmp	r2, r3
 800150a:	d207      	bcs.n	800151c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800150c:	f004 f8d6 	bl	80056bc <__errno>
 8001510:	4603      	mov	r3, r0
 8001512:	220c      	movs	r2, #12
 8001514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001516:	f04f 33ff 	mov.w	r3, #4294967295
 800151a:	e009      	b.n	8001530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <_sbrk+0x64>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001522:	4b07      	ldr	r3, [pc, #28]	@ (8001540 <_sbrk+0x64>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	4a05      	ldr	r2, [pc, #20]	@ (8001540 <_sbrk+0x64>)
 800152c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800152e:	68fb      	ldr	r3, [r7, #12]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20004000 	.word	0x20004000
 800153c:	00000400 	.word	0x00000400
 8001540:	20000314 	.word	0x20000314
 8001544:	20000468 	.word	0x20000468

08001548 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <SystemInit+0x20>)
 800154e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001552:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <SystemInit+0x20>)
 8001554:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001558:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800156c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015a4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001570:	f7ff ffea 	bl	8001548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001574:	480c      	ldr	r0, [pc, #48]	@ (80015a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001576:	490d      	ldr	r1, [pc, #52]	@ (80015ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001578:	4a0d      	ldr	r2, [pc, #52]	@ (80015b0 <LoopForever+0xe>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800157c:	e002      	b.n	8001584 <LoopCopyDataInit>

0800157e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001582:	3304      	adds	r3, #4

08001584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001588:	d3f9      	bcc.n	800157e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800158a:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800158c:	4c0a      	ldr	r4, [pc, #40]	@ (80015b8 <LoopForever+0x16>)
  movs r3, #0
 800158e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001590:	e001      	b.n	8001596 <LoopFillZerobss>

08001592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001594:	3204      	adds	r2, #4

08001596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001598:	d3fb      	bcc.n	8001592 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800159a:	f004 f895 	bl	80056c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800159e:	f7ff fba9 	bl	8000cf4 <main>

080015a2 <LoopForever>:

LoopForever:
    b LoopForever
 80015a2:	e7fe      	b.n	80015a2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015a4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80015a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015ac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015b0:	08009260 	.word	0x08009260
  ldr r2, =_sbss
 80015b4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015b8:	20000468 	.word	0x20000468

080015bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015bc:	e7fe      	b.n	80015bc <ADC1_IRQHandler>
	...

080015c0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c4:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <HAL_Init+0x28>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a07      	ldr	r2, [pc, #28]	@ (80015e8 <HAL_Init+0x28>)
 80015ca:	f043 0310 	orr.w	r3, r3, #16
 80015ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d0:	2003      	movs	r0, #3
 80015d2:	f000 fdc9 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d6:	200f      	movs	r0, #15
 80015d8:	f000 f808 	bl	80015ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015dc:	f7ff fdd8 	bl	8001190 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40022000 	.word	0x40022000

080015ec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <HAL_InitTick+0x54>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_InitTick+0x58>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001602:	fbb3 f3f1 	udiv	r3, r3, r1
 8001606:	fbb2 f3f3 	udiv	r3, r2, r3
 800160a:	4618      	mov	r0, r3
 800160c:	f000 fde1 	bl	80021d2 <HAL_SYSTICK_Config>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e00e      	b.n	8001638 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	d80a      	bhi.n	8001636 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001620:	2200      	movs	r2, #0
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	f04f 30ff 	mov.w	r0, #4294967295
 8001628:	f000 fda9 	bl	800217e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800162c:	4a06      	ldr	r2, [pc, #24]	@ (8001648 <HAL_InitTick+0x5c>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e000      	b.n	8001638 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000000 	.word	0x20000000
 8001644:	20000008 	.word	0x20000008
 8001648:	20000004 	.word	0x20000004

0800164c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <HAL_IncTick+0x20>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <HAL_IncTick+0x24>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <HAL_IncTick+0x24>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000008 	.word	0x20000008
 8001670:	20000318 	.word	0x20000318

08001674 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;  
 8001678:	4b03      	ldr	r3, [pc, #12]	@ (8001688 <HAL_GetTick+0x14>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000318 	.word	0x20000318

0800168c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b09a      	sub	sp, #104	@ 0x68
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d101      	bne.n	80016ac <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e169      	b.n	8001980 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	f003 0310 	and.w	r3, r3, #16
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d176      	bne.n	80017ac <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d152      	bne.n	800176c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fd79 	bl	80011d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d13b      	bne.n	800176c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 fc01 	bl	8001efc <ADC_Disable>
 80016fa:	4603      	mov	r3, r0
 80016fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001704:	f003 0310 	and.w	r3, r3, #16
 8001708:	2b00      	cmp	r3, #0
 800170a:	d12f      	bne.n	800176c <HAL_ADC_Init+0xe0>
 800170c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001710:	2b00      	cmp	r3, #0
 8001712:	d12b      	bne.n	800176c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001718:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800171c:	f023 0302 	bic.w	r3, r3, #2
 8001720:	f043 0202 	orr.w	r2, r3, #2
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001736:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001746:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001748:	4b8f      	ldr	r3, [pc, #572]	@ (8001988 <HAL_ADC_Init+0x2fc>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a8f      	ldr	r2, [pc, #572]	@ (800198c <HAL_ADC_Init+0x300>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0c9a      	lsrs	r2, r3, #18
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800175e:	e002      	b.n	8001766 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	3b01      	subs	r3, #1
 8001764:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f9      	bne.n	8001760 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d007      	beq.n	800178a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001784:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001788:	d110      	bne.n	80017ac <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	f023 0312 	bic.w	r3, r3, #18
 8001792:	f043 0210 	orr.w	r2, r3, #16
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	f043 0201 	orr.w	r2, r3, #1
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	f003 0310 	and.w	r3, r3, #16
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f040 80d6 	bne.w	8001966 <HAL_ADC_Init+0x2da>
 80017ba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f040 80d1 	bne.w	8001966 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f040 80c9 	bne.w	8001966 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80017dc:	f043 0202 	orr.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001990 <HAL_ADC_Init+0x304>)
 80017e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 0303 	and.w	r3, r3, #3
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d108      	bne.n	800180c <HAL_ADC_Init+0x180>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	2b01      	cmp	r3, #1
 8001806:	d101      	bne.n	800180c <HAL_ADC_Init+0x180>
 8001808:	2301      	movs	r3, #1
 800180a:	e000      	b.n	800180e <HAL_ADC_Init+0x182>
 800180c:	2300      	movs	r3, #0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d11c      	bne.n	800184c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001812:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001814:	2b00      	cmp	r3, #0
 8001816:	d010      	beq.n	800183a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	2b01      	cmp	r3, #1
 8001822:	d107      	bne.n	8001834 <HAL_ADC_Init+0x1a8>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b01      	cmp	r3, #1
 800182e:	d101      	bne.n	8001834 <HAL_ADC_Init+0x1a8>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <HAL_ADC_Init+0x1aa>
 8001834:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001836:	2b00      	cmp	r3, #0
 8001838:	d108      	bne.n	800184c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800183a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	431a      	orrs	r2, r3
 8001848:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800184a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	7e5b      	ldrb	r3, [r3, #25]
 8001850:	035b      	lsls	r3, r3, #13
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001856:	2a01      	cmp	r2, #1
 8001858:	d002      	beq.n	8001860 <HAL_ADC_Init+0x1d4>
 800185a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800185e:	e000      	b.n	8001862 <HAL_ADC_Init+0x1d6>
 8001860:	2200      	movs	r2, #0
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	431a      	orrs	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	4313      	orrs	r3, r2
 8001870:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001872:	4313      	orrs	r3, r2
 8001874:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3020 	ldrb.w	r3, [r3, #32]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d11b      	bne.n	80018b8 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7e5b      	ldrb	r3, [r3, #25]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d109      	bne.n	800189c <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188c:	3b01      	subs	r3, #1
 800188e:	045a      	lsls	r2, r3, #17
 8001890:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001892:	4313      	orrs	r3, r2
 8001894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001898:	663b      	str	r3, [r7, #96]	@ 0x60
 800189a:	e00d      	b.n	80018b8 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80018a4:	f043 0220 	orr.w	r2, r3, #32
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b0:	f043 0201 	orr.w	r2, r3, #1
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d007      	beq.n	80018d0 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c8:	4313      	orrs	r3, r2
 80018ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80018cc:	4313      	orrs	r3, r2
 80018ce:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d114      	bne.n	8001908 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	6812      	ldr	r2, [r2, #0]
 80018e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80018ec:	f023 0302 	bic.w	r3, r3, #2
 80018f0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	7e1b      	ldrb	r3, [r3, #24]
 80018f6:	039a      	lsls	r2, r3, #14
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4313      	orrs	r3, r2
 8001902:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001904:	4313      	orrs	r3, r2
 8001906:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68da      	ldr	r2, [r3, #12]
 800190e:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <HAL_ADC_Init+0x308>)
 8001910:	4013      	ands	r3, r2
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001918:	430b      	orrs	r3, r1
 800191a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d10c      	bne.n	800193e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	f023 010f 	bic.w	r1, r3, #15
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	1e5a      	subs	r2, r3, #1
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	631a      	str	r2, [r3, #48]	@ 0x30
 800193c:	e007      	b.n	800194e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 020f 	bic.w	r2, r2, #15
 800194c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	f023 0303 	bic.w	r3, r3, #3
 800195c:	f043 0201 	orr.w	r2, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	641a      	str	r2, [r3, #64]	@ 0x40
 8001964:	e00a      	b.n	800197c <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f023 0312 	bic.w	r3, r3, #18
 800196e:	f043 0210 	orr.w	r2, r3, #16
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001976:	2301      	movs	r3, #1
 8001978:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800197c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001980:	4618      	mov	r0, r3
 8001982:	3768      	adds	r7, #104	@ 0x68
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	431bde83 	.word	0x431bde83
 8001990:	50000300 	.word	0x50000300
 8001994:	fff0c007 	.word	0xfff0c007

08001998 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001998:	b480      	push	{r7}
 800199a:	b09b      	sub	sp, #108	@ 0x6c
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d101      	bne.n	80019ba <HAL_ADC_ConfigChannel+0x22>
 80019b6:	2302      	movs	r3, #2
 80019b8:	e295      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x54e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f040 8279 	bne.w	8001ec4 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	d81c      	bhi.n	8001a14 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	4613      	mov	r3, r2
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	4413      	add	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	461a      	mov	r2, r3
 80019ee:	231f      	movs	r3, #31
 80019f0:	4093      	lsls	r3, r2
 80019f2:	43db      	mvns	r3, r3
 80019f4:	4019      	ands	r1, r3
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4413      	add	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	fa00 f203 	lsl.w	r2, r0, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a12:	e063      	b.n	8001adc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b09      	cmp	r3, #9
 8001a1a:	d81e      	bhi.n	8001a5a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	3b1e      	subs	r3, #30
 8001a30:	221f      	movs	r2, #31
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	4019      	ands	r1, r3
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	6818      	ldr	r0, [r3, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	4613      	mov	r3, r2
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4413      	add	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	3b1e      	subs	r3, #30
 8001a4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a58:	e040      	b.n	8001adc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b0e      	cmp	r3, #14
 8001a60:	d81e      	bhi.n	8001aa0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	4413      	add	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	3b3c      	subs	r3, #60	@ 0x3c
 8001a76:	221f      	movs	r2, #31
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	4019      	ands	r1, r3
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	6818      	ldr	r0, [r3, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	3b3c      	subs	r3, #60	@ 0x3c
 8001a92:	fa00 f203 	lsl.w	r2, r0, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a9e:	e01d      	b.n	8001adc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	4413      	add	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	3b5a      	subs	r3, #90	@ 0x5a
 8001ab4:	221f      	movs	r2, #31
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	4019      	ands	r1, r3
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	6818      	ldr	r0, [r3, #0]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	3b5a      	subs	r3, #90	@ 0x5a
 8001ad0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f040 80e5 	bne.w	8001cb6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b09      	cmp	r3, #9
 8001af2:	d91c      	bls.n	8001b2e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6999      	ldr	r1, [r3, #24]
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	3b1e      	subs	r3, #30
 8001b06:	2207      	movs	r2, #7
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	4019      	ands	r1, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	6898      	ldr	r0, [r3, #8]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	3b1e      	subs	r3, #30
 8001b20:	fa00 f203 	lsl.w	r2, r0, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	619a      	str	r2, [r3, #24]
 8001b2c:	e019      	b.n	8001b62 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6959      	ldr	r1, [r3, #20]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	2207      	movs	r2, #7
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	4019      	ands	r1, r3
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	6898      	ldr	r0, [r3, #8]
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4613      	mov	r3, r2
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	4413      	add	r3, r2
 8001b56:	fa00 f203 	lsl.w	r2, r0, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	695a      	ldr	r2, [r3, #20]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	08db      	lsrs	r3, r3, #3
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	2b03      	cmp	r3, #3
 8001b82:	d84f      	bhi.n	8001c24 <HAL_ADC_ConfigChannel+0x28c>
 8001b84:	a201      	add	r2, pc, #4	@ (adr r2, 8001b8c <HAL_ADC_ConfigChannel+0x1f4>)
 8001b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8a:	bf00      	nop
 8001b8c:	08001b9d 	.word	0x08001b9d
 8001b90:	08001bbf 	.word	0x08001bbf
 8001b94:	08001be1 	.word	0x08001be1
 8001b98:	08001c03 	.word	0x08001c03
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ba2:	4b97      	ldr	r3, [pc, #604]	@ (8001e00 <HAL_ADC_ConfigChannel+0x468>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	6812      	ldr	r2, [r2, #0]
 8001baa:	0691      	lsls	r1, r2, #26
 8001bac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001bba:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001bbc:	e07b      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001bc4:	4b8e      	ldr	r3, [pc, #568]	@ (8001e00 <HAL_ADC_ConfigChannel+0x468>)
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	0691      	lsls	r1, r2, #26
 8001bce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001bdc:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001bde:	e06a      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001be6:	4b86      	ldr	r3, [pc, #536]	@ (8001e00 <HAL_ADC_ConfigChannel+0x468>)
 8001be8:	4013      	ands	r3, r2
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	0691      	lsls	r1, r2, #26
 8001bf0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001bfe:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c00:	e059      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c08:	4b7d      	ldr	r3, [pc, #500]	@ (8001e00 <HAL_ADC_ConfigChannel+0x468>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	0691      	lsls	r1, r2, #26
 8001c12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001c14:	430a      	orrs	r2, r1
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001c20:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c22:	e048      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	069b      	lsls	r3, r3, #26
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d107      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c46:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	069b      	lsls	r3, r3, #26
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d107      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c6a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	069b      	lsls	r3, r3, #26
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d107      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c8e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	069b      	lsls	r3, r3, #26
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d107      	bne.n	8001cb4 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001cb2:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001cb4:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 0303 	and.w	r3, r3, #3
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d108      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x33e>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x33e>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <HAL_ADC_ConfigChannel+0x340>
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f040 80fe 	bne.w	8001eda <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d00f      	beq.n	8001d06 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43da      	mvns	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	400a      	ands	r2, r1
 8001d00:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001d04:	e049      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2201      	movs	r2, #1
 8001d14:	409a      	lsls	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b09      	cmp	r3, #9
 8001d26:	d91c      	bls.n	8001d62 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6999      	ldr	r1, [r3, #24]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	4613      	mov	r3, r2
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	4413      	add	r3, r2
 8001d38:	3b1b      	subs	r3, #27
 8001d3a:	2207      	movs	r2, #7
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	4019      	ands	r1, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	6898      	ldr	r0, [r3, #8]
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4413      	add	r3, r2
 8001d52:	3b1b      	subs	r3, #27
 8001d54:	fa00 f203 	lsl.w	r2, r0, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	619a      	str	r2, [r3, #24]
 8001d60:	e01b      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6959      	ldr	r1, [r3, #20]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	4613      	mov	r3, r2
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	2207      	movs	r2, #7
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	4019      	ands	r1, r3
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6898      	ldr	r0, [r3, #8]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	4613      	mov	r3, r2
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	4413      	add	r3, r2
 8001d8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <HAL_ADC_ConfigChannel+0x46c>)
 8001d9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b10      	cmp	r3, #16
 8001da4:	d105      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001da6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d014      	beq.n	8001ddc <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001db6:	2b11      	cmp	r3, #17
 8001db8:	d105      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001dba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00a      	beq.n	8001ddc <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	f040 8085 	bne.w	8001eda <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001dd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d17e      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d10c      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x470>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d105      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x470>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e004      	b.n	8001e0a <HAL_ADC_ConfigChannel+0x472>
 8001e00:	83fff000 	.word	0x83fff000
 8001e04:	50000300 	.word	0x50000300
 8001e08:	2300      	movs	r3, #0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d150      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e0e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d010      	beq.n	8001e36 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d107      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x498>
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d101      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x498>
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e000      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x49a>
 8001e30:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d13c      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2b10      	cmp	r3, #16
 8001e3c:	d11d      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x4e2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e46:	d118      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001e48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e52:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e54:	4b27      	ldr	r3, [pc, #156]	@ (8001ef4 <HAL_ADC_ConfigChannel+0x55c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a27      	ldr	r2, [pc, #156]	@ (8001ef8 <HAL_ADC_ConfigChannel+0x560>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	0c9a      	lsrs	r2, r3, #18
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e6a:	e002      	b.n	8001e72 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1f9      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e78:	e02e      	b.n	8001ed8 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2b11      	cmp	r3, #17
 8001e80:	d10b      	bne.n	8001e9a <HAL_ADC_ConfigChannel+0x502>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e8a:	d106      	bne.n	8001e9a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001e8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001e94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e96:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e98:	e01e      	b.n	8001ed8 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b12      	cmp	r3, #18
 8001ea0:	d11a      	bne.n	8001ed8 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eac:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001eae:	e013      	b.n	8001ed8 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	f043 0220 	orr.w	r2, r3, #32
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001ec2:	e00a      	b.n	8001eda <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f043 0220 	orr.w	r2, r3, #32
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001ed6:	e000      	b.n	8001eda <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ed8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ee2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	376c      	adds	r7, #108	@ 0x6c
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	431bde83 	.word	0x431bde83

08001efc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d108      	bne.n	8001f28 <ADC_Disable+0x2c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0301 	and.w	r3, r3, #1
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d101      	bne.n	8001f28 <ADC_Disable+0x2c>
 8001f24:	2301      	movs	r3, #1
 8001f26:	e000      	b.n	8001f2a <ADC_Disable+0x2e>
 8001f28:	2300      	movs	r3, #0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d047      	beq.n	8001fbe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 030d 	and.w	r3, r3, #13
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d10f      	bne.n	8001f5c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0202 	orr.w	r2, r2, #2
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2203      	movs	r2, #3
 8001f52:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001f54:	f7ff fb8e 	bl	8001674 <HAL_GetTick>
 8001f58:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f5a:	e029      	b.n	8001fb0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	f043 0210 	orr.w	r2, r3, #16
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6c:	f043 0201 	orr.w	r2, r3, #1
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e023      	b.n	8001fc0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f78:	f7ff fb7c 	bl	8001674 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d914      	bls.n	8001fb0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d10d      	bne.n	8001fb0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	f043 0210 	orr.w	r2, r3, #16
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e007      	b.n	8001fc0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d0dc      	beq.n	8001f78 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f003 0307 	and.w	r3, r3, #7
 8001fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <__NVIC_SetPriorityGrouping+0x44>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffa:	4a04      	ldr	r2, [pc, #16]	@ (800200c <__NVIC_SetPriorityGrouping+0x44>)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	60d3      	str	r3, [r2, #12]
}
 8002000:	bf00      	nop
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002014:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <__NVIC_GetPriorityGrouping+0x18>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	0a1b      	lsrs	r3, r3, #8
 800201a:	f003 0307 	and.w	r3, r3, #7
}
 800201e:	4618      	mov	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	2b00      	cmp	r3, #0
 800203c:	db0b      	blt.n	8002056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	f003 021f 	and.w	r2, r3, #31
 8002044:	4907      	ldr	r1, [pc, #28]	@ (8002064 <__NVIC_EnableIRQ+0x38>)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	2001      	movs	r0, #1
 800204e:	fa00 f202 	lsl.w	r2, r0, r2
 8002052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	e000e100 	.word	0xe000e100

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	@ (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	@ (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	@ 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	@ 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f7ff ff8e 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff29 	bl	8001fc8 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002190:	f7ff ff3e 	bl	8002010 <__NVIC_GetPriorityGrouping>
 8002194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	6978      	ldr	r0, [r7, #20]
 800219c:	f7ff ff8e 	bl	80020bc <NVIC_EncodePriority>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff5d 	bl	8002068 <__NVIC_SetPriority>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff31 	bl	800202c <__NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ffa2 	bl	8002124 <SysTick_Config>
 80021e0:	4603      	mov	r3, r0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e014      	b.n	8002226 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	791b      	ldrb	r3, [r3, #4]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d105      	bne.n	8002212 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff f81f 	bl	8001250 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2202      	movs	r2, #2
 8002216:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval HAL status 
  */

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	795b      	ldrb	r3, [r3, #5]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_DAC_Start+0x16>
 8002240:	2302      	movs	r3, #2
 8002242:	e025      	b.n	8002290 <HAL_DAC_Start+0x62>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2202      	movs	r2, #2
 800224e:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6819      	ldr	r1, [r3, #0]
 8002256:	2201      	movs	r2, #1
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	409a      	lsls	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	601a      	str	r2, [r3, #0]
  
  /* Check if software trigger enabled */
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800226e:	2b3c      	cmp	r3, #60	@ 0x3c
 8002270:	d107      	bne.n	8002282 <HAL_DAC_Start+0x54>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f042 0201 	orr.w	r2, r2, #1
 8002280:	605a      	str	r2, [r3, #4]
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2201      	movs	r2, #1
 8002286:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800229c:	b480      	push	{r7}
 800229e:	b087      	sub	sp, #28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	795b      	ldrb	r3, [r3, #5]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_DAC_ConfigChannel+0x20>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e036      	b.n	800232a <HAL_DAC_ConfigChannel+0x8e>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2201      	movs	r2, #1
 80022c0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2202      	movs	r2, #2
 80022c6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80022d0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	4013      	ands	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6819      	ldr	r1, [r3, #0]
 800230a:	22c0      	movs	r2, #192	@ 0xc0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43da      	mvns	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	400a      	ands	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2201      	movs	r2, #1
 8002320:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002338:	b480      	push	{r7}
 800233a:	b087      	sub	sp, #28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002346:	e14e      	b.n	80025e6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	2101      	movs	r1, #1
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	4013      	ands	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 8140 	beq.w	80025e0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	2b01      	cmp	r3, #1
 800236a:	d005      	beq.n	8002378 <HAL_GPIO_Init+0x40>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d130      	bne.n	80023da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023ae:	2201      	movs	r2, #1
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	f003 0201 	and.w	r2, r3, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d017      	beq.n	8002416 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d123      	bne.n	800246a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800242e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	220f      	movs	r2, #15
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	08da      	lsrs	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3208      	adds	r2, #8
 8002464:	6939      	ldr	r1, [r7, #16]
 8002466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	2203      	movs	r2, #3
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 0203 	and.w	r2, r3, #3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f000 809a 	beq.w	80025e0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ac:	4b55      	ldr	r3, [pc, #340]	@ (8002604 <HAL_GPIO_Init+0x2cc>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	4a54      	ldr	r2, [pc, #336]	@ (8002604 <HAL_GPIO_Init+0x2cc>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6193      	str	r3, [r2, #24]
 80024b8:	4b52      	ldr	r3, [pc, #328]	@ (8002604 <HAL_GPIO_Init+0x2cc>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024c4:	4a50      	ldr	r2, [pc, #320]	@ (8002608 <HAL_GPIO_Init+0x2d0>)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3302      	adds	r3, #2
 80024cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	220f      	movs	r2, #15
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4013      	ands	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024ee:	d013      	beq.n	8002518 <HAL_GPIO_Init+0x1e0>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a46      	ldr	r2, [pc, #280]	@ (800260c <HAL_GPIO_Init+0x2d4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d00d      	beq.n	8002514 <HAL_GPIO_Init+0x1dc>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a45      	ldr	r2, [pc, #276]	@ (8002610 <HAL_GPIO_Init+0x2d8>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d007      	beq.n	8002510 <HAL_GPIO_Init+0x1d8>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a44      	ldr	r2, [pc, #272]	@ (8002614 <HAL_GPIO_Init+0x2dc>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d101      	bne.n	800250c <HAL_GPIO_Init+0x1d4>
 8002508:	2303      	movs	r3, #3
 800250a:	e006      	b.n	800251a <HAL_GPIO_Init+0x1e2>
 800250c:	2305      	movs	r3, #5
 800250e:	e004      	b.n	800251a <HAL_GPIO_Init+0x1e2>
 8002510:	2302      	movs	r3, #2
 8002512:	e002      	b.n	800251a <HAL_GPIO_Init+0x1e2>
 8002514:	2301      	movs	r3, #1
 8002516:	e000      	b.n	800251a <HAL_GPIO_Init+0x1e2>
 8002518:	2300      	movs	r3, #0
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	f002 0203 	and.w	r2, r2, #3
 8002520:	0092      	lsls	r2, r2, #2
 8002522:	4093      	lsls	r3, r2
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4313      	orrs	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800252a:	4937      	ldr	r1, [pc, #220]	@ (8002608 <HAL_GPIO_Init+0x2d0>)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	089b      	lsrs	r3, r3, #2
 8002530:	3302      	adds	r3, #2
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002538:	4b37      	ldr	r3, [pc, #220]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	43db      	mvns	r3, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800255c:	4a2e      	ldr	r2, [pc, #184]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002562:	4b2d      	ldr	r3, [pc, #180]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	43db      	mvns	r3, r3
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4013      	ands	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002586:	4a24      	ldr	r2, [pc, #144]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800258c:	4b22      	ldr	r3, [pc, #136]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	43db      	mvns	r3, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4013      	ands	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025b0:	4a19      	ldr	r2, [pc, #100]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025b6:	4b18      	ldr	r3, [pc, #96]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	43db      	mvns	r3, r3
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4013      	ands	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025da:	4a0f      	ldr	r2, [pc, #60]	@ (8002618 <HAL_GPIO_Init+0x2e0>)
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3301      	adds	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f47f aea9 	bne.w	8002348 <HAL_GPIO_Init+0x10>
  }
}
 80025f6:	bf00      	nop
 80025f8:	bf00      	nop
 80025fa:	371c      	adds	r7, #28
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	40021000 	.word	0x40021000
 8002608:	40010000 	.word	0x40010000
 800260c:	48000400 	.word	0x48000400
 8002610:	48000800 	.word	0x48000800
 8002614:	48000c00 	.word	0x48000c00
 8002618:	40010400 	.word	0x40010400

0800261c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	691a      	ldr	r2, [r3, #16]
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	4013      	ands	r3, r2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002634:	2301      	movs	r3, #1
 8002636:	73fb      	strb	r3, [r7, #15]
 8002638:	e001      	b.n	800263e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800263a:	2300      	movs	r3, #0
 800263c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800263e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	807b      	strh	r3, [r7, #2]
 8002658:	4613      	mov	r3, r2
 800265a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800265c:	787b      	ldrb	r3, [r7, #1]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002662:	887a      	ldrh	r2, [r7, #2]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002668:	e002      	b.n	8002670 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800266a:	887a      	ldrh	r2, [r7, #2]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002686:	4b08      	ldr	r3, [pc, #32]	@ (80026a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002688:	695a      	ldr	r2, [r3, #20]
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	4013      	ands	r3, r2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d006      	beq.n	80026a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002692:	4a05      	ldr	r2, [pc, #20]	@ (80026a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002694:	88fb      	ldrh	r3, [r7, #6]
 8002696:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002698:	88fb      	ldrh	r3, [r7, #6]
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f806 	bl	80026ac <HAL_GPIO_EXTI_Callback>
  }
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40010400 	.word	0x40010400

080026ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026d4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d102      	bne.n	80026ea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	f001 b823 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 817d 	beq.w	80029fa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002700:	4bbc      	ldr	r3, [pc, #752]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 030c 	and.w	r3, r3, #12
 8002708:	2b04      	cmp	r3, #4
 800270a:	d00c      	beq.n	8002726 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800270c:	4bb9      	ldr	r3, [pc, #740]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 030c 	and.w	r3, r3, #12
 8002714:	2b08      	cmp	r3, #8
 8002716:	d15c      	bne.n	80027d2 <HAL_RCC_OscConfig+0x10e>
 8002718:	4bb6      	ldr	r3, [pc, #728]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002724:	d155      	bne.n	80027d2 <HAL_RCC_OscConfig+0x10e>
 8002726:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800272a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002732:	fa93 f3a3 	rbit	r3, r3
 8002736:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800273a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273e:	fab3 f383 	clz	r3, r3
 8002742:	b2db      	uxtb	r3, r3
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	b2db      	uxtb	r3, r3
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b01      	cmp	r3, #1
 8002750:	d102      	bne.n	8002758 <HAL_RCC_OscConfig+0x94>
 8002752:	4ba8      	ldr	r3, [pc, #672]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	e015      	b.n	8002784 <HAL_RCC_OscConfig+0xc0>
 8002758:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800275c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002764:	fa93 f3a3 	rbit	r3, r3
 8002768:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800276c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002770:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002774:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002778:	fa93 f3a3 	rbit	r3, r3
 800277c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002780:	4b9c      	ldr	r3, [pc, #624]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002784:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002788:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800278c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002790:	fa92 f2a2 	rbit	r2, r2
 8002794:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002798:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800279c:	fab2 f282 	clz	r2, r2
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	f042 0220 	orr.w	r2, r2, #32
 80027a6:	b2d2      	uxtb	r2, r2
 80027a8:	f002 021f 	and.w	r2, r2, #31
 80027ac:	2101      	movs	r1, #1
 80027ae:	fa01 f202 	lsl.w	r2, r1, r2
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 811f 	beq.w	80029f8 <HAL_RCC_OscConfig+0x334>
 80027ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f040 8116 	bne.w	80029f8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f000 bfaf 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_OscConfig+0x12e>
 80027e4:	4b83      	ldr	r3, [pc, #524]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a82      	ldr	r2, [pc, #520]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 80027ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	e036      	b.n	8002860 <HAL_RCC_OscConfig+0x19c>
 80027f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10c      	bne.n	800281c <HAL_RCC_OscConfig+0x158>
 8002802:	4b7c      	ldr	r3, [pc, #496]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a7b      	ldr	r2, [pc, #492]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002808:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	4b79      	ldr	r3, [pc, #484]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a78      	ldr	r2, [pc, #480]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002814:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	e021      	b.n	8002860 <HAL_RCC_OscConfig+0x19c>
 800281c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002820:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800282c:	d10c      	bne.n	8002848 <HAL_RCC_OscConfig+0x184>
 800282e:	4b71      	ldr	r3, [pc, #452]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a70      	ldr	r2, [pc, #448]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002834:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	4b6e      	ldr	r3, [pc, #440]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a6d      	ldr	r2, [pc, #436]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e00b      	b.n	8002860 <HAL_RCC_OscConfig+0x19c>
 8002848:	4b6a      	ldr	r3, [pc, #424]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a69      	ldr	r2, [pc, #420]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800284e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	4b67      	ldr	r3, [pc, #412]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a66      	ldr	r2, [pc, #408]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800285a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002860:	4b64      	ldr	r3, [pc, #400]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002864:	f023 020f 	bic.w	r2, r3, #15
 8002868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800286c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	495f      	ldr	r1, [pc, #380]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002876:	4313      	orrs	r3, r2
 8002878:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800287a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d059      	beq.n	800293e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288a:	f7fe fef3 	bl	8001674 <HAL_GetTick>
 800288e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002892:	e00a      	b.n	80028aa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002894:	f7fe feee 	bl	8001674 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b64      	cmp	r3, #100	@ 0x64
 80028a2:	d902      	bls.n	80028aa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	f000 bf43 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 80028aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028ae:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80028b6:	fa93 f3a3 	rbit	r3, r3
 80028ba:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80028be:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c2:	fab3 f383 	clz	r3, r3
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	095b      	lsrs	r3, r3, #5
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d102      	bne.n	80028dc <HAL_RCC_OscConfig+0x218>
 80028d6:	4b47      	ldr	r3, [pc, #284]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	e015      	b.n	8002908 <HAL_RCC_OscConfig+0x244>
 80028dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028e0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80028e8:	fa93 f3a3 	rbit	r3, r3
 80028ec:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80028f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028f4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80028f8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002904:	4b3b      	ldr	r3, [pc, #236]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800290c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002910:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002914:	fa92 f2a2 	rbit	r2, r2
 8002918:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800291c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002920:	fab2 f282 	clz	r2, r2
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	f042 0220 	orr.w	r2, r2, #32
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	f002 021f 	and.w	r2, r2, #31
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	4013      	ands	r3, r2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0ab      	beq.n	8002894 <HAL_RCC_OscConfig+0x1d0>
 800293c:	e05d      	b.n	80029fa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293e:	f7fe fe99 	bl	8001674 <HAL_GetTick>
 8002942:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002946:	e00a      	b.n	800295e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002948:	f7fe fe94 	bl	8001674 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b64      	cmp	r3, #100	@ 0x64
 8002956:	d902      	bls.n	800295e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	f000 bee9 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 800295e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002962:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002966:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800296a:	fa93 f3a3 	rbit	r3, r3
 800296e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002972:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002976:	fab3 f383 	clz	r3, r3
 800297a:	b2db      	uxtb	r3, r3
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	b2db      	uxtb	r3, r3
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b01      	cmp	r3, #1
 8002988:	d102      	bne.n	8002990 <HAL_RCC_OscConfig+0x2cc>
 800298a:	4b1a      	ldr	r3, [pc, #104]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	e015      	b.n	80029bc <HAL_RCC_OscConfig+0x2f8>
 8002990:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002994:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800299c:	fa93 f3a3 	rbit	r3, r3
 80029a0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80029a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029a8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80029ac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80029b0:	fa93 f3a3 	rbit	r3, r3
 80029b4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80029b8:	4b0e      	ldr	r3, [pc, #56]	@ (80029f4 <HAL_RCC_OscConfig+0x330>)
 80029ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80029c0:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80029c4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80029c8:	fa92 f2a2 	rbit	r2, r2
 80029cc:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80029d0:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80029d4:	fab2 f282 	clz	r2, r2
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	f042 0220 	orr.w	r2, r2, #32
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	f002 021f 	and.w	r2, r2, #31
 80029e4:	2101      	movs	r1, #1
 80029e6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ab      	bne.n	8002948 <HAL_RCC_OscConfig+0x284>
 80029f0:	e003      	b.n	80029fa <HAL_RCC_OscConfig+0x336>
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 817d 	beq.w	8002d0a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a10:	4ba6      	ldr	r3, [pc, #664]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00b      	beq.n	8002a34 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a1c:	4ba3      	ldr	r3, [pc, #652]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 030c 	and.w	r3, r3, #12
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d172      	bne.n	8002b0e <HAL_RCC_OscConfig+0x44a>
 8002a28:	4ba0      	ldr	r3, [pc, #640]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d16c      	bne.n	8002b0e <HAL_RCC_OscConfig+0x44a>
 8002a34:	2302      	movs	r3, #2
 8002a36:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002a3e:	fa93 f3a3 	rbit	r3, r3
 8002a42:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002a46:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	fab3 f383 	clz	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	095b      	lsrs	r3, r3, #5
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d102      	bne.n	8002a64 <HAL_RCC_OscConfig+0x3a0>
 8002a5e:	4b93      	ldr	r3, [pc, #588]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	e013      	b.n	8002a8c <HAL_RCC_OscConfig+0x3c8>
 8002a64:	2302      	movs	r3, #2
 8002a66:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002a6e:	fa93 f3a3 	rbit	r3, r3
 8002a72:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002a76:	2302      	movs	r3, #2
 8002a78:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002a7c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002a80:	fa93 f3a3 	rbit	r3, r3
 8002a84:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002a88:	4b88      	ldr	r3, [pc, #544]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002a92:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002a96:	fa92 f2a2 	rbit	r2, r2
 8002a9a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002a9e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002aa2:	fab2 f282 	clz	r2, r2
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	f042 0220 	orr.w	r2, r2, #32
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	f002 021f 	and.w	r2, r2, #31
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00a      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x410>
 8002abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d002      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f000 be2e 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad4:	4b75      	ldr	r3, [pc, #468]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	21f8      	movs	r1, #248	@ 0xf8
 8002aea:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002af2:	fa91 f1a1 	rbit	r1, r1
 8002af6:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002afa:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002afe:	fab1 f181 	clz	r1, r1
 8002b02:	b2c9      	uxtb	r1, r1
 8002b04:	408b      	lsls	r3, r1
 8002b06:	4969      	ldr	r1, [pc, #420]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b0c:	e0fd      	b.n	8002d0a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8088 	beq.w	8002c30 <HAL_RCC_OscConfig+0x56c>
 8002b20:	2301      	movs	r3, #1
 8002b22:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002b2a:	fa93 f3a3 	rbit	r3, r3
 8002b2e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002b32:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b36:	fab3 f383 	clz	r3, r3
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b40:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	461a      	mov	r2, r3
 8002b48:	2301      	movs	r3, #1
 8002b4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4c:	f7fe fd92 	bl	8001674 <HAL_GetTick>
 8002b50:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b54:	e00a      	b.n	8002b6c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b56:	f7fe fd8d 	bl	8001674 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d902      	bls.n	8002b6c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	f000 bde2 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002b76:	fa93 f3a3 	rbit	r3, r3
 8002b7a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002b7e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	095b      	lsrs	r3, r3, #5
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d102      	bne.n	8002b9c <HAL_RCC_OscConfig+0x4d8>
 8002b96:	4b45      	ldr	r3, [pc, #276]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	e013      	b.n	8002bc4 <HAL_RCC_OscConfig+0x500>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002ba6:	fa93 f3a3 	rbit	r3, r3
 8002baa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002bae:	2302      	movs	r3, #2
 8002bb0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002bb4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002bb8:	fa93 f3a3 	rbit	r3, r3
 8002bbc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002bc0:	4b3a      	ldr	r3, [pc, #232]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002bca:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002bce:	fa92 f2a2 	rbit	r2, r2
 8002bd2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002bd6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002bda:	fab2 f282 	clz	r2, r2
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	f042 0220 	orr.w	r2, r2, #32
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	f002 021f 	and.w	r2, r2, #31
 8002bea:	2101      	movs	r1, #1
 8002bec:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0af      	beq.n	8002b56 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	21f8      	movs	r1, #248	@ 0xf8
 8002c0c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002c14:	fa91 f1a1 	rbit	r1, r1
 8002c18:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002c1c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002c20:	fab1 f181 	clz	r1, r1
 8002c24:	b2c9      	uxtb	r1, r1
 8002c26:	408b      	lsls	r3, r1
 8002c28:	4920      	ldr	r1, [pc, #128]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
 8002c2e:	e06c      	b.n	8002d0a <HAL_RCC_OscConfig+0x646>
 8002c30:	2301      	movs	r3, #1
 8002c32:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002c42:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c46:	fab3 f383 	clz	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c50:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	461a      	mov	r2, r3
 8002c58:	2300      	movs	r3, #0
 8002c5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5c:	f7fe fd0a 	bl	8001674 <HAL_GetTick>
 8002c60:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c64:	e00a      	b.n	8002c7c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c66:	f7fe fd05 	bl	8001674 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d902      	bls.n	8002c7c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	f000 bd5a 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002c86:	fa93 f3a3 	rbit	r3, r3
 8002c8a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002c8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	095b      	lsrs	r3, r3, #5
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d104      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5ec>
 8002ca6:	4b01      	ldr	r3, [pc, #4]	@ (8002cac <HAL_RCC_OscConfig+0x5e8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	e015      	b.n	8002cd8 <HAL_RCC_OscConfig+0x614>
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002cba:	fa93 f3a3 	rbit	r3, r3
 8002cbe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002cc8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002ccc:	fa93 f3a3 	rbit	r3, r3
 8002cd0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002cd4:	4bc8      	ldr	r3, [pc, #800]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd8:	2202      	movs	r2, #2
 8002cda:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002cde:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002ce2:	fa92 f2a2 	rbit	r2, r2
 8002ce6:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002cea:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002cee:	fab2 f282 	clz	r2, r2
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	f042 0220 	orr.w	r2, r2, #32
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	f002 021f 	and.w	r2, r2, #31
 8002cfe:	2101      	movs	r1, #1
 8002d00:	fa01 f202 	lsl.w	r2, r1, r2
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1ad      	bne.n	8002c66 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 8110 	beq.w	8002f40 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d079      	beq.n	8002e24 <HAL_RCC_OscConfig+0x760>
 8002d30:	2301      	movs	r3, #1
 8002d32:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002d3a:	fa93 f3a3 	rbit	r3, r3
 8002d3e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002d42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d46:	fab3 f383 	clz	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4bab      	ldr	r3, [pc, #684]	@ (8002ffc <HAL_RCC_OscConfig+0x938>)
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	461a      	mov	r2, r3
 8002d56:	2301      	movs	r3, #1
 8002d58:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d5a:	f7fe fc8b 	bl	8001674 <HAL_GetTick>
 8002d5e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d62:	e00a      	b.n	8002d7a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d64:	f7fe fc86 	bl	8001674 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d902      	bls.n	8002d7a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	f000 bcdb 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d90:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002d94:	2202      	movs	r2, #2
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	fa93 f2a3 	rbit	r2, r3
 8002da6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002daa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002db8:	2202      	movs	r2, #2
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	fa93 f2a3 	rbit	r2, r3
 8002dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dd2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd4:	4b88      	ldr	r3, [pc, #544]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002dd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ddc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002de0:	2102      	movs	r1, #2
 8002de2:	6019      	str	r1, [r3, #0]
 8002de4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	fa93 f1a3 	rbit	r1, r3
 8002df2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002dfa:	6019      	str	r1, [r3, #0]
  return result;
 8002dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e00:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	2101      	movs	r1, #1
 8002e18:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d0a0      	beq.n	8002d64 <HAL_RCC_OscConfig+0x6a0>
 8002e22:	e08d      	b.n	8002f40 <HAL_RCC_OscConfig+0x87c>
 8002e24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e28:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e34:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	fa93 f2a3 	rbit	r2, r3
 8002e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e42:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002e46:	601a      	str	r2, [r3, #0]
  return result;
 8002e48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002e50:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4b68      	ldr	r3, [pc, #416]	@ (8002ffc <HAL_RCC_OscConfig+0x938>)
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	461a      	mov	r2, r3
 8002e62:	2300      	movs	r3, #0
 8002e64:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e66:	f7fe fc05 	bl	8001674 <HAL_GetTick>
 8002e6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e70:	f7fe fc00 	bl	8001674 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d902      	bls.n	8002e86 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	f000 bc55 	b.w	8003730 <HAL_RCC_OscConfig+0x106c>
 8002e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e8a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002e8e:	2202      	movs	r2, #2
 8002e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e96:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	fa93 f2a3 	rbit	r2, r3
 8002ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	fa93 f2a3 	rbit	r2, r3
 8002ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ede:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	fa93 f2a3 	rbit	r2, r3
 8002ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ef0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef2:	4b41      	ldr	r3, [pc, #260]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002efe:	2102      	movs	r1, #2
 8002f00:	6019      	str	r1, [r3, #0]
 8002f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f06:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	fa93 f1a3 	rbit	r1, r3
 8002f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002f18:	6019      	str	r1, [r3, #0]
  return result;
 8002f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f1e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	fab3 f383 	clz	r3, r3
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d197      	bne.n	8002e70 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 81a1 	beq.w	8003298 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f56:	2300      	movs	r3, #0
 8002f58:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5c:	4b26      	ldr	r3, [pc, #152]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002f5e:	69db      	ldr	r3, [r3, #28]
 8002f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d116      	bne.n	8002f96 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f68:	4b23      	ldr	r3, [pc, #140]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	4a22      	ldr	r2, [pc, #136]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f72:	61d3      	str	r3, [r2, #28]
 8002f74:	4b20      	ldr	r3, [pc, #128]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f80:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002f8e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f90:	2301      	movs	r3, #1
 8002f92:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f96:	4b1a      	ldr	r3, [pc, #104]	@ (8003000 <HAL_RCC_OscConfig+0x93c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d11a      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fa2:	4b17      	ldr	r3, [pc, #92]	@ (8003000 <HAL_RCC_OscConfig+0x93c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a16      	ldr	r2, [pc, #88]	@ (8003000 <HAL_RCC_OscConfig+0x93c>)
 8002fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fae:	f7fe fb61 	bl	8001674 <HAL_GetTick>
 8002fb2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb6:	e009      	b.n	8002fcc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb8:	f7fe fb5c 	bl	8001674 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b64      	cmp	r3, #100	@ 0x64
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e3b1      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <HAL_RCC_OscConfig+0x93c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0ef      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d10d      	bne.n	8003004 <HAL_RCC_OscConfig+0x940>
 8002fe8:	4b03      	ldr	r3, [pc, #12]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	4a02      	ldr	r2, [pc, #8]	@ (8002ff8 <HAL_RCC_OscConfig+0x934>)
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	6213      	str	r3, [r2, #32]
 8002ff4:	e03c      	b.n	8003070 <HAL_RCC_OscConfig+0x9ac>
 8002ff6:	bf00      	nop
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	10908120 	.word	0x10908120
 8003000:	40007000 	.word	0x40007000
 8003004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003008:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10c      	bne.n	800302e <HAL_RCC_OscConfig+0x96a>
 8003014:	4bc1      	ldr	r3, [pc, #772]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4ac0      	ldr	r2, [pc, #768]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800301a:	f023 0301 	bic.w	r3, r3, #1
 800301e:	6213      	str	r3, [r2, #32]
 8003020:	4bbe      	ldr	r3, [pc, #760]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4abd      	ldr	r2, [pc, #756]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003026:	f023 0304 	bic.w	r3, r3, #4
 800302a:	6213      	str	r3, [r2, #32]
 800302c:	e020      	b.n	8003070 <HAL_RCC_OscConfig+0x9ac>
 800302e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003032:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2b05      	cmp	r3, #5
 800303c:	d10c      	bne.n	8003058 <HAL_RCC_OscConfig+0x994>
 800303e:	4bb7      	ldr	r3, [pc, #732]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	4ab6      	ldr	r2, [pc, #728]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003044:	f043 0304 	orr.w	r3, r3, #4
 8003048:	6213      	str	r3, [r2, #32]
 800304a:	4bb4      	ldr	r3, [pc, #720]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800304c:	6a1b      	ldr	r3, [r3, #32]
 800304e:	4ab3      	ldr	r2, [pc, #716]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	6213      	str	r3, [r2, #32]
 8003056:	e00b      	b.n	8003070 <HAL_RCC_OscConfig+0x9ac>
 8003058:	4bb0      	ldr	r3, [pc, #704]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	4aaf      	ldr	r2, [pc, #700]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800305e:	f023 0301 	bic.w	r3, r3, #1
 8003062:	6213      	str	r3, [r2, #32]
 8003064:	4bad      	ldr	r3, [pc, #692]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	4aac      	ldr	r2, [pc, #688]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800306a:	f023 0304 	bic.w	r3, r3, #4
 800306e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003074:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8081 	beq.w	8003184 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003082:	f7fe faf7 	bl	8001674 <HAL_GetTick>
 8003086:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308a:	e00b      	b.n	80030a4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f7fe faf2 	bl	8001674 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e345      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
 80030a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80030ac:	2202      	movs	r2, #2
 80030ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	fa93 f2a3 	rbit	r2, r3
 80030be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030cc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80030d0:	2202      	movs	r2, #2
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	fa93 f2a3 	rbit	r2, r3
 80030e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80030ea:	601a      	str	r2, [r3, #0]
  return result;
 80030ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80030f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f6:	fab3 f383 	clz	r3, r3
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	095b      	lsrs	r3, r3, #5
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	f043 0302 	orr.w	r3, r3, #2
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d102      	bne.n	8003110 <HAL_RCC_OscConfig+0xa4c>
 800310a:	4b84      	ldr	r3, [pc, #528]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	e013      	b.n	8003138 <HAL_RCC_OscConfig+0xa74>
 8003110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003114:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003118:	2202      	movs	r2, #2
 800311a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003120:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	fa93 f2a3 	rbit	r2, r3
 800312a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	4b79      	ldr	r3, [pc, #484]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003138:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800313c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003140:	2102      	movs	r1, #2
 8003142:	6011      	str	r1, [r2, #0]
 8003144:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003148:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	fa92 f1a2 	rbit	r1, r2
 8003152:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003156:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800315a:	6011      	str	r1, [r2, #0]
  return result;
 800315c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003160:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	fab2 f282 	clz	r2, r2
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003170:	b2d2      	uxtb	r2, r2
 8003172:	f002 021f 	and.w	r2, r2, #31
 8003176:	2101      	movs	r1, #1
 8003178:	fa01 f202 	lsl.w	r2, r1, r2
 800317c:	4013      	ands	r3, r2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d084      	beq.n	800308c <HAL_RCC_OscConfig+0x9c8>
 8003182:	e07f      	b.n	8003284 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003184:	f7fe fa76 	bl	8001674 <HAL_GetTick>
 8003188:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	e00b      	b.n	80031a6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe fa71 	bl	8001674 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e2c4      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
 80031a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031aa:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80031ae:	2202      	movs	r2, #2
 80031b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	fa93 f2a3 	rbit	r2, r3
 80031c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ce:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80031d2:	2202      	movs	r2, #2
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031da:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	fa93 f2a3 	rbit	r2, r3
 80031e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80031ec:	601a      	str	r2, [r3, #0]
  return result;
 80031ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80031f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f8:	fab3 f383 	clz	r3, r3
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	095b      	lsrs	r3, r3, #5
 8003200:	b2db      	uxtb	r3, r3
 8003202:	f043 0302 	orr.w	r3, r3, #2
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d102      	bne.n	8003212 <HAL_RCC_OscConfig+0xb4e>
 800320c:	4b43      	ldr	r3, [pc, #268]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	e013      	b.n	800323a <HAL_RCC_OscConfig+0xb76>
 8003212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003216:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800321a:	2202      	movs	r2, #2
 800321c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003222:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	fa93 f2a3 	rbit	r2, r3
 800322c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003230:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	4b39      	ldr	r3, [pc, #228]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800323e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003242:	2102      	movs	r1, #2
 8003244:	6011      	str	r1, [r2, #0]
 8003246:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800324a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800324e:	6812      	ldr	r2, [r2, #0]
 8003250:	fa92 f1a2 	rbit	r1, r2
 8003254:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003258:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800325c:	6011      	str	r1, [r2, #0]
  return result;
 800325e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003262:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	fab2 f282 	clz	r2, r2
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	f002 021f 	and.w	r2, r2, #31
 8003278:	2101      	movs	r1, #1
 800327a:	fa01 f202 	lsl.w	r2, r1, r2
 800327e:	4013      	ands	r3, r2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d184      	bne.n	800318e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003284:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003288:	2b01      	cmp	r3, #1
 800328a:	d105      	bne.n	8003298 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328c:	4b23      	ldr	r3, [pc, #140]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	4a22      	ldr	r2, [pc, #136]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 8003292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003296:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003298:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800329c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	f000 8242 	beq.w	800372e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032aa:	4b1c      	ldr	r3, [pc, #112]	@ (800331c <HAL_RCC_OscConfig+0xc58>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	f000 8213 	beq.w	80036de <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	f040 8162 	bne.w	800358e <HAL_RCC_OscConfig+0xeca>
 80032ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ce:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80032d2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032dc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	fa93 f2a3 	rbit	r2, r3
 80032e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ea:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80032ee:	601a      	str	r2, [r3, #0]
  return result;
 80032f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80032f8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	fab3 f383 	clz	r3, r3
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003304:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	461a      	mov	r2, r3
 800330c:	2300      	movs	r3, #0
 800330e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003310:	f7fe f9b0 	bl	8001674 <HAL_GetTick>
 8003314:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003318:	e00c      	b.n	8003334 <HAL_RCC_OscConfig+0xc70>
 800331a:	bf00      	nop
 800331c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003320:	f7fe f9a8 	bl	8001674 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e1fd      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
 8003334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003338:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800333c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003340:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003346:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	fa93 f2a3 	rbit	r2, r3
 8003350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003354:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003358:	601a      	str	r2, [r3, #0]
  return result;
 800335a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800335e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003362:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003364:	fab3 f383 	clz	r3, r3
 8003368:	b2db      	uxtb	r3, r3
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	b2db      	uxtb	r3, r3
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b01      	cmp	r3, #1
 8003376:	d102      	bne.n	800337e <HAL_RCC_OscConfig+0xcba>
 8003378:	4bb0      	ldr	r3, [pc, #704]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	e027      	b.n	80033ce <HAL_RCC_OscConfig+0xd0a>
 800337e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003382:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003386:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800338a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003390:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	fa93 f2a3 	rbit	r2, r3
 800339a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80033ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	fa93 f2a3 	rbit	r2, r3
 80033c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	4b9c      	ldr	r3, [pc, #624]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033d2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80033d6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80033da:	6011      	str	r1, [r2, #0]
 80033dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033e0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80033e4:	6812      	ldr	r2, [r2, #0]
 80033e6:	fa92 f1a2 	rbit	r1, r2
 80033ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033ee:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80033f2:	6011      	str	r1, [r2, #0]
  return result;
 80033f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033f8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	fab2 f282 	clz	r2, r2
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	f042 0220 	orr.w	r2, r2, #32
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	f002 021f 	and.w	r2, r2, #31
 800340e:	2101      	movs	r1, #1
 8003410:	fa01 f202 	lsl.w	r2, r1, r2
 8003414:	4013      	ands	r3, r2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d182      	bne.n	8003320 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800341a:	4b88      	ldr	r3, [pc, #544]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003426:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800342e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003432:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	430b      	orrs	r3, r1
 800343c:	497f      	ldr	r1, [pc, #508]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 800343e:	4313      	orrs	r3, r2
 8003440:	604b      	str	r3, [r1, #4]
 8003442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003446:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800344a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800344e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003454:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	fa93 f2a3 	rbit	r2, r3
 800345e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003462:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003466:	601a      	str	r2, [r3, #0]
  return result;
 8003468:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003470:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003472:	fab3 f383 	clz	r3, r3
 8003476:	b2db      	uxtb	r3, r3
 8003478:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800347c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	461a      	mov	r2, r3
 8003484:	2301      	movs	r3, #1
 8003486:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7fe f8f4 	bl	8001674 <HAL_GetTick>
 800348c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003490:	e009      	b.n	80034a6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003492:	f7fe f8ef 	bl	8001674 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e144      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
 80034a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034aa:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80034ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	fa93 f2a3 	rbit	r2, r3
 80034c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80034ca:	601a      	str	r2, [r3, #0]
  return result;
 80034cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80034d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034d6:	fab3 f383 	clz	r3, r3
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	095b      	lsrs	r3, r3, #5
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	f043 0301 	orr.w	r3, r3, #1
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d102      	bne.n	80034f0 <HAL_RCC_OscConfig+0xe2c>
 80034ea:	4b54      	ldr	r3, [pc, #336]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	e027      	b.n	8003540 <HAL_RCC_OscConfig+0xe7c>
 80034f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80034f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003502:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	fa93 f2a3 	rbit	r2, r3
 800350c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003510:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800351e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003528:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	fa93 f2a3 	rbit	r2, r3
 8003532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003536:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	4b3f      	ldr	r3, [pc, #252]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 800353e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003540:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003544:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003548:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800354c:	6011      	str	r1, [r2, #0]
 800354e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003552:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003556:	6812      	ldr	r2, [r2, #0]
 8003558:	fa92 f1a2 	rbit	r1, r2
 800355c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003560:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003564:	6011      	str	r1, [r2, #0]
  return result;
 8003566:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800356a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	fab2 f282 	clz	r2, r2
 8003574:	b2d2      	uxtb	r2, r2
 8003576:	f042 0220 	orr.w	r2, r2, #32
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	f002 021f 	and.w	r2, r2, #31
 8003580:	2101      	movs	r1, #1
 8003582:	fa01 f202 	lsl.w	r2, r1, r2
 8003586:	4013      	ands	r3, r2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d082      	beq.n	8003492 <HAL_RCC_OscConfig+0xdce>
 800358c:	e0cf      	b.n	800372e <HAL_RCC_OscConfig+0x106a>
 800358e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003592:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003596:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800359a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	fa93 f2a3 	rbit	r2, r3
 80035aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80035b2:	601a      	str	r2, [r3, #0]
  return result;
 80035b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80035bc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035be:	fab3 f383 	clz	r3, r3
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80035c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	461a      	mov	r2, r3
 80035d0:	2300      	movs	r3, #0
 80035d2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d4:	f7fe f84e 	bl	8001674 <HAL_GetTick>
 80035d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035dc:	e009      	b.n	80035f2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035de:	f7fe f849 	bl	8001674 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e09e      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
 80035f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80035fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003604:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	fa93 f2a3 	rbit	r2, r3
 800360e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003612:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003616:	601a      	str	r2, [r3, #0]
  return result;
 8003618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800361c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003620:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003622:	fab3 f383 	clz	r3, r3
 8003626:	b2db      	uxtb	r3, r3
 8003628:	095b      	lsrs	r3, r3, #5
 800362a:	b2db      	uxtb	r3, r3
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b01      	cmp	r3, #1
 8003634:	d104      	bne.n	8003640 <HAL_RCC_OscConfig+0xf7c>
 8003636:	4b01      	ldr	r3, [pc, #4]	@ (800363c <HAL_RCC_OscConfig+0xf78>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	e029      	b.n	8003690 <HAL_RCC_OscConfig+0xfcc>
 800363c:	40021000 	.word	0x40021000
 8003640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003644:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003648:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800364c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003652:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	fa93 f2a3 	rbit	r2, r3
 800365c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003660:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800366e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003678:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	fa93 f2a3 	rbit	r2, r3
 8003682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003686:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	4b2b      	ldr	r3, [pc, #172]	@ (800373c <HAL_RCC_OscConfig+0x1078>)
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003694:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003698:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800369c:	6011      	str	r1, [r2, #0]
 800369e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036a2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	fa92 f1a2 	rbit	r1, r2
 80036ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036b0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80036b4:	6011      	str	r1, [r2, #0]
  return result;
 80036b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036ba:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80036be:	6812      	ldr	r2, [r2, #0]
 80036c0:	fab2 f282 	clz	r2, r2
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	f042 0220 	orr.w	r2, r2, #32
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	f002 021f 	and.w	r2, r2, #31
 80036d0:	2101      	movs	r1, #1
 80036d2:	fa01 f202 	lsl.w	r2, r1, r2
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d180      	bne.n	80035de <HAL_RCC_OscConfig+0xf1a>
 80036dc:	e027      	b.n	800372e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e01e      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036f2:	4b12      	ldr	r3, [pc, #72]	@ (800373c <HAL_RCC_OscConfig+0x1078>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80036fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80036fe:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003706:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	429a      	cmp	r2, r3
 8003710:	d10b      	bne.n	800372a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003712:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003716:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800371a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800371e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003726:	429a      	cmp	r2, r3
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b09e      	sub	sp, #120	@ 0x78
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e162      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003758:	4b90      	ldr	r3, [pc, #576]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d910      	bls.n	8003788 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003766:	4b8d      	ldr	r3, [pc, #564]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f023 0207 	bic.w	r2, r3, #7
 800376e:	498b      	ldr	r1, [pc, #556]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	4313      	orrs	r3, r2
 8003774:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003776:	4b89      	ldr	r3, [pc, #548]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	d001      	beq.n	8003788 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e14a      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003794:	4b82      	ldr	r3, [pc, #520]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	497f      	ldr	r1, [pc, #508]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80dc 	beq.w	800396c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d13c      	bne.n	8003836 <HAL_RCC_ClockConfig+0xf6>
 80037bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037c0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037c4:	fa93 f3a3 	rbit	r3, r3
 80037c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80037ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037cc:	fab3 f383 	clz	r3, r3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f043 0301 	orr.w	r3, r3, #1
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d102      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xa6>
 80037e0:	4b6f      	ldr	r3, [pc, #444]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	e00f      	b.n	8003806 <HAL_RCC_ClockConfig+0xc6>
 80037e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037ee:	fa93 f3a3 	rbit	r3, r3
 80037f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80037f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80037fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037fc:	fa93 f3a3 	rbit	r3, r3
 8003800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003802:	4b67      	ldr	r3, [pc, #412]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 8003804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003806:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800380a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800380c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800380e:	fa92 f2a2 	rbit	r2, r2
 8003812:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003814:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003816:	fab2 f282 	clz	r2, r2
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	f042 0220 	orr.w	r2, r2, #32
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	f002 021f 	and.w	r2, r2, #31
 8003826:	2101      	movs	r1, #1
 8003828:	fa01 f202 	lsl.w	r2, r1, r2
 800382c:	4013      	ands	r3, r2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d17b      	bne.n	800392a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e0f3      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d13c      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x178>
 800383e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003842:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003846:	fa93 f3a3 	rbit	r3, r3
 800384a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800384c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	095b      	lsrs	r3, r3, #5
 8003856:	b2db      	uxtb	r3, r3
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b01      	cmp	r3, #1
 8003860:	d102      	bne.n	8003868 <HAL_RCC_ClockConfig+0x128>
 8003862:	4b4f      	ldr	r3, [pc, #316]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	e00f      	b.n	8003888 <HAL_RCC_ClockConfig+0x148>
 8003868:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800386c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003870:	fa93 f3a3 	rbit	r3, r3
 8003874:	647b      	str	r3, [r7, #68]	@ 0x44
 8003876:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800387a:	643b      	str	r3, [r7, #64]	@ 0x40
 800387c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800387e:	fa93 f3a3 	rbit	r3, r3
 8003882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003884:	4b46      	ldr	r3, [pc, #280]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800388c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800388e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003890:	fa92 f2a2 	rbit	r2, r2
 8003894:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003896:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003898:	fab2 f282 	clz	r2, r2
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	f042 0220 	orr.w	r2, r2, #32
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	f002 021f 	and.w	r2, r2, #31
 80038a8:	2101      	movs	r1, #1
 80038aa:	fa01 f202 	lsl.w	r2, r1, r2
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d13a      	bne.n	800392a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e0b2      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
 80038b8:	2302      	movs	r3, #2
 80038ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	fa93 f3a3 	rbit	r3, r3
 80038c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80038c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c6:	fab3 f383 	clz	r3, r3
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	095b      	lsrs	r3, r3, #5
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d102      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1a0>
 80038da:	4b31      	ldr	r3, [pc, #196]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	e00d      	b.n	80038fc <HAL_RCC_ClockConfig+0x1bc>
 80038e0:	2302      	movs	r3, #2
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e6:	fa93 f3a3 	rbit	r3, r3
 80038ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80038ec:	2302      	movs	r3, #2
 80038ee:	623b      	str	r3, [r7, #32]
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	61fb      	str	r3, [r7, #28]
 80038f8:	4b29      	ldr	r3, [pc, #164]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	2202      	movs	r2, #2
 80038fe:	61ba      	str	r2, [r7, #24]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	fa92 f2a2 	rbit	r2, r2
 8003906:	617a      	str	r2, [r7, #20]
  return result;
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	fab2 f282 	clz	r2, r2
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	f042 0220 	orr.w	r2, r2, #32
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	f002 021f 	and.w	r2, r2, #31
 800391a:	2101      	movs	r1, #1
 800391c:	fa01 f202 	lsl.w	r2, r1, r2
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e079      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800392a:	4b1d      	ldr	r3, [pc, #116]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f023 0203 	bic.w	r2, r3, #3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	491a      	ldr	r1, [pc, #104]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 8003938:	4313      	orrs	r3, r2
 800393a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800393c:	f7fd fe9a 	bl	8001674 <HAL_GetTick>
 8003940:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003942:	e00a      	b.n	800395a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003944:	f7fd fe96 	bl	8001674 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003952:	4293      	cmp	r3, r2
 8003954:	d901      	bls.n	800395a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e061      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800395a:	4b11      	ldr	r3, [pc, #68]	@ (80039a0 <HAL_RCC_ClockConfig+0x260>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 020c 	and.w	r2, r3, #12
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	429a      	cmp	r2, r3
 800396a:	d1eb      	bne.n	8003944 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d214      	bcs.n	80039a4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800397a:	4b08      	ldr	r3, [pc, #32]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 0207 	bic.w	r2, r3, #7
 8003982:	4906      	ldr	r1, [pc, #24]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	4313      	orrs	r3, r2
 8003988:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800398a:	4b04      	ldr	r3, [pc, #16]	@ (800399c <HAL_RCC_ClockConfig+0x25c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e040      	b.n	8003a1e <HAL_RCC_ClockConfig+0x2de>
 800399c:	40022000 	.word	0x40022000
 80039a0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d008      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a28 <HAL_RCC_ClockConfig+0x2e8>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	491a      	ldr	r1, [pc, #104]	@ (8003a28 <HAL_RCC_ClockConfig+0x2e8>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d009      	beq.n	80039e2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ce:	4b16      	ldr	r3, [pc, #88]	@ (8003a28 <HAL_RCC_ClockConfig+0x2e8>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	4912      	ldr	r1, [pc, #72]	@ (8003a28 <HAL_RCC_ClockConfig+0x2e8>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80039e2:	f000 f829 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 80039e6:	4601      	mov	r1, r0
 80039e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a28 <HAL_RCC_ClockConfig+0x2e8>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039f0:	22f0      	movs	r2, #240	@ 0xf0
 80039f2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	fa92 f2a2 	rbit	r2, r2
 80039fa:	60fa      	str	r2, [r7, #12]
  return result;
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	fab2 f282 	clz	r2, r2
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	40d3      	lsrs	r3, r2
 8003a06:	4a09      	ldr	r2, [pc, #36]	@ (8003a2c <HAL_RCC_ClockConfig+0x2ec>)
 8003a08:	5cd3      	ldrb	r3, [r2, r3]
 8003a0a:	fa21 f303 	lsr.w	r3, r1, r3
 8003a0e:	4a08      	ldr	r2, [pc, #32]	@ (8003a30 <HAL_RCC_ClockConfig+0x2f0>)
 8003a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <HAL_RCC_ClockConfig+0x2f4>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fd fde8 	bl	80015ec <HAL_InitTick>
  
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3778      	adds	r7, #120	@ 0x78
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	08008de8 	.word	0x08008de8
 8003a30:	20000000 	.word	0x20000000
 8003a34:	20000004 	.word	0x20000004

08003a38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b087      	sub	sp, #28
 8003a3c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003a52:	4b1e      	ldr	r3, [pc, #120]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x94>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f003 030c 	and.w	r3, r3, #12
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	d002      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0x30>
 8003a62:	2b08      	cmp	r3, #8
 8003a64:	d003      	beq.n	8003a6e <HAL_RCC_GetSysClockFreq+0x36>
 8003a66:	e026      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a68:	4b19      	ldr	r3, [pc, #100]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a6a:	613b      	str	r3, [r7, #16]
      break;
 8003a6c:	e026      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	0c9b      	lsrs	r3, r3, #18
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	4a17      	ldr	r2, [pc, #92]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a78:	5cd3      	ldrb	r3, [r2, r3]
 8003a7a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003a7c:	4b13      	ldr	r3, [pc, #76]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x94>)
 8003a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	4a14      	ldr	r2, [pc, #80]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a94:	4a0e      	ldr	r2, [pc, #56]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	fb02 f303 	mul.w	r3, r2, r3
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	e004      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8003adc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003aaa:	fb02 f303 	mul.w	r3, r2, r3
 8003aae:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	613b      	str	r3, [r7, #16]
      break;
 8003ab4:	e002      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ab6:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ab8:	613b      	str	r3, [r7, #16]
      break;
 8003aba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003abc:	693b      	ldr	r3, [r7, #16]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	007a1200 	.word	0x007a1200
 8003ad4:	08008e00 	.word	0x08008e00
 8003ad8:	08008e10 	.word	0x08008e10
 8003adc:	003d0900 	.word	0x003d0900

08003ae0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae4:	4b03      	ldr	r3, [pc, #12]	@ (8003af4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000000 	.word	0x20000000

08003af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003afe:	f7ff ffef 	bl	8003ae0 <HAL_RCC_GetHCLKFreq>
 8003b02:	4601      	mov	r1, r0
 8003b04:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b0c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003b10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	fa92 f2a2 	rbit	r2, r2
 8003b18:	603a      	str	r2, [r7, #0]
  return result;
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	fab2 f282 	clz	r2, r2
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	40d3      	lsrs	r3, r2
 8003b24:	4a04      	ldr	r2, [pc, #16]	@ (8003b38 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003b26:	5cd3      	ldrb	r3, [r2, r3]
 8003b28:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40021000 	.word	0x40021000
 8003b38:	08008df8 	.word	0x08008df8

08003b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003b42:	f7ff ffcd 	bl	8003ae0 <HAL_RCC_GetHCLKFreq>
 8003b46:	4601      	mov	r1, r0
 8003b48:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003b50:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003b54:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	fa92 f2a2 	rbit	r2, r2
 8003b5c:	603a      	str	r2, [r7, #0]
  return result;
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	fab2 f282 	clz	r2, r2
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	40d3      	lsrs	r3, r2
 8003b68:	4a04      	ldr	r2, [pc, #16]	@ (8003b7c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003b6a:	5cd3      	ldrb	r3, [r2, r3]
 8003b6c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003b70:	4618      	mov	r0, r3
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	08008df8 	.word	0x08008df8

08003b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b092      	sub	sp, #72	@ 0x48
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003b90:	2300      	movs	r3, #0
 8003b92:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 80d4 	beq.w	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba4:	4b4e      	ldr	r3, [pc, #312]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10e      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	4a4a      	ldr	r2, [pc, #296]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	61d3      	str	r3, [r2, #28]
 8003bbc:	4b48      	ldr	r3, [pc, #288]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bce:	4b45      	ldr	r3, [pc, #276]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d118      	bne.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bda:	4b42      	ldr	r3, [pc, #264]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a41      	ldr	r2, [pc, #260]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003be0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003be6:	f7fd fd45 	bl	8001674 <HAL_GetTick>
 8003bea:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bec:	e008      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bee:	f7fd fd41 	bl	8001674 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b64      	cmp	r3, #100	@ 0x64
 8003bfa:	d901      	bls.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e14b      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c00:	4b38      	ldr	r3, [pc, #224]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d0f0      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c0c:	4b34      	ldr	r3, [pc, #208]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8084 	beq.w	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d07c      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c2c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c3a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3e:	fa93 f3a3 	rbit	r3, r3
 8003c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c46:	fab3 f383 	clz	r3, r3
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4b26      	ldr	r3, [pc, #152]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c50:	4413      	add	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	461a      	mov	r2, r3
 8003c56:	2301      	movs	r3, #1
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c62:	fa93 f3a3 	rbit	r3, r3
 8003c66:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	461a      	mov	r2, r3
 8003c72:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c74:	4413      	add	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c7e:	4a18      	ldr	r2, [pc, #96]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c82:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d04b      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7fd fcf1 	bl	8001674 <HAL_GetTick>
 8003c92:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c94:	e00a      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c96:	f7fd fced 	bl	8001674 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e0f5      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8003cac:	2302      	movs	r3, #2
 8003cae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb2:	fa93 f3a3 	rbit	r3, r3
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cb8:	2302      	movs	r3, #2
 8003cba:	623b      	str	r3, [r7, #32]
 8003cbc:	6a3b      	ldr	r3, [r7, #32]
 8003cbe:	fa93 f3a3 	rbit	r3, r3
 8003cc2:	61fb      	str	r3, [r7, #28]
  return result;
 8003cc4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc6:	fab3 f383 	clz	r3, r3
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	095b      	lsrs	r3, r3, #5
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	f043 0302 	orr.w	r3, r3, #2
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d108      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003cda:	4b01      	ldr	r3, [pc, #4]	@ (8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	e00d      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	40007000 	.word	0x40007000
 8003ce8:	10908100 	.word	0x10908100
 8003cec:	2302      	movs	r3, #2
 8003cee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	fa93 f3a3 	rbit	r3, r3
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	4b69      	ldr	r3, [pc, #420]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	613a      	str	r2, [r7, #16]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	fa92 f2a2 	rbit	r2, r2
 8003d06:	60fa      	str	r2, [r7, #12]
  return result;
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	fab2 f282 	clz	r2, r2
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	f002 021f 	and.w	r2, r2, #31
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d20:	4013      	ands	r3, r2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0b7      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003d26:	4b5e      	ldr	r3, [pc, #376]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	495b      	ldr	r1, [pc, #364]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d38:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d105      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d40:	4b57      	ldr	r3, [pc, #348]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	4a56      	ldr	r2, [pc, #344]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d58:	4b51      	ldr	r3, [pc, #324]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5c:	f023 0203 	bic.w	r2, r3, #3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	494e      	ldr	r1, [pc, #312]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0320 	and.w	r3, r3, #32
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d008      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d76:	4b4a      	ldr	r3, [pc, #296]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	f023 0210 	bic.w	r2, r3, #16
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	4947      	ldr	r1, [pc, #284]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d008      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003d94:	4b42      	ldr	r3, [pc, #264]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da0:	493f      	ldr	r1, [pc, #252]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d008      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003db2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db6:	f023 0220 	bic.w	r2, r3, #32
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	4938      	ldr	r1, [pc, #224]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d008      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dd0:	4b33      	ldr	r3, [pc, #204]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	4930      	ldr	r1, [pc, #192]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d008      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003dee:	4b2c      	ldr	r3, [pc, #176]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	4929      	ldr	r1, [pc, #164]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d008      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003e0c:	4b24      	ldr	r3, [pc, #144]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e10:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	4921      	ldr	r1, [pc, #132]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d008      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	491a      	ldr	r1, [pc, #104]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003e48:	4b15      	ldr	r3, [pc, #84]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	4912      	ldr	r1, [pc, #72]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d008      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003e66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	490b      	ldr	r1, [pc, #44]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d008      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003e84:	4b06      	ldr	r3, [pc, #24]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	4903      	ldr	r1, [pc, #12]	@ (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3748      	adds	r7, #72	@ 0x48
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40021000 	.word	0x40021000

08003ea4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e040      	b.n	8003f38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fa00 	bl	80012cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2224      	movs	r2, #36	@ 0x24
 8003ed0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 0201 	bic.w	r2, r2, #1
 8003ee0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 f9e8 	bl	80042c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 f8af 	bl	8004054 <UART_SetConfig>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d101      	bne.n	8003f00 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e01b      	b.n	8003f38 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fa67 	bl	8004404 <UART_CheckIdleState>
 8003f36:	4603      	mov	r3, r0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	@ 0x28
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f54:	2b20      	cmp	r3, #32
 8003f56:	d177      	bne.n	8004048 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <HAL_UART_Transmit+0x24>
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e070      	b.n	800404a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2221      	movs	r2, #33	@ 0x21
 8003f74:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f76:	f7fd fb7d 	bl	8001674 <HAL_GetTick>
 8003f7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	88fa      	ldrh	r2, [r7, #6]
 8003f80:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	88fa      	ldrh	r2, [r7, #6]
 8003f88:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f94:	d108      	bne.n	8003fa8 <HAL_UART_Transmit+0x68>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d104      	bne.n	8003fa8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	61bb      	str	r3, [r7, #24]
 8003fa6:	e003      	b.n	8003fb0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fb0:	e02f      	b.n	8004012 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	2180      	movs	r1, #128	@ 0x80
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 fac9 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d004      	beq.n	8003fd2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e03b      	b.n	800404a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10b      	bne.n	8003ff0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	881a      	ldrh	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fe4:	b292      	uxth	r2, r2
 8003fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	3302      	adds	r3, #2
 8003fec:	61bb      	str	r3, [r7, #24]
 8003fee:	e007      	b.n	8004000 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004006:	b29b      	uxth	r3, r3
 8004008:	3b01      	subs	r3, #1
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1c9      	bne.n	8003fb2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2200      	movs	r2, #0
 8004026:	2140      	movs	r1, #64	@ 0x40
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fa93 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d004      	beq.n	800403e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2220      	movs	r2, #32
 8004038:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e005      	b.n	800404a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2220      	movs	r2, #32
 8004042:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004044:	2300      	movs	r3, #0
 8004046:	e000      	b.n	800404a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004048:	2302      	movs	r3, #2
  }
}
 800404a:	4618      	mov	r0, r3
 800404c:	3720      	adds	r7, #32
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
	...

08004054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	431a      	orrs	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	4313      	orrs	r3, r2
 8004076:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	4b8a      	ldr	r3, [pc, #552]	@ (80042a8 <UART_SetConfig+0x254>)
 8004080:	4013      	ands	r3, r2
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	6812      	ldr	r2, [r2, #0]
 8004086:	6979      	ldr	r1, [r7, #20]
 8004088:	430b      	orrs	r3, r1
 800408a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68da      	ldr	r2, [r3, #12]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a78      	ldr	r2, [pc, #480]	@ (80042ac <UART_SetConfig+0x258>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d120      	bne.n	8004112 <UART_SetConfig+0xbe>
 80040d0:	4b77      	ldr	r3, [pc, #476]	@ (80042b0 <UART_SetConfig+0x25c>)
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	f003 0303 	and.w	r3, r3, #3
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d817      	bhi.n	800410c <UART_SetConfig+0xb8>
 80040dc:	a201      	add	r2, pc, #4	@ (adr r2, 80040e4 <UART_SetConfig+0x90>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	080040f5 	.word	0x080040f5
 80040e8:	08004101 	.word	0x08004101
 80040ec:	08004107 	.word	0x08004107
 80040f0:	080040fb 	.word	0x080040fb
 80040f4:	2300      	movs	r3, #0
 80040f6:	77fb      	strb	r3, [r7, #31]
 80040f8:	e01d      	b.n	8004136 <UART_SetConfig+0xe2>
 80040fa:	2302      	movs	r3, #2
 80040fc:	77fb      	strb	r3, [r7, #31]
 80040fe:	e01a      	b.n	8004136 <UART_SetConfig+0xe2>
 8004100:	2304      	movs	r3, #4
 8004102:	77fb      	strb	r3, [r7, #31]
 8004104:	e017      	b.n	8004136 <UART_SetConfig+0xe2>
 8004106:	2308      	movs	r3, #8
 8004108:	77fb      	strb	r3, [r7, #31]
 800410a:	e014      	b.n	8004136 <UART_SetConfig+0xe2>
 800410c:	2310      	movs	r3, #16
 800410e:	77fb      	strb	r3, [r7, #31]
 8004110:	e011      	b.n	8004136 <UART_SetConfig+0xe2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a67      	ldr	r2, [pc, #412]	@ (80042b4 <UART_SetConfig+0x260>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d102      	bne.n	8004122 <UART_SetConfig+0xce>
 800411c:	2300      	movs	r3, #0
 800411e:	77fb      	strb	r3, [r7, #31]
 8004120:	e009      	b.n	8004136 <UART_SetConfig+0xe2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a64      	ldr	r2, [pc, #400]	@ (80042b8 <UART_SetConfig+0x264>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d102      	bne.n	8004132 <UART_SetConfig+0xde>
 800412c:	2300      	movs	r3, #0
 800412e:	77fb      	strb	r3, [r7, #31]
 8004130:	e001      	b.n	8004136 <UART_SetConfig+0xe2>
 8004132:	2310      	movs	r3, #16
 8004134:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800413e:	d15a      	bne.n	80041f6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004140:	7ffb      	ldrb	r3, [r7, #31]
 8004142:	2b08      	cmp	r3, #8
 8004144:	d827      	bhi.n	8004196 <UART_SetConfig+0x142>
 8004146:	a201      	add	r2, pc, #4	@ (adr r2, 800414c <UART_SetConfig+0xf8>)
 8004148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414c:	08004171 	.word	0x08004171
 8004150:	08004179 	.word	0x08004179
 8004154:	08004181 	.word	0x08004181
 8004158:	08004197 	.word	0x08004197
 800415c:	08004187 	.word	0x08004187
 8004160:	08004197 	.word	0x08004197
 8004164:	08004197 	.word	0x08004197
 8004168:	08004197 	.word	0x08004197
 800416c:	0800418f 	.word	0x0800418f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004170:	f7ff fcc2 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8004174:	61b8      	str	r0, [r7, #24]
        break;
 8004176:	e013      	b.n	80041a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004178:	f7ff fce0 	bl	8003b3c <HAL_RCC_GetPCLK2Freq>
 800417c:	61b8      	str	r0, [r7, #24]
        break;
 800417e:	e00f      	b.n	80041a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004180:	4b4e      	ldr	r3, [pc, #312]	@ (80042bc <UART_SetConfig+0x268>)
 8004182:	61bb      	str	r3, [r7, #24]
        break;
 8004184:	e00c      	b.n	80041a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004186:	f7ff fc57 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 800418a:	61b8      	str	r0, [r7, #24]
        break;
 800418c:	e008      	b.n	80041a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800418e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004192:	61bb      	str	r3, [r7, #24]
        break;
 8004194:	e004      	b.n	80041a0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	77bb      	strb	r3, [r7, #30]
        break;
 800419e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d074      	beq.n	8004290 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	005a      	lsls	r2, r3, #1
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	085b      	lsrs	r3, r3, #1
 80041b0:	441a      	add	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	2b0f      	cmp	r3, #15
 80041c0:	d916      	bls.n	80041f0 <UART_SetConfig+0x19c>
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041c8:	d212      	bcs.n	80041f0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	f023 030f 	bic.w	r3, r3, #15
 80041d2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	085b      	lsrs	r3, r3, #1
 80041d8:	b29b      	uxth	r3, r3
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	b29a      	uxth	r2, r3
 80041e0:	89fb      	ldrh	r3, [r7, #14]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	89fa      	ldrh	r2, [r7, #14]
 80041ec:	60da      	str	r2, [r3, #12]
 80041ee:	e04f      	b.n	8004290 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	77bb      	strb	r3, [r7, #30]
 80041f4:	e04c      	b.n	8004290 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041f6:	7ffb      	ldrb	r3, [r7, #31]
 80041f8:	2b08      	cmp	r3, #8
 80041fa:	d828      	bhi.n	800424e <UART_SetConfig+0x1fa>
 80041fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004204 <UART_SetConfig+0x1b0>)
 80041fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004202:	bf00      	nop
 8004204:	08004229 	.word	0x08004229
 8004208:	08004231 	.word	0x08004231
 800420c:	08004239 	.word	0x08004239
 8004210:	0800424f 	.word	0x0800424f
 8004214:	0800423f 	.word	0x0800423f
 8004218:	0800424f 	.word	0x0800424f
 800421c:	0800424f 	.word	0x0800424f
 8004220:	0800424f 	.word	0x0800424f
 8004224:	08004247 	.word	0x08004247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004228:	f7ff fc66 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 800422c:	61b8      	str	r0, [r7, #24]
        break;
 800422e:	e013      	b.n	8004258 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004230:	f7ff fc84 	bl	8003b3c <HAL_RCC_GetPCLK2Freq>
 8004234:	61b8      	str	r0, [r7, #24]
        break;
 8004236:	e00f      	b.n	8004258 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004238:	4b20      	ldr	r3, [pc, #128]	@ (80042bc <UART_SetConfig+0x268>)
 800423a:	61bb      	str	r3, [r7, #24]
        break;
 800423c:	e00c      	b.n	8004258 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800423e:	f7ff fbfb 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 8004242:	61b8      	str	r0, [r7, #24]
        break;
 8004244:	e008      	b.n	8004258 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800424a:	61bb      	str	r3, [r7, #24]
        break;
 800424c:	e004      	b.n	8004258 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	77bb      	strb	r3, [r7, #30]
        break;
 8004256:	bf00      	nop
    }

    if (pclk != 0U)
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d018      	beq.n	8004290 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	085a      	lsrs	r2, r3, #1
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	441a      	add	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004270:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	2b0f      	cmp	r3, #15
 8004276:	d909      	bls.n	800428c <UART_SetConfig+0x238>
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800427e:	d205      	bcs.n	800428c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	b29a      	uxth	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	60da      	str	r2, [r3, #12]
 800428a:	e001      	b.n	8004290 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800429c:	7fbb      	ldrb	r3, [r7, #30]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3720      	adds	r7, #32
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	efff69f3 	.word	0xefff69f3
 80042ac:	40013800 	.word	0x40013800
 80042b0:	40021000 	.word	0x40021000
 80042b4:	40004400 	.word	0x40004400
 80042b8:	40004800 	.word	0x40004800
 80042bc:	007a1200 	.word	0x007a1200

080042c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	f003 0308 	and.w	r3, r3, #8
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00a      	beq.n	80042ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00a      	beq.n	800430c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00a      	beq.n	800432e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00a      	beq.n	8004350 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	f003 0310 	and.w	r3, r3, #16
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00a      	beq.n	8004372 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00a      	beq.n	8004394 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d01a      	beq.n	80043d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043be:	d10a      	bne.n	80043d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	430a      	orrs	r2, r1
 80043d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00a      	beq.n	80043f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	605a      	str	r2, [r3, #4]
  }
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b098      	sub	sp, #96	@ 0x60
 8004408:	af02      	add	r7, sp, #8
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004414:	f7fd f92e 	bl	8001674 <HAL_GetTick>
 8004418:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0308 	and.w	r3, r3, #8
 8004424:	2b08      	cmp	r3, #8
 8004426:	d12e      	bne.n	8004486 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004428:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004430:	2200      	movs	r2, #0
 8004432:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f88c 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d021      	beq.n	8004486 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800444a:	e853 3f00 	ldrex	r3, [r3]
 800444e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004452:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004456:	653b      	str	r3, [r7, #80]	@ 0x50
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	461a      	mov	r2, r3
 800445e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004460:	647b      	str	r3, [r7, #68]	@ 0x44
 8004462:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004464:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004466:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800446e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1e6      	bne.n	8004442 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2220      	movs	r2, #32
 8004478:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e062      	b.n	800454c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b04      	cmp	r3, #4
 8004492:	d149      	bne.n	8004528 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004494:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800449c:	2200      	movs	r2, #0
 800449e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f856 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d03c      	beq.n	8004528 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	623b      	str	r3, [r7, #32]
   return(result);
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80044ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e6      	bne.n	80044ae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3308      	adds	r3, #8
 80044e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	e853 3f00 	ldrex	r3, [r3]
 80044ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3308      	adds	r3, #8
 80044fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004500:	61fa      	str	r2, [r7, #28]
 8004502:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004504:	69b9      	ldr	r1, [r7, #24]
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	e841 2300 	strex	r3, r2, [r1]
 800450c:	617b      	str	r3, [r7, #20]
   return(result);
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e5      	bne.n	80044e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e011      	b.n	800454c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2220      	movs	r2, #32
 800452c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3758      	adds	r7, #88	@ 0x58
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004564:	e04f      	b.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456c:	d04b      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800456e:	f7fd f881 	bl	8001674 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	429a      	cmp	r2, r3
 800457c:	d302      	bcc.n	8004584 <UART_WaitOnFlagUntilTimeout+0x30>
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e04e      	b.n	8004626 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d037      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b80      	cmp	r3, #128	@ 0x80
 800459a:	d034      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b40      	cmp	r3, #64	@ 0x40
 80045a0:	d031      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	f003 0308 	and.w	r3, r3, #8
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d110      	bne.n	80045d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2208      	movs	r2, #8
 80045b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f838 	bl	800462e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2208      	movs	r2, #8
 80045c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e029      	b.n	8004626 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045e0:	d111      	bne.n	8004606 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 f81e 	bl	800462e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2220      	movs	r2, #32
 80045f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e00f      	b.n	8004626 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69da      	ldr	r2, [r3, #28]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4013      	ands	r3, r2
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	429a      	cmp	r2, r3
 8004614:	bf0c      	ite	eq
 8004616:	2301      	moveq	r3, #1
 8004618:	2300      	movne	r3, #0
 800461a:	b2db      	uxtb	r3, r3
 800461c:	461a      	mov	r2, r3
 800461e:	79fb      	ldrb	r3, [r7, #7]
 8004620:	429a      	cmp	r2, r3
 8004622:	d0a0      	beq.n	8004566 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800462e:	b480      	push	{r7}
 8004630:	b095      	sub	sp, #84	@ 0x54
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463e:	e853 3f00 	ldrex	r3, [r3]
 8004642:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004646:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800464a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	461a      	mov	r2, r3
 8004652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004654:	643b      	str	r3, [r7, #64]	@ 0x40
 8004656:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004658:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800465a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800465c:	e841 2300 	strex	r3, r2, [r1]
 8004660:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1e6      	bne.n	8004636 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	3308      	adds	r3, #8
 800466e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	e853 3f00 	ldrex	r3, [r3]
 8004676:	61fb      	str	r3, [r7, #28]
   return(result);
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f023 0301 	bic.w	r3, r3, #1
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	3308      	adds	r3, #8
 8004686:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004688:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800468a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800468e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004690:	e841 2300 	strex	r3, r2, [r1]
 8004694:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1e5      	bne.n	8004668 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d118      	bne.n	80046d6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	e853 3f00 	ldrex	r3, [r3]
 80046b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f023 0310 	bic.w	r3, r3, #16
 80046b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	461a      	mov	r2, r3
 80046c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046c2:	61bb      	str	r3, [r7, #24]
 80046c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c6:	6979      	ldr	r1, [r7, #20]
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	e841 2300 	strex	r3, r2, [r1]
 80046ce:	613b      	str	r3, [r7, #16]
   return(result);
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1e6      	bne.n	80046a4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2220      	movs	r2, #32
 80046da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80046ea:	bf00      	nop
 80046ec:	3754      	adds	r7, #84	@ 0x54
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <__cvt>:
 80046f6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046fa:	ec57 6b10 	vmov	r6, r7, d0
 80046fe:	2f00      	cmp	r7, #0
 8004700:	460c      	mov	r4, r1
 8004702:	4619      	mov	r1, r3
 8004704:	463b      	mov	r3, r7
 8004706:	bfbb      	ittet	lt
 8004708:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800470c:	461f      	movlt	r7, r3
 800470e:	2300      	movge	r3, #0
 8004710:	232d      	movlt	r3, #45	@ 0x2d
 8004712:	700b      	strb	r3, [r1, #0]
 8004714:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004716:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800471a:	4691      	mov	r9, r2
 800471c:	f023 0820 	bic.w	r8, r3, #32
 8004720:	bfbc      	itt	lt
 8004722:	4632      	movlt	r2, r6
 8004724:	4616      	movlt	r6, r2
 8004726:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800472a:	d005      	beq.n	8004738 <__cvt+0x42>
 800472c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004730:	d100      	bne.n	8004734 <__cvt+0x3e>
 8004732:	3401      	adds	r4, #1
 8004734:	2102      	movs	r1, #2
 8004736:	e000      	b.n	800473a <__cvt+0x44>
 8004738:	2103      	movs	r1, #3
 800473a:	ab03      	add	r3, sp, #12
 800473c:	9301      	str	r3, [sp, #4]
 800473e:	ab02      	add	r3, sp, #8
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	ec47 6b10 	vmov	d0, r6, r7
 8004746:	4653      	mov	r3, sl
 8004748:	4622      	mov	r2, r4
 800474a:	f001 f875 	bl	8005838 <_dtoa_r>
 800474e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004752:	4605      	mov	r5, r0
 8004754:	d119      	bne.n	800478a <__cvt+0x94>
 8004756:	f019 0f01 	tst.w	r9, #1
 800475a:	d00e      	beq.n	800477a <__cvt+0x84>
 800475c:	eb00 0904 	add.w	r9, r0, r4
 8004760:	2200      	movs	r2, #0
 8004762:	2300      	movs	r3, #0
 8004764:	4630      	mov	r0, r6
 8004766:	4639      	mov	r1, r7
 8004768:	f7fc f9ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800476c:	b108      	cbz	r0, 8004772 <__cvt+0x7c>
 800476e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004772:	2230      	movs	r2, #48	@ 0x30
 8004774:	9b03      	ldr	r3, [sp, #12]
 8004776:	454b      	cmp	r3, r9
 8004778:	d31e      	bcc.n	80047b8 <__cvt+0xc2>
 800477a:	9b03      	ldr	r3, [sp, #12]
 800477c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800477e:	1b5b      	subs	r3, r3, r5
 8004780:	4628      	mov	r0, r5
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	b004      	add	sp, #16
 8004786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800478a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800478e:	eb00 0904 	add.w	r9, r0, r4
 8004792:	d1e5      	bne.n	8004760 <__cvt+0x6a>
 8004794:	7803      	ldrb	r3, [r0, #0]
 8004796:	2b30      	cmp	r3, #48	@ 0x30
 8004798:	d10a      	bne.n	80047b0 <__cvt+0xba>
 800479a:	2200      	movs	r2, #0
 800479c:	2300      	movs	r3, #0
 800479e:	4630      	mov	r0, r6
 80047a0:	4639      	mov	r1, r7
 80047a2:	f7fc f991 	bl	8000ac8 <__aeabi_dcmpeq>
 80047a6:	b918      	cbnz	r0, 80047b0 <__cvt+0xba>
 80047a8:	f1c4 0401 	rsb	r4, r4, #1
 80047ac:	f8ca 4000 	str.w	r4, [sl]
 80047b0:	f8da 3000 	ldr.w	r3, [sl]
 80047b4:	4499      	add	r9, r3
 80047b6:	e7d3      	b.n	8004760 <__cvt+0x6a>
 80047b8:	1c59      	adds	r1, r3, #1
 80047ba:	9103      	str	r1, [sp, #12]
 80047bc:	701a      	strb	r2, [r3, #0]
 80047be:	e7d9      	b.n	8004774 <__cvt+0x7e>

080047c0 <__exponent>:
 80047c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047c2:	2900      	cmp	r1, #0
 80047c4:	bfba      	itte	lt
 80047c6:	4249      	neglt	r1, r1
 80047c8:	232d      	movlt	r3, #45	@ 0x2d
 80047ca:	232b      	movge	r3, #43	@ 0x2b
 80047cc:	2909      	cmp	r1, #9
 80047ce:	7002      	strb	r2, [r0, #0]
 80047d0:	7043      	strb	r3, [r0, #1]
 80047d2:	dd29      	ble.n	8004828 <__exponent+0x68>
 80047d4:	f10d 0307 	add.w	r3, sp, #7
 80047d8:	461d      	mov	r5, r3
 80047da:	270a      	movs	r7, #10
 80047dc:	461a      	mov	r2, r3
 80047de:	fbb1 f6f7 	udiv	r6, r1, r7
 80047e2:	fb07 1416 	mls	r4, r7, r6, r1
 80047e6:	3430      	adds	r4, #48	@ 0x30
 80047e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80047ec:	460c      	mov	r4, r1
 80047ee:	2c63      	cmp	r4, #99	@ 0x63
 80047f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80047f4:	4631      	mov	r1, r6
 80047f6:	dcf1      	bgt.n	80047dc <__exponent+0x1c>
 80047f8:	3130      	adds	r1, #48	@ 0x30
 80047fa:	1e94      	subs	r4, r2, #2
 80047fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004800:	1c41      	adds	r1, r0, #1
 8004802:	4623      	mov	r3, r4
 8004804:	42ab      	cmp	r3, r5
 8004806:	d30a      	bcc.n	800481e <__exponent+0x5e>
 8004808:	f10d 0309 	add.w	r3, sp, #9
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	42ac      	cmp	r4, r5
 8004810:	bf88      	it	hi
 8004812:	2300      	movhi	r3, #0
 8004814:	3302      	adds	r3, #2
 8004816:	4403      	add	r3, r0
 8004818:	1a18      	subs	r0, r3, r0
 800481a:	b003      	add	sp, #12
 800481c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800481e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004822:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004826:	e7ed      	b.n	8004804 <__exponent+0x44>
 8004828:	2330      	movs	r3, #48	@ 0x30
 800482a:	3130      	adds	r1, #48	@ 0x30
 800482c:	7083      	strb	r3, [r0, #2]
 800482e:	70c1      	strb	r1, [r0, #3]
 8004830:	1d03      	adds	r3, r0, #4
 8004832:	e7f1      	b.n	8004818 <__exponent+0x58>

08004834 <_printf_float>:
 8004834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004838:	b08d      	sub	sp, #52	@ 0x34
 800483a:	460c      	mov	r4, r1
 800483c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004840:	4616      	mov	r6, r2
 8004842:	461f      	mov	r7, r3
 8004844:	4605      	mov	r5, r0
 8004846:	f000 feef 	bl	8005628 <_localeconv_r>
 800484a:	6803      	ldr	r3, [r0, #0]
 800484c:	9304      	str	r3, [sp, #16]
 800484e:	4618      	mov	r0, r3
 8004850:	f7fb fd0e 	bl	8000270 <strlen>
 8004854:	2300      	movs	r3, #0
 8004856:	930a      	str	r3, [sp, #40]	@ 0x28
 8004858:	f8d8 3000 	ldr.w	r3, [r8]
 800485c:	9005      	str	r0, [sp, #20]
 800485e:	3307      	adds	r3, #7
 8004860:	f023 0307 	bic.w	r3, r3, #7
 8004864:	f103 0208 	add.w	r2, r3, #8
 8004868:	f894 a018 	ldrb.w	sl, [r4, #24]
 800486c:	f8d4 b000 	ldr.w	fp, [r4]
 8004870:	f8c8 2000 	str.w	r2, [r8]
 8004874:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004878:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800487c:	9307      	str	r3, [sp, #28]
 800487e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004882:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800488a:	4b9c      	ldr	r3, [pc, #624]	@ (8004afc <_printf_float+0x2c8>)
 800488c:	f04f 32ff 	mov.w	r2, #4294967295
 8004890:	f7fc f94c 	bl	8000b2c <__aeabi_dcmpun>
 8004894:	bb70      	cbnz	r0, 80048f4 <_printf_float+0xc0>
 8004896:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800489a:	4b98      	ldr	r3, [pc, #608]	@ (8004afc <_printf_float+0x2c8>)
 800489c:	f04f 32ff 	mov.w	r2, #4294967295
 80048a0:	f7fc f926 	bl	8000af0 <__aeabi_dcmple>
 80048a4:	bb30      	cbnz	r0, 80048f4 <_printf_float+0xc0>
 80048a6:	2200      	movs	r2, #0
 80048a8:	2300      	movs	r3, #0
 80048aa:	4640      	mov	r0, r8
 80048ac:	4649      	mov	r1, r9
 80048ae:	f7fc f915 	bl	8000adc <__aeabi_dcmplt>
 80048b2:	b110      	cbz	r0, 80048ba <_printf_float+0x86>
 80048b4:	232d      	movs	r3, #45	@ 0x2d
 80048b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048ba:	4a91      	ldr	r2, [pc, #580]	@ (8004b00 <_printf_float+0x2cc>)
 80048bc:	4b91      	ldr	r3, [pc, #580]	@ (8004b04 <_printf_float+0x2d0>)
 80048be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80048c2:	bf94      	ite	ls
 80048c4:	4690      	movls	r8, r2
 80048c6:	4698      	movhi	r8, r3
 80048c8:	2303      	movs	r3, #3
 80048ca:	6123      	str	r3, [r4, #16]
 80048cc:	f02b 0304 	bic.w	r3, fp, #4
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	f04f 0900 	mov.w	r9, #0
 80048d6:	9700      	str	r7, [sp, #0]
 80048d8:	4633      	mov	r3, r6
 80048da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80048dc:	4621      	mov	r1, r4
 80048de:	4628      	mov	r0, r5
 80048e0:	f000 f9d2 	bl	8004c88 <_printf_common>
 80048e4:	3001      	adds	r0, #1
 80048e6:	f040 808d 	bne.w	8004a04 <_printf_float+0x1d0>
 80048ea:	f04f 30ff 	mov.w	r0, #4294967295
 80048ee:	b00d      	add	sp, #52	@ 0x34
 80048f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	4640      	mov	r0, r8
 80048fa:	4649      	mov	r1, r9
 80048fc:	f7fc f916 	bl	8000b2c <__aeabi_dcmpun>
 8004900:	b140      	cbz	r0, 8004914 <_printf_float+0xe0>
 8004902:	464b      	mov	r3, r9
 8004904:	2b00      	cmp	r3, #0
 8004906:	bfbc      	itt	lt
 8004908:	232d      	movlt	r3, #45	@ 0x2d
 800490a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800490e:	4a7e      	ldr	r2, [pc, #504]	@ (8004b08 <_printf_float+0x2d4>)
 8004910:	4b7e      	ldr	r3, [pc, #504]	@ (8004b0c <_printf_float+0x2d8>)
 8004912:	e7d4      	b.n	80048be <_printf_float+0x8a>
 8004914:	6863      	ldr	r3, [r4, #4]
 8004916:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800491a:	9206      	str	r2, [sp, #24]
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	d13b      	bne.n	8004998 <_printf_float+0x164>
 8004920:	2306      	movs	r3, #6
 8004922:	6063      	str	r3, [r4, #4]
 8004924:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004928:	2300      	movs	r3, #0
 800492a:	6022      	str	r2, [r4, #0]
 800492c:	9303      	str	r3, [sp, #12]
 800492e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004930:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004934:	ab09      	add	r3, sp, #36	@ 0x24
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	6861      	ldr	r1, [r4, #4]
 800493a:	ec49 8b10 	vmov	d0, r8, r9
 800493e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004942:	4628      	mov	r0, r5
 8004944:	f7ff fed7 	bl	80046f6 <__cvt>
 8004948:	9b06      	ldr	r3, [sp, #24]
 800494a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800494c:	2b47      	cmp	r3, #71	@ 0x47
 800494e:	4680      	mov	r8, r0
 8004950:	d129      	bne.n	80049a6 <_printf_float+0x172>
 8004952:	1cc8      	adds	r0, r1, #3
 8004954:	db02      	blt.n	800495c <_printf_float+0x128>
 8004956:	6863      	ldr	r3, [r4, #4]
 8004958:	4299      	cmp	r1, r3
 800495a:	dd41      	ble.n	80049e0 <_printf_float+0x1ac>
 800495c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004960:	fa5f fa8a 	uxtb.w	sl, sl
 8004964:	3901      	subs	r1, #1
 8004966:	4652      	mov	r2, sl
 8004968:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800496c:	9109      	str	r1, [sp, #36]	@ 0x24
 800496e:	f7ff ff27 	bl	80047c0 <__exponent>
 8004972:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004974:	1813      	adds	r3, r2, r0
 8004976:	2a01      	cmp	r2, #1
 8004978:	4681      	mov	r9, r0
 800497a:	6123      	str	r3, [r4, #16]
 800497c:	dc02      	bgt.n	8004984 <_printf_float+0x150>
 800497e:	6822      	ldr	r2, [r4, #0]
 8004980:	07d2      	lsls	r2, r2, #31
 8004982:	d501      	bpl.n	8004988 <_printf_float+0x154>
 8004984:	3301      	adds	r3, #1
 8004986:	6123      	str	r3, [r4, #16]
 8004988:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0a2      	beq.n	80048d6 <_printf_float+0xa2>
 8004990:	232d      	movs	r3, #45	@ 0x2d
 8004992:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004996:	e79e      	b.n	80048d6 <_printf_float+0xa2>
 8004998:	9a06      	ldr	r2, [sp, #24]
 800499a:	2a47      	cmp	r2, #71	@ 0x47
 800499c:	d1c2      	bne.n	8004924 <_printf_float+0xf0>
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1c0      	bne.n	8004924 <_printf_float+0xf0>
 80049a2:	2301      	movs	r3, #1
 80049a4:	e7bd      	b.n	8004922 <_printf_float+0xee>
 80049a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049aa:	d9db      	bls.n	8004964 <_printf_float+0x130>
 80049ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80049b0:	d118      	bne.n	80049e4 <_printf_float+0x1b0>
 80049b2:	2900      	cmp	r1, #0
 80049b4:	6863      	ldr	r3, [r4, #4]
 80049b6:	dd0b      	ble.n	80049d0 <_printf_float+0x19c>
 80049b8:	6121      	str	r1, [r4, #16]
 80049ba:	b913      	cbnz	r3, 80049c2 <_printf_float+0x18e>
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	07d0      	lsls	r0, r2, #31
 80049c0:	d502      	bpl.n	80049c8 <_printf_float+0x194>
 80049c2:	3301      	adds	r3, #1
 80049c4:	440b      	add	r3, r1
 80049c6:	6123      	str	r3, [r4, #16]
 80049c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80049ca:	f04f 0900 	mov.w	r9, #0
 80049ce:	e7db      	b.n	8004988 <_printf_float+0x154>
 80049d0:	b913      	cbnz	r3, 80049d8 <_printf_float+0x1a4>
 80049d2:	6822      	ldr	r2, [r4, #0]
 80049d4:	07d2      	lsls	r2, r2, #31
 80049d6:	d501      	bpl.n	80049dc <_printf_float+0x1a8>
 80049d8:	3302      	adds	r3, #2
 80049da:	e7f4      	b.n	80049c6 <_printf_float+0x192>
 80049dc:	2301      	movs	r3, #1
 80049de:	e7f2      	b.n	80049c6 <_printf_float+0x192>
 80049e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80049e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80049e6:	4299      	cmp	r1, r3
 80049e8:	db05      	blt.n	80049f6 <_printf_float+0x1c2>
 80049ea:	6823      	ldr	r3, [r4, #0]
 80049ec:	6121      	str	r1, [r4, #16]
 80049ee:	07d8      	lsls	r0, r3, #31
 80049f0:	d5ea      	bpl.n	80049c8 <_printf_float+0x194>
 80049f2:	1c4b      	adds	r3, r1, #1
 80049f4:	e7e7      	b.n	80049c6 <_printf_float+0x192>
 80049f6:	2900      	cmp	r1, #0
 80049f8:	bfd4      	ite	le
 80049fa:	f1c1 0202 	rsble	r2, r1, #2
 80049fe:	2201      	movgt	r2, #1
 8004a00:	4413      	add	r3, r2
 8004a02:	e7e0      	b.n	80049c6 <_printf_float+0x192>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	055a      	lsls	r2, r3, #21
 8004a08:	d407      	bmi.n	8004a1a <_printf_float+0x1e6>
 8004a0a:	6923      	ldr	r3, [r4, #16]
 8004a0c:	4642      	mov	r2, r8
 8004a0e:	4631      	mov	r1, r6
 8004a10:	4628      	mov	r0, r5
 8004a12:	47b8      	blx	r7
 8004a14:	3001      	adds	r0, #1
 8004a16:	d12b      	bne.n	8004a70 <_printf_float+0x23c>
 8004a18:	e767      	b.n	80048ea <_printf_float+0xb6>
 8004a1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a1e:	f240 80dd 	bls.w	8004bdc <_printf_float+0x3a8>
 8004a22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a26:	2200      	movs	r2, #0
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f7fc f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	d033      	beq.n	8004a9a <_printf_float+0x266>
 8004a32:	4a37      	ldr	r2, [pc, #220]	@ (8004b10 <_printf_float+0x2dc>)
 8004a34:	2301      	movs	r3, #1
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	f43f af54 	beq.w	80048ea <_printf_float+0xb6>
 8004a42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004a46:	4543      	cmp	r3, r8
 8004a48:	db02      	blt.n	8004a50 <_printf_float+0x21c>
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	07d8      	lsls	r0, r3, #31
 8004a4e:	d50f      	bpl.n	8004a70 <_printf_float+0x23c>
 8004a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a54:	4631      	mov	r1, r6
 8004a56:	4628      	mov	r0, r5
 8004a58:	47b8      	blx	r7
 8004a5a:	3001      	adds	r0, #1
 8004a5c:	f43f af45 	beq.w	80048ea <_printf_float+0xb6>
 8004a60:	f04f 0900 	mov.w	r9, #0
 8004a64:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a68:	f104 0a1a 	add.w	sl, r4, #26
 8004a6c:	45c8      	cmp	r8, r9
 8004a6e:	dc09      	bgt.n	8004a84 <_printf_float+0x250>
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	079b      	lsls	r3, r3, #30
 8004a74:	f100 8103 	bmi.w	8004c7e <_printf_float+0x44a>
 8004a78:	68e0      	ldr	r0, [r4, #12]
 8004a7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a7c:	4298      	cmp	r0, r3
 8004a7e:	bfb8      	it	lt
 8004a80:	4618      	movlt	r0, r3
 8004a82:	e734      	b.n	80048ee <_printf_float+0xba>
 8004a84:	2301      	movs	r3, #1
 8004a86:	4652      	mov	r2, sl
 8004a88:	4631      	mov	r1, r6
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	47b8      	blx	r7
 8004a8e:	3001      	adds	r0, #1
 8004a90:	f43f af2b 	beq.w	80048ea <_printf_float+0xb6>
 8004a94:	f109 0901 	add.w	r9, r9, #1
 8004a98:	e7e8      	b.n	8004a6c <_printf_float+0x238>
 8004a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	dc39      	bgt.n	8004b14 <_printf_float+0x2e0>
 8004aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8004b10 <_printf_float+0x2dc>)
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	4631      	mov	r1, r6
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	47b8      	blx	r7
 8004aaa:	3001      	adds	r0, #1
 8004aac:	f43f af1d 	beq.w	80048ea <_printf_float+0xb6>
 8004ab0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004ab4:	ea59 0303 	orrs.w	r3, r9, r3
 8004ab8:	d102      	bne.n	8004ac0 <_printf_float+0x28c>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	07d9      	lsls	r1, r3, #31
 8004abe:	d5d7      	bpl.n	8004a70 <_printf_float+0x23c>
 8004ac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ac4:	4631      	mov	r1, r6
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	f43f af0d 	beq.w	80048ea <_printf_float+0xb6>
 8004ad0:	f04f 0a00 	mov.w	sl, #0
 8004ad4:	f104 0b1a 	add.w	fp, r4, #26
 8004ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ada:	425b      	negs	r3, r3
 8004adc:	4553      	cmp	r3, sl
 8004ade:	dc01      	bgt.n	8004ae4 <_printf_float+0x2b0>
 8004ae0:	464b      	mov	r3, r9
 8004ae2:	e793      	b.n	8004a0c <_printf_float+0x1d8>
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	465a      	mov	r2, fp
 8004ae8:	4631      	mov	r1, r6
 8004aea:	4628      	mov	r0, r5
 8004aec:	47b8      	blx	r7
 8004aee:	3001      	adds	r0, #1
 8004af0:	f43f aefb 	beq.w	80048ea <_printf_float+0xb6>
 8004af4:	f10a 0a01 	add.w	sl, sl, #1
 8004af8:	e7ee      	b.n	8004ad8 <_printf_float+0x2a4>
 8004afa:	bf00      	nop
 8004afc:	7fefffff 	.word	0x7fefffff
 8004b00:	08008e20 	.word	0x08008e20
 8004b04:	08008e24 	.word	0x08008e24
 8004b08:	08008e28 	.word	0x08008e28
 8004b0c:	08008e2c 	.word	0x08008e2c
 8004b10:	08008e30 	.word	0x08008e30
 8004b14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b1a:	4553      	cmp	r3, sl
 8004b1c:	bfa8      	it	ge
 8004b1e:	4653      	movge	r3, sl
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	4699      	mov	r9, r3
 8004b24:	dc36      	bgt.n	8004b94 <_printf_float+0x360>
 8004b26:	f04f 0b00 	mov.w	fp, #0
 8004b2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b2e:	f104 021a 	add.w	r2, r4, #26
 8004b32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b34:	9306      	str	r3, [sp, #24]
 8004b36:	eba3 0309 	sub.w	r3, r3, r9
 8004b3a:	455b      	cmp	r3, fp
 8004b3c:	dc31      	bgt.n	8004ba2 <_printf_float+0x36e>
 8004b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b40:	459a      	cmp	sl, r3
 8004b42:	dc3a      	bgt.n	8004bba <_printf_float+0x386>
 8004b44:	6823      	ldr	r3, [r4, #0]
 8004b46:	07da      	lsls	r2, r3, #31
 8004b48:	d437      	bmi.n	8004bba <_printf_float+0x386>
 8004b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b4c:	ebaa 0903 	sub.w	r9, sl, r3
 8004b50:	9b06      	ldr	r3, [sp, #24]
 8004b52:	ebaa 0303 	sub.w	r3, sl, r3
 8004b56:	4599      	cmp	r9, r3
 8004b58:	bfa8      	it	ge
 8004b5a:	4699      	movge	r9, r3
 8004b5c:	f1b9 0f00 	cmp.w	r9, #0
 8004b60:	dc33      	bgt.n	8004bca <_printf_float+0x396>
 8004b62:	f04f 0800 	mov.w	r8, #0
 8004b66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b6a:	f104 0b1a 	add.w	fp, r4, #26
 8004b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b70:	ebaa 0303 	sub.w	r3, sl, r3
 8004b74:	eba3 0309 	sub.w	r3, r3, r9
 8004b78:	4543      	cmp	r3, r8
 8004b7a:	f77f af79 	ble.w	8004a70 <_printf_float+0x23c>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	465a      	mov	r2, fp
 8004b82:	4631      	mov	r1, r6
 8004b84:	4628      	mov	r0, r5
 8004b86:	47b8      	blx	r7
 8004b88:	3001      	adds	r0, #1
 8004b8a:	f43f aeae 	beq.w	80048ea <_printf_float+0xb6>
 8004b8e:	f108 0801 	add.w	r8, r8, #1
 8004b92:	e7ec      	b.n	8004b6e <_printf_float+0x33a>
 8004b94:	4642      	mov	r2, r8
 8004b96:	4631      	mov	r1, r6
 8004b98:	4628      	mov	r0, r5
 8004b9a:	47b8      	blx	r7
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	d1c2      	bne.n	8004b26 <_printf_float+0x2f2>
 8004ba0:	e6a3      	b.n	80048ea <_printf_float+0xb6>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	4631      	mov	r1, r6
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	9206      	str	r2, [sp, #24]
 8004baa:	47b8      	blx	r7
 8004bac:	3001      	adds	r0, #1
 8004bae:	f43f ae9c 	beq.w	80048ea <_printf_float+0xb6>
 8004bb2:	9a06      	ldr	r2, [sp, #24]
 8004bb4:	f10b 0b01 	add.w	fp, fp, #1
 8004bb8:	e7bb      	b.n	8004b32 <_printf_float+0x2fe>
 8004bba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	d1c0      	bne.n	8004b4a <_printf_float+0x316>
 8004bc8:	e68f      	b.n	80048ea <_printf_float+0xb6>
 8004bca:	9a06      	ldr	r2, [sp, #24]
 8004bcc:	464b      	mov	r3, r9
 8004bce:	4442      	add	r2, r8
 8004bd0:	4631      	mov	r1, r6
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	47b8      	blx	r7
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d1c3      	bne.n	8004b62 <_printf_float+0x32e>
 8004bda:	e686      	b.n	80048ea <_printf_float+0xb6>
 8004bdc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004be0:	f1ba 0f01 	cmp.w	sl, #1
 8004be4:	dc01      	bgt.n	8004bea <_printf_float+0x3b6>
 8004be6:	07db      	lsls	r3, r3, #31
 8004be8:	d536      	bpl.n	8004c58 <_printf_float+0x424>
 8004bea:	2301      	movs	r3, #1
 8004bec:	4642      	mov	r2, r8
 8004bee:	4631      	mov	r1, r6
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	47b8      	blx	r7
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	f43f ae78 	beq.w	80048ea <_printf_float+0xb6>
 8004bfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bfe:	4631      	mov	r1, r6
 8004c00:	4628      	mov	r0, r5
 8004c02:	47b8      	blx	r7
 8004c04:	3001      	adds	r0, #1
 8004c06:	f43f ae70 	beq.w	80048ea <_printf_float+0xb6>
 8004c0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2300      	movs	r3, #0
 8004c12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c16:	f7fb ff57 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c1a:	b9c0      	cbnz	r0, 8004c4e <_printf_float+0x41a>
 8004c1c:	4653      	mov	r3, sl
 8004c1e:	f108 0201 	add.w	r2, r8, #1
 8004c22:	4631      	mov	r1, r6
 8004c24:	4628      	mov	r0, r5
 8004c26:	47b8      	blx	r7
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d10c      	bne.n	8004c46 <_printf_float+0x412>
 8004c2c:	e65d      	b.n	80048ea <_printf_float+0xb6>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	465a      	mov	r2, fp
 8004c32:	4631      	mov	r1, r6
 8004c34:	4628      	mov	r0, r5
 8004c36:	47b8      	blx	r7
 8004c38:	3001      	adds	r0, #1
 8004c3a:	f43f ae56 	beq.w	80048ea <_printf_float+0xb6>
 8004c3e:	f108 0801 	add.w	r8, r8, #1
 8004c42:	45d0      	cmp	r8, sl
 8004c44:	dbf3      	blt.n	8004c2e <_printf_float+0x3fa>
 8004c46:	464b      	mov	r3, r9
 8004c48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c4c:	e6df      	b.n	8004a0e <_printf_float+0x1da>
 8004c4e:	f04f 0800 	mov.w	r8, #0
 8004c52:	f104 0b1a 	add.w	fp, r4, #26
 8004c56:	e7f4      	b.n	8004c42 <_printf_float+0x40e>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	4642      	mov	r2, r8
 8004c5c:	e7e1      	b.n	8004c22 <_printf_float+0x3ee>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	464a      	mov	r2, r9
 8004c62:	4631      	mov	r1, r6
 8004c64:	4628      	mov	r0, r5
 8004c66:	47b8      	blx	r7
 8004c68:	3001      	adds	r0, #1
 8004c6a:	f43f ae3e 	beq.w	80048ea <_printf_float+0xb6>
 8004c6e:	f108 0801 	add.w	r8, r8, #1
 8004c72:	68e3      	ldr	r3, [r4, #12]
 8004c74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c76:	1a5b      	subs	r3, r3, r1
 8004c78:	4543      	cmp	r3, r8
 8004c7a:	dcf0      	bgt.n	8004c5e <_printf_float+0x42a>
 8004c7c:	e6fc      	b.n	8004a78 <_printf_float+0x244>
 8004c7e:	f04f 0800 	mov.w	r8, #0
 8004c82:	f104 0919 	add.w	r9, r4, #25
 8004c86:	e7f4      	b.n	8004c72 <_printf_float+0x43e>

08004c88 <_printf_common>:
 8004c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c8c:	4616      	mov	r6, r2
 8004c8e:	4698      	mov	r8, r3
 8004c90:	688a      	ldr	r2, [r1, #8]
 8004c92:	690b      	ldr	r3, [r1, #16]
 8004c94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	bfb8      	it	lt
 8004c9c:	4613      	movlt	r3, r2
 8004c9e:	6033      	str	r3, [r6, #0]
 8004ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ca4:	4607      	mov	r7, r0
 8004ca6:	460c      	mov	r4, r1
 8004ca8:	b10a      	cbz	r2, 8004cae <_printf_common+0x26>
 8004caa:	3301      	adds	r3, #1
 8004cac:	6033      	str	r3, [r6, #0]
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	0699      	lsls	r1, r3, #26
 8004cb2:	bf42      	ittt	mi
 8004cb4:	6833      	ldrmi	r3, [r6, #0]
 8004cb6:	3302      	addmi	r3, #2
 8004cb8:	6033      	strmi	r3, [r6, #0]
 8004cba:	6825      	ldr	r5, [r4, #0]
 8004cbc:	f015 0506 	ands.w	r5, r5, #6
 8004cc0:	d106      	bne.n	8004cd0 <_printf_common+0x48>
 8004cc2:	f104 0a19 	add.w	sl, r4, #25
 8004cc6:	68e3      	ldr	r3, [r4, #12]
 8004cc8:	6832      	ldr	r2, [r6, #0]
 8004cca:	1a9b      	subs	r3, r3, r2
 8004ccc:	42ab      	cmp	r3, r5
 8004cce:	dc26      	bgt.n	8004d1e <_printf_common+0x96>
 8004cd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004cd4:	6822      	ldr	r2, [r4, #0]
 8004cd6:	3b00      	subs	r3, #0
 8004cd8:	bf18      	it	ne
 8004cda:	2301      	movne	r3, #1
 8004cdc:	0692      	lsls	r2, r2, #26
 8004cde:	d42b      	bmi.n	8004d38 <_printf_common+0xb0>
 8004ce0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ce4:	4641      	mov	r1, r8
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	47c8      	blx	r9
 8004cea:	3001      	adds	r0, #1
 8004cec:	d01e      	beq.n	8004d2c <_printf_common+0xa4>
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	6922      	ldr	r2, [r4, #16]
 8004cf2:	f003 0306 	and.w	r3, r3, #6
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	bf02      	ittt	eq
 8004cfa:	68e5      	ldreq	r5, [r4, #12]
 8004cfc:	6833      	ldreq	r3, [r6, #0]
 8004cfe:	1aed      	subeq	r5, r5, r3
 8004d00:	68a3      	ldr	r3, [r4, #8]
 8004d02:	bf0c      	ite	eq
 8004d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d08:	2500      	movne	r5, #0
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	bfc4      	itt	gt
 8004d0e:	1a9b      	subgt	r3, r3, r2
 8004d10:	18ed      	addgt	r5, r5, r3
 8004d12:	2600      	movs	r6, #0
 8004d14:	341a      	adds	r4, #26
 8004d16:	42b5      	cmp	r5, r6
 8004d18:	d11a      	bne.n	8004d50 <_printf_common+0xc8>
 8004d1a:	2000      	movs	r0, #0
 8004d1c:	e008      	b.n	8004d30 <_printf_common+0xa8>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	4652      	mov	r2, sl
 8004d22:	4641      	mov	r1, r8
 8004d24:	4638      	mov	r0, r7
 8004d26:	47c8      	blx	r9
 8004d28:	3001      	adds	r0, #1
 8004d2a:	d103      	bne.n	8004d34 <_printf_common+0xac>
 8004d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d34:	3501      	adds	r5, #1
 8004d36:	e7c6      	b.n	8004cc6 <_printf_common+0x3e>
 8004d38:	18e1      	adds	r1, r4, r3
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	2030      	movs	r0, #48	@ 0x30
 8004d3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d42:	4422      	add	r2, r4
 8004d44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d4c:	3302      	adds	r3, #2
 8004d4e:	e7c7      	b.n	8004ce0 <_printf_common+0x58>
 8004d50:	2301      	movs	r3, #1
 8004d52:	4622      	mov	r2, r4
 8004d54:	4641      	mov	r1, r8
 8004d56:	4638      	mov	r0, r7
 8004d58:	47c8      	blx	r9
 8004d5a:	3001      	adds	r0, #1
 8004d5c:	d0e6      	beq.n	8004d2c <_printf_common+0xa4>
 8004d5e:	3601      	adds	r6, #1
 8004d60:	e7d9      	b.n	8004d16 <_printf_common+0x8e>
	...

08004d64 <_printf_i>:
 8004d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d68:	7e0f      	ldrb	r7, [r1, #24]
 8004d6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d6c:	2f78      	cmp	r7, #120	@ 0x78
 8004d6e:	4691      	mov	r9, r2
 8004d70:	4680      	mov	r8, r0
 8004d72:	460c      	mov	r4, r1
 8004d74:	469a      	mov	sl, r3
 8004d76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d7a:	d807      	bhi.n	8004d8c <_printf_i+0x28>
 8004d7c:	2f62      	cmp	r7, #98	@ 0x62
 8004d7e:	d80a      	bhi.n	8004d96 <_printf_i+0x32>
 8004d80:	2f00      	cmp	r7, #0
 8004d82:	f000 80d2 	beq.w	8004f2a <_printf_i+0x1c6>
 8004d86:	2f58      	cmp	r7, #88	@ 0x58
 8004d88:	f000 80b9 	beq.w	8004efe <_printf_i+0x19a>
 8004d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d94:	e03a      	b.n	8004e0c <_printf_i+0xa8>
 8004d96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d9a:	2b15      	cmp	r3, #21
 8004d9c:	d8f6      	bhi.n	8004d8c <_printf_i+0x28>
 8004d9e:	a101      	add	r1, pc, #4	@ (adr r1, 8004da4 <_printf_i+0x40>)
 8004da0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004da4:	08004dfd 	.word	0x08004dfd
 8004da8:	08004e11 	.word	0x08004e11
 8004dac:	08004d8d 	.word	0x08004d8d
 8004db0:	08004d8d 	.word	0x08004d8d
 8004db4:	08004d8d 	.word	0x08004d8d
 8004db8:	08004d8d 	.word	0x08004d8d
 8004dbc:	08004e11 	.word	0x08004e11
 8004dc0:	08004d8d 	.word	0x08004d8d
 8004dc4:	08004d8d 	.word	0x08004d8d
 8004dc8:	08004d8d 	.word	0x08004d8d
 8004dcc:	08004d8d 	.word	0x08004d8d
 8004dd0:	08004f11 	.word	0x08004f11
 8004dd4:	08004e3b 	.word	0x08004e3b
 8004dd8:	08004ecb 	.word	0x08004ecb
 8004ddc:	08004d8d 	.word	0x08004d8d
 8004de0:	08004d8d 	.word	0x08004d8d
 8004de4:	08004f33 	.word	0x08004f33
 8004de8:	08004d8d 	.word	0x08004d8d
 8004dec:	08004e3b 	.word	0x08004e3b
 8004df0:	08004d8d 	.word	0x08004d8d
 8004df4:	08004d8d 	.word	0x08004d8d
 8004df8:	08004ed3 	.word	0x08004ed3
 8004dfc:	6833      	ldr	r3, [r6, #0]
 8004dfe:	1d1a      	adds	r2, r3, #4
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6032      	str	r2, [r6, #0]
 8004e04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e09d      	b.n	8004f4c <_printf_i+0x1e8>
 8004e10:	6833      	ldr	r3, [r6, #0]
 8004e12:	6820      	ldr	r0, [r4, #0]
 8004e14:	1d19      	adds	r1, r3, #4
 8004e16:	6031      	str	r1, [r6, #0]
 8004e18:	0606      	lsls	r6, r0, #24
 8004e1a:	d501      	bpl.n	8004e20 <_printf_i+0xbc>
 8004e1c:	681d      	ldr	r5, [r3, #0]
 8004e1e:	e003      	b.n	8004e28 <_printf_i+0xc4>
 8004e20:	0645      	lsls	r5, r0, #25
 8004e22:	d5fb      	bpl.n	8004e1c <_printf_i+0xb8>
 8004e24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e28:	2d00      	cmp	r5, #0
 8004e2a:	da03      	bge.n	8004e34 <_printf_i+0xd0>
 8004e2c:	232d      	movs	r3, #45	@ 0x2d
 8004e2e:	426d      	negs	r5, r5
 8004e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e34:	4859      	ldr	r0, [pc, #356]	@ (8004f9c <_printf_i+0x238>)
 8004e36:	230a      	movs	r3, #10
 8004e38:	e011      	b.n	8004e5e <_printf_i+0xfa>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	6833      	ldr	r3, [r6, #0]
 8004e3e:	0608      	lsls	r0, r1, #24
 8004e40:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e44:	d402      	bmi.n	8004e4c <_printf_i+0xe8>
 8004e46:	0649      	lsls	r1, r1, #25
 8004e48:	bf48      	it	mi
 8004e4a:	b2ad      	uxthmi	r5, r5
 8004e4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e4e:	4853      	ldr	r0, [pc, #332]	@ (8004f9c <_printf_i+0x238>)
 8004e50:	6033      	str	r3, [r6, #0]
 8004e52:	bf14      	ite	ne
 8004e54:	230a      	movne	r3, #10
 8004e56:	2308      	moveq	r3, #8
 8004e58:	2100      	movs	r1, #0
 8004e5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e5e:	6866      	ldr	r6, [r4, #4]
 8004e60:	60a6      	str	r6, [r4, #8]
 8004e62:	2e00      	cmp	r6, #0
 8004e64:	bfa2      	ittt	ge
 8004e66:	6821      	ldrge	r1, [r4, #0]
 8004e68:	f021 0104 	bicge.w	r1, r1, #4
 8004e6c:	6021      	strge	r1, [r4, #0]
 8004e6e:	b90d      	cbnz	r5, 8004e74 <_printf_i+0x110>
 8004e70:	2e00      	cmp	r6, #0
 8004e72:	d04b      	beq.n	8004f0c <_printf_i+0x1a8>
 8004e74:	4616      	mov	r6, r2
 8004e76:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e7a:	fb03 5711 	mls	r7, r3, r1, r5
 8004e7e:	5dc7      	ldrb	r7, [r0, r7]
 8004e80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e84:	462f      	mov	r7, r5
 8004e86:	42bb      	cmp	r3, r7
 8004e88:	460d      	mov	r5, r1
 8004e8a:	d9f4      	bls.n	8004e76 <_printf_i+0x112>
 8004e8c:	2b08      	cmp	r3, #8
 8004e8e:	d10b      	bne.n	8004ea8 <_printf_i+0x144>
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	07df      	lsls	r7, r3, #31
 8004e94:	d508      	bpl.n	8004ea8 <_printf_i+0x144>
 8004e96:	6923      	ldr	r3, [r4, #16]
 8004e98:	6861      	ldr	r1, [r4, #4]
 8004e9a:	4299      	cmp	r1, r3
 8004e9c:	bfde      	ittt	le
 8004e9e:	2330      	movle	r3, #48	@ 0x30
 8004ea0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ea4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ea8:	1b92      	subs	r2, r2, r6
 8004eaa:	6122      	str	r2, [r4, #16]
 8004eac:	f8cd a000 	str.w	sl, [sp]
 8004eb0:	464b      	mov	r3, r9
 8004eb2:	aa03      	add	r2, sp, #12
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	4640      	mov	r0, r8
 8004eb8:	f7ff fee6 	bl	8004c88 <_printf_common>
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	d14a      	bne.n	8004f56 <_printf_i+0x1f2>
 8004ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec4:	b004      	add	sp, #16
 8004ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eca:	6823      	ldr	r3, [r4, #0]
 8004ecc:	f043 0320 	orr.w	r3, r3, #32
 8004ed0:	6023      	str	r3, [r4, #0]
 8004ed2:	4833      	ldr	r0, [pc, #204]	@ (8004fa0 <_printf_i+0x23c>)
 8004ed4:	2778      	movs	r7, #120	@ 0x78
 8004ed6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	6831      	ldr	r1, [r6, #0]
 8004ede:	061f      	lsls	r7, r3, #24
 8004ee0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ee4:	d402      	bmi.n	8004eec <_printf_i+0x188>
 8004ee6:	065f      	lsls	r7, r3, #25
 8004ee8:	bf48      	it	mi
 8004eea:	b2ad      	uxthmi	r5, r5
 8004eec:	6031      	str	r1, [r6, #0]
 8004eee:	07d9      	lsls	r1, r3, #31
 8004ef0:	bf44      	itt	mi
 8004ef2:	f043 0320 	orrmi.w	r3, r3, #32
 8004ef6:	6023      	strmi	r3, [r4, #0]
 8004ef8:	b11d      	cbz	r5, 8004f02 <_printf_i+0x19e>
 8004efa:	2310      	movs	r3, #16
 8004efc:	e7ac      	b.n	8004e58 <_printf_i+0xf4>
 8004efe:	4827      	ldr	r0, [pc, #156]	@ (8004f9c <_printf_i+0x238>)
 8004f00:	e7e9      	b.n	8004ed6 <_printf_i+0x172>
 8004f02:	6823      	ldr	r3, [r4, #0]
 8004f04:	f023 0320 	bic.w	r3, r3, #32
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	e7f6      	b.n	8004efa <_printf_i+0x196>
 8004f0c:	4616      	mov	r6, r2
 8004f0e:	e7bd      	b.n	8004e8c <_printf_i+0x128>
 8004f10:	6833      	ldr	r3, [r6, #0]
 8004f12:	6825      	ldr	r5, [r4, #0]
 8004f14:	6961      	ldr	r1, [r4, #20]
 8004f16:	1d18      	adds	r0, r3, #4
 8004f18:	6030      	str	r0, [r6, #0]
 8004f1a:	062e      	lsls	r6, r5, #24
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	d501      	bpl.n	8004f24 <_printf_i+0x1c0>
 8004f20:	6019      	str	r1, [r3, #0]
 8004f22:	e002      	b.n	8004f2a <_printf_i+0x1c6>
 8004f24:	0668      	lsls	r0, r5, #25
 8004f26:	d5fb      	bpl.n	8004f20 <_printf_i+0x1bc>
 8004f28:	8019      	strh	r1, [r3, #0]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	6123      	str	r3, [r4, #16]
 8004f2e:	4616      	mov	r6, r2
 8004f30:	e7bc      	b.n	8004eac <_printf_i+0x148>
 8004f32:	6833      	ldr	r3, [r6, #0]
 8004f34:	1d1a      	adds	r2, r3, #4
 8004f36:	6032      	str	r2, [r6, #0]
 8004f38:	681e      	ldr	r6, [r3, #0]
 8004f3a:	6862      	ldr	r2, [r4, #4]
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4630      	mov	r0, r6
 8004f40:	f7fb f946 	bl	80001d0 <memchr>
 8004f44:	b108      	cbz	r0, 8004f4a <_printf_i+0x1e6>
 8004f46:	1b80      	subs	r0, r0, r6
 8004f48:	6060      	str	r0, [r4, #4]
 8004f4a:	6863      	ldr	r3, [r4, #4]
 8004f4c:	6123      	str	r3, [r4, #16]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f54:	e7aa      	b.n	8004eac <_printf_i+0x148>
 8004f56:	6923      	ldr	r3, [r4, #16]
 8004f58:	4632      	mov	r2, r6
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	4640      	mov	r0, r8
 8004f5e:	47d0      	blx	sl
 8004f60:	3001      	adds	r0, #1
 8004f62:	d0ad      	beq.n	8004ec0 <_printf_i+0x15c>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	079b      	lsls	r3, r3, #30
 8004f68:	d413      	bmi.n	8004f92 <_printf_i+0x22e>
 8004f6a:	68e0      	ldr	r0, [r4, #12]
 8004f6c:	9b03      	ldr	r3, [sp, #12]
 8004f6e:	4298      	cmp	r0, r3
 8004f70:	bfb8      	it	lt
 8004f72:	4618      	movlt	r0, r3
 8004f74:	e7a6      	b.n	8004ec4 <_printf_i+0x160>
 8004f76:	2301      	movs	r3, #1
 8004f78:	4632      	mov	r2, r6
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	4640      	mov	r0, r8
 8004f7e:	47d0      	blx	sl
 8004f80:	3001      	adds	r0, #1
 8004f82:	d09d      	beq.n	8004ec0 <_printf_i+0x15c>
 8004f84:	3501      	adds	r5, #1
 8004f86:	68e3      	ldr	r3, [r4, #12]
 8004f88:	9903      	ldr	r1, [sp, #12]
 8004f8a:	1a5b      	subs	r3, r3, r1
 8004f8c:	42ab      	cmp	r3, r5
 8004f8e:	dcf2      	bgt.n	8004f76 <_printf_i+0x212>
 8004f90:	e7eb      	b.n	8004f6a <_printf_i+0x206>
 8004f92:	2500      	movs	r5, #0
 8004f94:	f104 0619 	add.w	r6, r4, #25
 8004f98:	e7f5      	b.n	8004f86 <_printf_i+0x222>
 8004f9a:	bf00      	nop
 8004f9c:	08008e32 	.word	0x08008e32
 8004fa0:	08008e43 	.word	0x08008e43

08004fa4 <_scanf_float>:
 8004fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa8:	b087      	sub	sp, #28
 8004faa:	4617      	mov	r7, r2
 8004fac:	9303      	str	r3, [sp, #12]
 8004fae:	688b      	ldr	r3, [r1, #8]
 8004fb0:	1e5a      	subs	r2, r3, #1
 8004fb2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004fb6:	bf81      	itttt	hi
 8004fb8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004fbc:	eb03 0b05 	addhi.w	fp, r3, r5
 8004fc0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004fc4:	608b      	strhi	r3, [r1, #8]
 8004fc6:	680b      	ldr	r3, [r1, #0]
 8004fc8:	460a      	mov	r2, r1
 8004fca:	f04f 0500 	mov.w	r5, #0
 8004fce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004fd2:	f842 3b1c 	str.w	r3, [r2], #28
 8004fd6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004fda:	4680      	mov	r8, r0
 8004fdc:	460c      	mov	r4, r1
 8004fde:	bf98      	it	ls
 8004fe0:	f04f 0b00 	movls.w	fp, #0
 8004fe4:	9201      	str	r2, [sp, #4]
 8004fe6:	4616      	mov	r6, r2
 8004fe8:	46aa      	mov	sl, r5
 8004fea:	46a9      	mov	r9, r5
 8004fec:	9502      	str	r5, [sp, #8]
 8004fee:	68a2      	ldr	r2, [r4, #8]
 8004ff0:	b152      	cbz	r2, 8005008 <_scanf_float+0x64>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b4e      	cmp	r3, #78	@ 0x4e
 8004ff8:	d864      	bhi.n	80050c4 <_scanf_float+0x120>
 8004ffa:	2b40      	cmp	r3, #64	@ 0x40
 8004ffc:	d83c      	bhi.n	8005078 <_scanf_float+0xd4>
 8004ffe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005002:	b2c8      	uxtb	r0, r1
 8005004:	280e      	cmp	r0, #14
 8005006:	d93a      	bls.n	800507e <_scanf_float+0xda>
 8005008:	f1b9 0f00 	cmp.w	r9, #0
 800500c:	d003      	beq.n	8005016 <_scanf_float+0x72>
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800501a:	f1ba 0f01 	cmp.w	sl, #1
 800501e:	f200 8117 	bhi.w	8005250 <_scanf_float+0x2ac>
 8005022:	9b01      	ldr	r3, [sp, #4]
 8005024:	429e      	cmp	r6, r3
 8005026:	f200 8108 	bhi.w	800523a <_scanf_float+0x296>
 800502a:	2001      	movs	r0, #1
 800502c:	b007      	add	sp, #28
 800502e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005032:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005036:	2a0d      	cmp	r2, #13
 8005038:	d8e6      	bhi.n	8005008 <_scanf_float+0x64>
 800503a:	a101      	add	r1, pc, #4	@ (adr r1, 8005040 <_scanf_float+0x9c>)
 800503c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005040:	08005187 	.word	0x08005187
 8005044:	08005009 	.word	0x08005009
 8005048:	08005009 	.word	0x08005009
 800504c:	08005009 	.word	0x08005009
 8005050:	080051e7 	.word	0x080051e7
 8005054:	080051bf 	.word	0x080051bf
 8005058:	08005009 	.word	0x08005009
 800505c:	08005009 	.word	0x08005009
 8005060:	08005195 	.word	0x08005195
 8005064:	08005009 	.word	0x08005009
 8005068:	08005009 	.word	0x08005009
 800506c:	08005009 	.word	0x08005009
 8005070:	08005009 	.word	0x08005009
 8005074:	0800514d 	.word	0x0800514d
 8005078:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800507c:	e7db      	b.n	8005036 <_scanf_float+0x92>
 800507e:	290e      	cmp	r1, #14
 8005080:	d8c2      	bhi.n	8005008 <_scanf_float+0x64>
 8005082:	a001      	add	r0, pc, #4	@ (adr r0, 8005088 <_scanf_float+0xe4>)
 8005084:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005088:	0800513d 	.word	0x0800513d
 800508c:	08005009 	.word	0x08005009
 8005090:	0800513d 	.word	0x0800513d
 8005094:	080051d3 	.word	0x080051d3
 8005098:	08005009 	.word	0x08005009
 800509c:	080050e5 	.word	0x080050e5
 80050a0:	08005123 	.word	0x08005123
 80050a4:	08005123 	.word	0x08005123
 80050a8:	08005123 	.word	0x08005123
 80050ac:	08005123 	.word	0x08005123
 80050b0:	08005123 	.word	0x08005123
 80050b4:	08005123 	.word	0x08005123
 80050b8:	08005123 	.word	0x08005123
 80050bc:	08005123 	.word	0x08005123
 80050c0:	08005123 	.word	0x08005123
 80050c4:	2b6e      	cmp	r3, #110	@ 0x6e
 80050c6:	d809      	bhi.n	80050dc <_scanf_float+0x138>
 80050c8:	2b60      	cmp	r3, #96	@ 0x60
 80050ca:	d8b2      	bhi.n	8005032 <_scanf_float+0x8e>
 80050cc:	2b54      	cmp	r3, #84	@ 0x54
 80050ce:	d07b      	beq.n	80051c8 <_scanf_float+0x224>
 80050d0:	2b59      	cmp	r3, #89	@ 0x59
 80050d2:	d199      	bne.n	8005008 <_scanf_float+0x64>
 80050d4:	2d07      	cmp	r5, #7
 80050d6:	d197      	bne.n	8005008 <_scanf_float+0x64>
 80050d8:	2508      	movs	r5, #8
 80050da:	e02c      	b.n	8005136 <_scanf_float+0x192>
 80050dc:	2b74      	cmp	r3, #116	@ 0x74
 80050de:	d073      	beq.n	80051c8 <_scanf_float+0x224>
 80050e0:	2b79      	cmp	r3, #121	@ 0x79
 80050e2:	e7f6      	b.n	80050d2 <_scanf_float+0x12e>
 80050e4:	6821      	ldr	r1, [r4, #0]
 80050e6:	05c8      	lsls	r0, r1, #23
 80050e8:	d51b      	bpl.n	8005122 <_scanf_float+0x17e>
 80050ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80050ee:	6021      	str	r1, [r4, #0]
 80050f0:	f109 0901 	add.w	r9, r9, #1
 80050f4:	f1bb 0f00 	cmp.w	fp, #0
 80050f8:	d003      	beq.n	8005102 <_scanf_float+0x15e>
 80050fa:	3201      	adds	r2, #1
 80050fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005100:	60a2      	str	r2, [r4, #8]
 8005102:	68a3      	ldr	r3, [r4, #8]
 8005104:	3b01      	subs	r3, #1
 8005106:	60a3      	str	r3, [r4, #8]
 8005108:	6923      	ldr	r3, [r4, #16]
 800510a:	3301      	adds	r3, #1
 800510c:	6123      	str	r3, [r4, #16]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3b01      	subs	r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	607b      	str	r3, [r7, #4]
 8005116:	f340 8087 	ble.w	8005228 <_scanf_float+0x284>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	3301      	adds	r3, #1
 800511e:	603b      	str	r3, [r7, #0]
 8005120:	e765      	b.n	8004fee <_scanf_float+0x4a>
 8005122:	eb1a 0105 	adds.w	r1, sl, r5
 8005126:	f47f af6f 	bne.w	8005008 <_scanf_float+0x64>
 800512a:	6822      	ldr	r2, [r4, #0]
 800512c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005130:	6022      	str	r2, [r4, #0]
 8005132:	460d      	mov	r5, r1
 8005134:	468a      	mov	sl, r1
 8005136:	f806 3b01 	strb.w	r3, [r6], #1
 800513a:	e7e2      	b.n	8005102 <_scanf_float+0x15e>
 800513c:	6822      	ldr	r2, [r4, #0]
 800513e:	0610      	lsls	r0, r2, #24
 8005140:	f57f af62 	bpl.w	8005008 <_scanf_float+0x64>
 8005144:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005148:	6022      	str	r2, [r4, #0]
 800514a:	e7f4      	b.n	8005136 <_scanf_float+0x192>
 800514c:	f1ba 0f00 	cmp.w	sl, #0
 8005150:	d10e      	bne.n	8005170 <_scanf_float+0x1cc>
 8005152:	f1b9 0f00 	cmp.w	r9, #0
 8005156:	d10e      	bne.n	8005176 <_scanf_float+0x1d2>
 8005158:	6822      	ldr	r2, [r4, #0]
 800515a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800515e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005162:	d108      	bne.n	8005176 <_scanf_float+0x1d2>
 8005164:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005168:	6022      	str	r2, [r4, #0]
 800516a:	f04f 0a01 	mov.w	sl, #1
 800516e:	e7e2      	b.n	8005136 <_scanf_float+0x192>
 8005170:	f1ba 0f02 	cmp.w	sl, #2
 8005174:	d055      	beq.n	8005222 <_scanf_float+0x27e>
 8005176:	2d01      	cmp	r5, #1
 8005178:	d002      	beq.n	8005180 <_scanf_float+0x1dc>
 800517a:	2d04      	cmp	r5, #4
 800517c:	f47f af44 	bne.w	8005008 <_scanf_float+0x64>
 8005180:	3501      	adds	r5, #1
 8005182:	b2ed      	uxtb	r5, r5
 8005184:	e7d7      	b.n	8005136 <_scanf_float+0x192>
 8005186:	f1ba 0f01 	cmp.w	sl, #1
 800518a:	f47f af3d 	bne.w	8005008 <_scanf_float+0x64>
 800518e:	f04f 0a02 	mov.w	sl, #2
 8005192:	e7d0      	b.n	8005136 <_scanf_float+0x192>
 8005194:	b97d      	cbnz	r5, 80051b6 <_scanf_float+0x212>
 8005196:	f1b9 0f00 	cmp.w	r9, #0
 800519a:	f47f af38 	bne.w	800500e <_scanf_float+0x6a>
 800519e:	6822      	ldr	r2, [r4, #0]
 80051a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80051a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80051a8:	f040 8108 	bne.w	80053bc <_scanf_float+0x418>
 80051ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051b0:	6022      	str	r2, [r4, #0]
 80051b2:	2501      	movs	r5, #1
 80051b4:	e7bf      	b.n	8005136 <_scanf_float+0x192>
 80051b6:	2d03      	cmp	r5, #3
 80051b8:	d0e2      	beq.n	8005180 <_scanf_float+0x1dc>
 80051ba:	2d05      	cmp	r5, #5
 80051bc:	e7de      	b.n	800517c <_scanf_float+0x1d8>
 80051be:	2d02      	cmp	r5, #2
 80051c0:	f47f af22 	bne.w	8005008 <_scanf_float+0x64>
 80051c4:	2503      	movs	r5, #3
 80051c6:	e7b6      	b.n	8005136 <_scanf_float+0x192>
 80051c8:	2d06      	cmp	r5, #6
 80051ca:	f47f af1d 	bne.w	8005008 <_scanf_float+0x64>
 80051ce:	2507      	movs	r5, #7
 80051d0:	e7b1      	b.n	8005136 <_scanf_float+0x192>
 80051d2:	6822      	ldr	r2, [r4, #0]
 80051d4:	0591      	lsls	r1, r2, #22
 80051d6:	f57f af17 	bpl.w	8005008 <_scanf_float+0x64>
 80051da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80051de:	6022      	str	r2, [r4, #0]
 80051e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80051e4:	e7a7      	b.n	8005136 <_scanf_float+0x192>
 80051e6:	6822      	ldr	r2, [r4, #0]
 80051e8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80051ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80051f0:	d006      	beq.n	8005200 <_scanf_float+0x25c>
 80051f2:	0550      	lsls	r0, r2, #21
 80051f4:	f57f af08 	bpl.w	8005008 <_scanf_float+0x64>
 80051f8:	f1b9 0f00 	cmp.w	r9, #0
 80051fc:	f000 80de 	beq.w	80053bc <_scanf_float+0x418>
 8005200:	0591      	lsls	r1, r2, #22
 8005202:	bf58      	it	pl
 8005204:	9902      	ldrpl	r1, [sp, #8]
 8005206:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800520a:	bf58      	it	pl
 800520c:	eba9 0101 	subpl.w	r1, r9, r1
 8005210:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005214:	bf58      	it	pl
 8005216:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800521a:	6022      	str	r2, [r4, #0]
 800521c:	f04f 0900 	mov.w	r9, #0
 8005220:	e789      	b.n	8005136 <_scanf_float+0x192>
 8005222:	f04f 0a03 	mov.w	sl, #3
 8005226:	e786      	b.n	8005136 <_scanf_float+0x192>
 8005228:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800522c:	4639      	mov	r1, r7
 800522e:	4640      	mov	r0, r8
 8005230:	4798      	blx	r3
 8005232:	2800      	cmp	r0, #0
 8005234:	f43f aedb 	beq.w	8004fee <_scanf_float+0x4a>
 8005238:	e6e6      	b.n	8005008 <_scanf_float+0x64>
 800523a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800523e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005242:	463a      	mov	r2, r7
 8005244:	4640      	mov	r0, r8
 8005246:	4798      	blx	r3
 8005248:	6923      	ldr	r3, [r4, #16]
 800524a:	3b01      	subs	r3, #1
 800524c:	6123      	str	r3, [r4, #16]
 800524e:	e6e8      	b.n	8005022 <_scanf_float+0x7e>
 8005250:	1e6b      	subs	r3, r5, #1
 8005252:	2b06      	cmp	r3, #6
 8005254:	d824      	bhi.n	80052a0 <_scanf_float+0x2fc>
 8005256:	2d02      	cmp	r5, #2
 8005258:	d836      	bhi.n	80052c8 <_scanf_float+0x324>
 800525a:	9b01      	ldr	r3, [sp, #4]
 800525c:	429e      	cmp	r6, r3
 800525e:	f67f aee4 	bls.w	800502a <_scanf_float+0x86>
 8005262:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005266:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800526a:	463a      	mov	r2, r7
 800526c:	4640      	mov	r0, r8
 800526e:	4798      	blx	r3
 8005270:	6923      	ldr	r3, [r4, #16]
 8005272:	3b01      	subs	r3, #1
 8005274:	6123      	str	r3, [r4, #16]
 8005276:	e7f0      	b.n	800525a <_scanf_float+0x2b6>
 8005278:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800527c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005280:	463a      	mov	r2, r7
 8005282:	4640      	mov	r0, r8
 8005284:	4798      	blx	r3
 8005286:	6923      	ldr	r3, [r4, #16]
 8005288:	3b01      	subs	r3, #1
 800528a:	6123      	str	r3, [r4, #16]
 800528c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005290:	fa5f fa8a 	uxtb.w	sl, sl
 8005294:	f1ba 0f02 	cmp.w	sl, #2
 8005298:	d1ee      	bne.n	8005278 <_scanf_float+0x2d4>
 800529a:	3d03      	subs	r5, #3
 800529c:	b2ed      	uxtb	r5, r5
 800529e:	1b76      	subs	r6, r6, r5
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	05da      	lsls	r2, r3, #23
 80052a4:	d530      	bpl.n	8005308 <_scanf_float+0x364>
 80052a6:	055b      	lsls	r3, r3, #21
 80052a8:	d511      	bpl.n	80052ce <_scanf_float+0x32a>
 80052aa:	9b01      	ldr	r3, [sp, #4]
 80052ac:	429e      	cmp	r6, r3
 80052ae:	f67f aebc 	bls.w	800502a <_scanf_float+0x86>
 80052b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052ba:	463a      	mov	r2, r7
 80052bc:	4640      	mov	r0, r8
 80052be:	4798      	blx	r3
 80052c0:	6923      	ldr	r3, [r4, #16]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	6123      	str	r3, [r4, #16]
 80052c6:	e7f0      	b.n	80052aa <_scanf_float+0x306>
 80052c8:	46aa      	mov	sl, r5
 80052ca:	46b3      	mov	fp, r6
 80052cc:	e7de      	b.n	800528c <_scanf_float+0x2e8>
 80052ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80052d2:	6923      	ldr	r3, [r4, #16]
 80052d4:	2965      	cmp	r1, #101	@ 0x65
 80052d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80052da:	f106 35ff 	add.w	r5, r6, #4294967295
 80052de:	6123      	str	r3, [r4, #16]
 80052e0:	d00c      	beq.n	80052fc <_scanf_float+0x358>
 80052e2:	2945      	cmp	r1, #69	@ 0x45
 80052e4:	d00a      	beq.n	80052fc <_scanf_float+0x358>
 80052e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052ea:	463a      	mov	r2, r7
 80052ec:	4640      	mov	r0, r8
 80052ee:	4798      	blx	r3
 80052f0:	6923      	ldr	r3, [r4, #16]
 80052f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	1eb5      	subs	r5, r6, #2
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005300:	463a      	mov	r2, r7
 8005302:	4640      	mov	r0, r8
 8005304:	4798      	blx	r3
 8005306:	462e      	mov	r6, r5
 8005308:	6822      	ldr	r2, [r4, #0]
 800530a:	f012 0210 	ands.w	r2, r2, #16
 800530e:	d001      	beq.n	8005314 <_scanf_float+0x370>
 8005310:	2000      	movs	r0, #0
 8005312:	e68b      	b.n	800502c <_scanf_float+0x88>
 8005314:	7032      	strb	r2, [r6, #0]
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800531c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005320:	d11c      	bne.n	800535c <_scanf_float+0x3b8>
 8005322:	9b02      	ldr	r3, [sp, #8]
 8005324:	454b      	cmp	r3, r9
 8005326:	eba3 0209 	sub.w	r2, r3, r9
 800532a:	d123      	bne.n	8005374 <_scanf_float+0x3d0>
 800532c:	9901      	ldr	r1, [sp, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	4640      	mov	r0, r8
 8005332:	f002 fbf9 	bl	8007b28 <_strtod_r>
 8005336:	9b03      	ldr	r3, [sp, #12]
 8005338:	6821      	ldr	r1, [r4, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f011 0f02 	tst.w	r1, #2
 8005340:	ec57 6b10 	vmov	r6, r7, d0
 8005344:	f103 0204 	add.w	r2, r3, #4
 8005348:	d01f      	beq.n	800538a <_scanf_float+0x3e6>
 800534a:	9903      	ldr	r1, [sp, #12]
 800534c:	600a      	str	r2, [r1, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	e9c3 6700 	strd	r6, r7, [r3]
 8005354:	68e3      	ldr	r3, [r4, #12]
 8005356:	3301      	adds	r3, #1
 8005358:	60e3      	str	r3, [r4, #12]
 800535a:	e7d9      	b.n	8005310 <_scanf_float+0x36c>
 800535c:	9b04      	ldr	r3, [sp, #16]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0e4      	beq.n	800532c <_scanf_float+0x388>
 8005362:	9905      	ldr	r1, [sp, #20]
 8005364:	230a      	movs	r3, #10
 8005366:	3101      	adds	r1, #1
 8005368:	4640      	mov	r0, r8
 800536a:	f002 fc5d 	bl	8007c28 <_strtol_r>
 800536e:	9b04      	ldr	r3, [sp, #16]
 8005370:	9e05      	ldr	r6, [sp, #20]
 8005372:	1ac2      	subs	r2, r0, r3
 8005374:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005378:	429e      	cmp	r6, r3
 800537a:	bf28      	it	cs
 800537c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005380:	4910      	ldr	r1, [pc, #64]	@ (80053c4 <_scanf_float+0x420>)
 8005382:	4630      	mov	r0, r6
 8005384:	f000 f8e4 	bl	8005550 <siprintf>
 8005388:	e7d0      	b.n	800532c <_scanf_float+0x388>
 800538a:	f011 0f04 	tst.w	r1, #4
 800538e:	9903      	ldr	r1, [sp, #12]
 8005390:	600a      	str	r2, [r1, #0]
 8005392:	d1dc      	bne.n	800534e <_scanf_float+0x3aa>
 8005394:	681d      	ldr	r5, [r3, #0]
 8005396:	4632      	mov	r2, r6
 8005398:	463b      	mov	r3, r7
 800539a:	4630      	mov	r0, r6
 800539c:	4639      	mov	r1, r7
 800539e:	f7fb fbc5 	bl	8000b2c <__aeabi_dcmpun>
 80053a2:	b128      	cbz	r0, 80053b0 <_scanf_float+0x40c>
 80053a4:	4808      	ldr	r0, [pc, #32]	@ (80053c8 <_scanf_float+0x424>)
 80053a6:	f000 f9b7 	bl	8005718 <nanf>
 80053aa:	ed85 0a00 	vstr	s0, [r5]
 80053ae:	e7d1      	b.n	8005354 <_scanf_float+0x3b0>
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fb fc18 	bl	8000be8 <__aeabi_d2f>
 80053b8:	6028      	str	r0, [r5, #0]
 80053ba:	e7cb      	b.n	8005354 <_scanf_float+0x3b0>
 80053bc:	f04f 0900 	mov.w	r9, #0
 80053c0:	e629      	b.n	8005016 <_scanf_float+0x72>
 80053c2:	bf00      	nop
 80053c4:	08008e54 	.word	0x08008e54
 80053c8:	080091ed 	.word	0x080091ed

080053cc <std>:
 80053cc:	2300      	movs	r3, #0
 80053ce:	b510      	push	{r4, lr}
 80053d0:	4604      	mov	r4, r0
 80053d2:	e9c0 3300 	strd	r3, r3, [r0]
 80053d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053da:	6083      	str	r3, [r0, #8]
 80053dc:	8181      	strh	r1, [r0, #12]
 80053de:	6643      	str	r3, [r0, #100]	@ 0x64
 80053e0:	81c2      	strh	r2, [r0, #14]
 80053e2:	6183      	str	r3, [r0, #24]
 80053e4:	4619      	mov	r1, r3
 80053e6:	2208      	movs	r2, #8
 80053e8:	305c      	adds	r0, #92	@ 0x5c
 80053ea:	f000 f914 	bl	8005616 <memset>
 80053ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005424 <std+0x58>)
 80053f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80053f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005428 <std+0x5c>)
 80053f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053f6:	4b0d      	ldr	r3, [pc, #52]	@ (800542c <std+0x60>)
 80053f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005430 <std+0x64>)
 80053fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80053fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005434 <std+0x68>)
 8005400:	6224      	str	r4, [r4, #32]
 8005402:	429c      	cmp	r4, r3
 8005404:	d006      	beq.n	8005414 <std+0x48>
 8005406:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800540a:	4294      	cmp	r4, r2
 800540c:	d002      	beq.n	8005414 <std+0x48>
 800540e:	33d0      	adds	r3, #208	@ 0xd0
 8005410:	429c      	cmp	r4, r3
 8005412:	d105      	bne.n	8005420 <std+0x54>
 8005414:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800541c:	f000 b978 	b.w	8005710 <__retarget_lock_init_recursive>
 8005420:	bd10      	pop	{r4, pc}
 8005422:	bf00      	nop
 8005424:	08005591 	.word	0x08005591
 8005428:	080055b3 	.word	0x080055b3
 800542c:	080055eb 	.word	0x080055eb
 8005430:	0800560f 	.word	0x0800560f
 8005434:	2000031c 	.word	0x2000031c

08005438 <stdio_exit_handler>:
 8005438:	4a02      	ldr	r2, [pc, #8]	@ (8005444 <stdio_exit_handler+0xc>)
 800543a:	4903      	ldr	r1, [pc, #12]	@ (8005448 <stdio_exit_handler+0x10>)
 800543c:	4803      	ldr	r0, [pc, #12]	@ (800544c <stdio_exit_handler+0x14>)
 800543e:	f000 b869 	b.w	8005514 <_fwalk_sglue>
 8005442:	bf00      	nop
 8005444:	2000000c 	.word	0x2000000c
 8005448:	08007fe5 	.word	0x08007fe5
 800544c:	2000001c 	.word	0x2000001c

08005450 <cleanup_stdio>:
 8005450:	6841      	ldr	r1, [r0, #4]
 8005452:	4b0c      	ldr	r3, [pc, #48]	@ (8005484 <cleanup_stdio+0x34>)
 8005454:	4299      	cmp	r1, r3
 8005456:	b510      	push	{r4, lr}
 8005458:	4604      	mov	r4, r0
 800545a:	d001      	beq.n	8005460 <cleanup_stdio+0x10>
 800545c:	f002 fdc2 	bl	8007fe4 <_fflush_r>
 8005460:	68a1      	ldr	r1, [r4, #8]
 8005462:	4b09      	ldr	r3, [pc, #36]	@ (8005488 <cleanup_stdio+0x38>)
 8005464:	4299      	cmp	r1, r3
 8005466:	d002      	beq.n	800546e <cleanup_stdio+0x1e>
 8005468:	4620      	mov	r0, r4
 800546a:	f002 fdbb 	bl	8007fe4 <_fflush_r>
 800546e:	68e1      	ldr	r1, [r4, #12]
 8005470:	4b06      	ldr	r3, [pc, #24]	@ (800548c <cleanup_stdio+0x3c>)
 8005472:	4299      	cmp	r1, r3
 8005474:	d004      	beq.n	8005480 <cleanup_stdio+0x30>
 8005476:	4620      	mov	r0, r4
 8005478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800547c:	f002 bdb2 	b.w	8007fe4 <_fflush_r>
 8005480:	bd10      	pop	{r4, pc}
 8005482:	bf00      	nop
 8005484:	2000031c 	.word	0x2000031c
 8005488:	20000384 	.word	0x20000384
 800548c:	200003ec 	.word	0x200003ec

08005490 <global_stdio_init.part.0>:
 8005490:	b510      	push	{r4, lr}
 8005492:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <global_stdio_init.part.0+0x30>)
 8005494:	4c0b      	ldr	r4, [pc, #44]	@ (80054c4 <global_stdio_init.part.0+0x34>)
 8005496:	4a0c      	ldr	r2, [pc, #48]	@ (80054c8 <global_stdio_init.part.0+0x38>)
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	4620      	mov	r0, r4
 800549c:	2200      	movs	r2, #0
 800549e:	2104      	movs	r1, #4
 80054a0:	f7ff ff94 	bl	80053cc <std>
 80054a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054a8:	2201      	movs	r2, #1
 80054aa:	2109      	movs	r1, #9
 80054ac:	f7ff ff8e 	bl	80053cc <std>
 80054b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054b4:	2202      	movs	r2, #2
 80054b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ba:	2112      	movs	r1, #18
 80054bc:	f7ff bf86 	b.w	80053cc <std>
 80054c0:	20000454 	.word	0x20000454
 80054c4:	2000031c 	.word	0x2000031c
 80054c8:	08005439 	.word	0x08005439

080054cc <__sfp_lock_acquire>:
 80054cc:	4801      	ldr	r0, [pc, #4]	@ (80054d4 <__sfp_lock_acquire+0x8>)
 80054ce:	f000 b920 	b.w	8005712 <__retarget_lock_acquire_recursive>
 80054d2:	bf00      	nop
 80054d4:	2000045d 	.word	0x2000045d

080054d8 <__sfp_lock_release>:
 80054d8:	4801      	ldr	r0, [pc, #4]	@ (80054e0 <__sfp_lock_release+0x8>)
 80054da:	f000 b91b 	b.w	8005714 <__retarget_lock_release_recursive>
 80054de:	bf00      	nop
 80054e0:	2000045d 	.word	0x2000045d

080054e4 <__sinit>:
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4604      	mov	r4, r0
 80054e8:	f7ff fff0 	bl	80054cc <__sfp_lock_acquire>
 80054ec:	6a23      	ldr	r3, [r4, #32]
 80054ee:	b11b      	cbz	r3, 80054f8 <__sinit+0x14>
 80054f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054f4:	f7ff bff0 	b.w	80054d8 <__sfp_lock_release>
 80054f8:	4b04      	ldr	r3, [pc, #16]	@ (800550c <__sinit+0x28>)
 80054fa:	6223      	str	r3, [r4, #32]
 80054fc:	4b04      	ldr	r3, [pc, #16]	@ (8005510 <__sinit+0x2c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1f5      	bne.n	80054f0 <__sinit+0xc>
 8005504:	f7ff ffc4 	bl	8005490 <global_stdio_init.part.0>
 8005508:	e7f2      	b.n	80054f0 <__sinit+0xc>
 800550a:	bf00      	nop
 800550c:	08005451 	.word	0x08005451
 8005510:	20000454 	.word	0x20000454

08005514 <_fwalk_sglue>:
 8005514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005518:	4607      	mov	r7, r0
 800551a:	4688      	mov	r8, r1
 800551c:	4614      	mov	r4, r2
 800551e:	2600      	movs	r6, #0
 8005520:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005524:	f1b9 0901 	subs.w	r9, r9, #1
 8005528:	d505      	bpl.n	8005536 <_fwalk_sglue+0x22>
 800552a:	6824      	ldr	r4, [r4, #0]
 800552c:	2c00      	cmp	r4, #0
 800552e:	d1f7      	bne.n	8005520 <_fwalk_sglue+0xc>
 8005530:	4630      	mov	r0, r6
 8005532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005536:	89ab      	ldrh	r3, [r5, #12]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d907      	bls.n	800554c <_fwalk_sglue+0x38>
 800553c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005540:	3301      	adds	r3, #1
 8005542:	d003      	beq.n	800554c <_fwalk_sglue+0x38>
 8005544:	4629      	mov	r1, r5
 8005546:	4638      	mov	r0, r7
 8005548:	47c0      	blx	r8
 800554a:	4306      	orrs	r6, r0
 800554c:	3568      	adds	r5, #104	@ 0x68
 800554e:	e7e9      	b.n	8005524 <_fwalk_sglue+0x10>

08005550 <siprintf>:
 8005550:	b40e      	push	{r1, r2, r3}
 8005552:	b500      	push	{lr}
 8005554:	b09c      	sub	sp, #112	@ 0x70
 8005556:	ab1d      	add	r3, sp, #116	@ 0x74
 8005558:	9002      	str	r0, [sp, #8]
 800555a:	9006      	str	r0, [sp, #24]
 800555c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005560:	4809      	ldr	r0, [pc, #36]	@ (8005588 <siprintf+0x38>)
 8005562:	9107      	str	r1, [sp, #28]
 8005564:	9104      	str	r1, [sp, #16]
 8005566:	4909      	ldr	r1, [pc, #36]	@ (800558c <siprintf+0x3c>)
 8005568:	f853 2b04 	ldr.w	r2, [r3], #4
 800556c:	9105      	str	r1, [sp, #20]
 800556e:	6800      	ldr	r0, [r0, #0]
 8005570:	9301      	str	r3, [sp, #4]
 8005572:	a902      	add	r1, sp, #8
 8005574:	f002 fbb6 	bl	8007ce4 <_svfiprintf_r>
 8005578:	9b02      	ldr	r3, [sp, #8]
 800557a:	2200      	movs	r2, #0
 800557c:	701a      	strb	r2, [r3, #0]
 800557e:	b01c      	add	sp, #112	@ 0x70
 8005580:	f85d eb04 	ldr.w	lr, [sp], #4
 8005584:	b003      	add	sp, #12
 8005586:	4770      	bx	lr
 8005588:	20000018 	.word	0x20000018
 800558c:	ffff0208 	.word	0xffff0208

08005590 <__sread>:
 8005590:	b510      	push	{r4, lr}
 8005592:	460c      	mov	r4, r1
 8005594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005598:	f000 f86c 	bl	8005674 <_read_r>
 800559c:	2800      	cmp	r0, #0
 800559e:	bfab      	itete	ge
 80055a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80055a2:	89a3      	ldrhlt	r3, [r4, #12]
 80055a4:	181b      	addge	r3, r3, r0
 80055a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80055aa:	bfac      	ite	ge
 80055ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80055ae:	81a3      	strhlt	r3, [r4, #12]
 80055b0:	bd10      	pop	{r4, pc}

080055b2 <__swrite>:
 80055b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055b6:	461f      	mov	r7, r3
 80055b8:	898b      	ldrh	r3, [r1, #12]
 80055ba:	05db      	lsls	r3, r3, #23
 80055bc:	4605      	mov	r5, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	4616      	mov	r6, r2
 80055c2:	d505      	bpl.n	80055d0 <__swrite+0x1e>
 80055c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c8:	2302      	movs	r3, #2
 80055ca:	2200      	movs	r2, #0
 80055cc:	f000 f840 	bl	8005650 <_lseek_r>
 80055d0:	89a3      	ldrh	r3, [r4, #12]
 80055d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055da:	81a3      	strh	r3, [r4, #12]
 80055dc:	4632      	mov	r2, r6
 80055de:	463b      	mov	r3, r7
 80055e0:	4628      	mov	r0, r5
 80055e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055e6:	f000 b857 	b.w	8005698 <_write_r>

080055ea <__sseek>:
 80055ea:	b510      	push	{r4, lr}
 80055ec:	460c      	mov	r4, r1
 80055ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f2:	f000 f82d 	bl	8005650 <_lseek_r>
 80055f6:	1c43      	adds	r3, r0, #1
 80055f8:	89a3      	ldrh	r3, [r4, #12]
 80055fa:	bf15      	itete	ne
 80055fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80055fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005602:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005606:	81a3      	strheq	r3, [r4, #12]
 8005608:	bf18      	it	ne
 800560a:	81a3      	strhne	r3, [r4, #12]
 800560c:	bd10      	pop	{r4, pc}

0800560e <__sclose>:
 800560e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005612:	f000 b80d 	b.w	8005630 <_close_r>

08005616 <memset>:
 8005616:	4402      	add	r2, r0
 8005618:	4603      	mov	r3, r0
 800561a:	4293      	cmp	r3, r2
 800561c:	d100      	bne.n	8005620 <memset+0xa>
 800561e:	4770      	bx	lr
 8005620:	f803 1b01 	strb.w	r1, [r3], #1
 8005624:	e7f9      	b.n	800561a <memset+0x4>
	...

08005628 <_localeconv_r>:
 8005628:	4800      	ldr	r0, [pc, #0]	@ (800562c <_localeconv_r+0x4>)
 800562a:	4770      	bx	lr
 800562c:	20000158 	.word	0x20000158

08005630 <_close_r>:
 8005630:	b538      	push	{r3, r4, r5, lr}
 8005632:	4d06      	ldr	r5, [pc, #24]	@ (800564c <_close_r+0x1c>)
 8005634:	2300      	movs	r3, #0
 8005636:	4604      	mov	r4, r0
 8005638:	4608      	mov	r0, r1
 800563a:	602b      	str	r3, [r5, #0]
 800563c:	f7fb ff1a 	bl	8001474 <_close>
 8005640:	1c43      	adds	r3, r0, #1
 8005642:	d102      	bne.n	800564a <_close_r+0x1a>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	b103      	cbz	r3, 800564a <_close_r+0x1a>
 8005648:	6023      	str	r3, [r4, #0]
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	20000458 	.word	0x20000458

08005650 <_lseek_r>:
 8005650:	b538      	push	{r3, r4, r5, lr}
 8005652:	4d07      	ldr	r5, [pc, #28]	@ (8005670 <_lseek_r+0x20>)
 8005654:	4604      	mov	r4, r0
 8005656:	4608      	mov	r0, r1
 8005658:	4611      	mov	r1, r2
 800565a:	2200      	movs	r2, #0
 800565c:	602a      	str	r2, [r5, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	f7fb ff2f 	bl	80014c2 <_lseek>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d102      	bne.n	800566e <_lseek_r+0x1e>
 8005668:	682b      	ldr	r3, [r5, #0]
 800566a:	b103      	cbz	r3, 800566e <_lseek_r+0x1e>
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	bd38      	pop	{r3, r4, r5, pc}
 8005670:	20000458 	.word	0x20000458

08005674 <_read_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4d07      	ldr	r5, [pc, #28]	@ (8005694 <_read_r+0x20>)
 8005678:	4604      	mov	r4, r0
 800567a:	4608      	mov	r0, r1
 800567c:	4611      	mov	r1, r2
 800567e:	2200      	movs	r2, #0
 8005680:	602a      	str	r2, [r5, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f7fb febd 	bl	8001402 <_read>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_read_r+0x1e>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_read_r+0x1e>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	20000458 	.word	0x20000458

08005698 <_write_r>:
 8005698:	b538      	push	{r3, r4, r5, lr}
 800569a:	4d07      	ldr	r5, [pc, #28]	@ (80056b8 <_write_r+0x20>)
 800569c:	4604      	mov	r4, r0
 800569e:	4608      	mov	r0, r1
 80056a0:	4611      	mov	r1, r2
 80056a2:	2200      	movs	r2, #0
 80056a4:	602a      	str	r2, [r5, #0]
 80056a6:	461a      	mov	r2, r3
 80056a8:	f7fb fec8 	bl	800143c <_write>
 80056ac:	1c43      	adds	r3, r0, #1
 80056ae:	d102      	bne.n	80056b6 <_write_r+0x1e>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	b103      	cbz	r3, 80056b6 <_write_r+0x1e>
 80056b4:	6023      	str	r3, [r4, #0]
 80056b6:	bd38      	pop	{r3, r4, r5, pc}
 80056b8:	20000458 	.word	0x20000458

080056bc <__errno>:
 80056bc:	4b01      	ldr	r3, [pc, #4]	@ (80056c4 <__errno+0x8>)
 80056be:	6818      	ldr	r0, [r3, #0]
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	20000018 	.word	0x20000018

080056c8 <__libc_init_array>:
 80056c8:	b570      	push	{r4, r5, r6, lr}
 80056ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005700 <__libc_init_array+0x38>)
 80056cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005704 <__libc_init_array+0x3c>)
 80056ce:	1b64      	subs	r4, r4, r5
 80056d0:	10a4      	asrs	r4, r4, #2
 80056d2:	2600      	movs	r6, #0
 80056d4:	42a6      	cmp	r6, r4
 80056d6:	d109      	bne.n	80056ec <__libc_init_array+0x24>
 80056d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005708 <__libc_init_array+0x40>)
 80056da:	4c0c      	ldr	r4, [pc, #48]	@ (800570c <__libc_init_array+0x44>)
 80056dc:	f003 fb72 	bl	8008dc4 <_init>
 80056e0:	1b64      	subs	r4, r4, r5
 80056e2:	10a4      	asrs	r4, r4, #2
 80056e4:	2600      	movs	r6, #0
 80056e6:	42a6      	cmp	r6, r4
 80056e8:	d105      	bne.n	80056f6 <__libc_init_array+0x2e>
 80056ea:	bd70      	pop	{r4, r5, r6, pc}
 80056ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80056f0:	4798      	blx	r3
 80056f2:	3601      	adds	r6, #1
 80056f4:	e7ee      	b.n	80056d4 <__libc_init_array+0xc>
 80056f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056fa:	4798      	blx	r3
 80056fc:	3601      	adds	r6, #1
 80056fe:	e7f2      	b.n	80056e6 <__libc_init_array+0x1e>
 8005700:	08009258 	.word	0x08009258
 8005704:	08009258 	.word	0x08009258
 8005708:	08009258 	.word	0x08009258
 800570c:	0800925c 	.word	0x0800925c

08005710 <__retarget_lock_init_recursive>:
 8005710:	4770      	bx	lr

08005712 <__retarget_lock_acquire_recursive>:
 8005712:	4770      	bx	lr

08005714 <__retarget_lock_release_recursive>:
 8005714:	4770      	bx	lr
	...

08005718 <nanf>:
 8005718:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005720 <nanf+0x8>
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	7fc00000 	.word	0x7fc00000

08005724 <quorem>:
 8005724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005728:	6903      	ldr	r3, [r0, #16]
 800572a:	690c      	ldr	r4, [r1, #16]
 800572c:	42a3      	cmp	r3, r4
 800572e:	4607      	mov	r7, r0
 8005730:	db7e      	blt.n	8005830 <quorem+0x10c>
 8005732:	3c01      	subs	r4, #1
 8005734:	f101 0814 	add.w	r8, r1, #20
 8005738:	00a3      	lsls	r3, r4, #2
 800573a:	f100 0514 	add.w	r5, r0, #20
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005744:	9301      	str	r3, [sp, #4]
 8005746:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800574a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800574e:	3301      	adds	r3, #1
 8005750:	429a      	cmp	r2, r3
 8005752:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005756:	fbb2 f6f3 	udiv	r6, r2, r3
 800575a:	d32e      	bcc.n	80057ba <quorem+0x96>
 800575c:	f04f 0a00 	mov.w	sl, #0
 8005760:	46c4      	mov	ip, r8
 8005762:	46ae      	mov	lr, r5
 8005764:	46d3      	mov	fp, sl
 8005766:	f85c 3b04 	ldr.w	r3, [ip], #4
 800576a:	b298      	uxth	r0, r3
 800576c:	fb06 a000 	mla	r0, r6, r0, sl
 8005770:	0c02      	lsrs	r2, r0, #16
 8005772:	0c1b      	lsrs	r3, r3, #16
 8005774:	fb06 2303 	mla	r3, r6, r3, r2
 8005778:	f8de 2000 	ldr.w	r2, [lr]
 800577c:	b280      	uxth	r0, r0
 800577e:	b292      	uxth	r2, r2
 8005780:	1a12      	subs	r2, r2, r0
 8005782:	445a      	add	r2, fp
 8005784:	f8de 0000 	ldr.w	r0, [lr]
 8005788:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800578c:	b29b      	uxth	r3, r3
 800578e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005792:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005796:	b292      	uxth	r2, r2
 8005798:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800579c:	45e1      	cmp	r9, ip
 800579e:	f84e 2b04 	str.w	r2, [lr], #4
 80057a2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80057a6:	d2de      	bcs.n	8005766 <quorem+0x42>
 80057a8:	9b00      	ldr	r3, [sp, #0]
 80057aa:	58eb      	ldr	r3, [r5, r3]
 80057ac:	b92b      	cbnz	r3, 80057ba <quorem+0x96>
 80057ae:	9b01      	ldr	r3, [sp, #4]
 80057b0:	3b04      	subs	r3, #4
 80057b2:	429d      	cmp	r5, r3
 80057b4:	461a      	mov	r2, r3
 80057b6:	d32f      	bcc.n	8005818 <quorem+0xf4>
 80057b8:	613c      	str	r4, [r7, #16]
 80057ba:	4638      	mov	r0, r7
 80057bc:	f001 f9c4 	bl	8006b48 <__mcmp>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	db25      	blt.n	8005810 <quorem+0xec>
 80057c4:	4629      	mov	r1, r5
 80057c6:	2000      	movs	r0, #0
 80057c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80057cc:	f8d1 c000 	ldr.w	ip, [r1]
 80057d0:	fa1f fe82 	uxth.w	lr, r2
 80057d4:	fa1f f38c 	uxth.w	r3, ip
 80057d8:	eba3 030e 	sub.w	r3, r3, lr
 80057dc:	4403      	add	r3, r0
 80057de:	0c12      	lsrs	r2, r2, #16
 80057e0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80057e4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057ee:	45c1      	cmp	r9, r8
 80057f0:	f841 3b04 	str.w	r3, [r1], #4
 80057f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057f8:	d2e6      	bcs.n	80057c8 <quorem+0xa4>
 80057fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005802:	b922      	cbnz	r2, 800580e <quorem+0xea>
 8005804:	3b04      	subs	r3, #4
 8005806:	429d      	cmp	r5, r3
 8005808:	461a      	mov	r2, r3
 800580a:	d30b      	bcc.n	8005824 <quorem+0x100>
 800580c:	613c      	str	r4, [r7, #16]
 800580e:	3601      	adds	r6, #1
 8005810:	4630      	mov	r0, r6
 8005812:	b003      	add	sp, #12
 8005814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	3b04      	subs	r3, #4
 800581c:	2a00      	cmp	r2, #0
 800581e:	d1cb      	bne.n	80057b8 <quorem+0x94>
 8005820:	3c01      	subs	r4, #1
 8005822:	e7c6      	b.n	80057b2 <quorem+0x8e>
 8005824:	6812      	ldr	r2, [r2, #0]
 8005826:	3b04      	subs	r3, #4
 8005828:	2a00      	cmp	r2, #0
 800582a:	d1ef      	bne.n	800580c <quorem+0xe8>
 800582c:	3c01      	subs	r4, #1
 800582e:	e7ea      	b.n	8005806 <quorem+0xe2>
 8005830:	2000      	movs	r0, #0
 8005832:	e7ee      	b.n	8005812 <quorem+0xee>
 8005834:	0000      	movs	r0, r0
	...

08005838 <_dtoa_r>:
 8005838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800583c:	69c7      	ldr	r7, [r0, #28]
 800583e:	b099      	sub	sp, #100	@ 0x64
 8005840:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005844:	ec55 4b10 	vmov	r4, r5, d0
 8005848:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800584a:	9109      	str	r1, [sp, #36]	@ 0x24
 800584c:	4683      	mov	fp, r0
 800584e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005850:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005852:	b97f      	cbnz	r7, 8005874 <_dtoa_r+0x3c>
 8005854:	2010      	movs	r0, #16
 8005856:	f000 fdfd 	bl	8006454 <malloc>
 800585a:	4602      	mov	r2, r0
 800585c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005860:	b920      	cbnz	r0, 800586c <_dtoa_r+0x34>
 8005862:	4ba7      	ldr	r3, [pc, #668]	@ (8005b00 <_dtoa_r+0x2c8>)
 8005864:	21ef      	movs	r1, #239	@ 0xef
 8005866:	48a7      	ldr	r0, [pc, #668]	@ (8005b04 <_dtoa_r+0x2cc>)
 8005868:	f002 fc36 	bl	80080d8 <__assert_func>
 800586c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005870:	6007      	str	r7, [r0, #0]
 8005872:	60c7      	str	r7, [r0, #12]
 8005874:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005878:	6819      	ldr	r1, [r3, #0]
 800587a:	b159      	cbz	r1, 8005894 <_dtoa_r+0x5c>
 800587c:	685a      	ldr	r2, [r3, #4]
 800587e:	604a      	str	r2, [r1, #4]
 8005880:	2301      	movs	r3, #1
 8005882:	4093      	lsls	r3, r2
 8005884:	608b      	str	r3, [r1, #8]
 8005886:	4658      	mov	r0, fp
 8005888:	f000 feda 	bl	8006640 <_Bfree>
 800588c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	1e2b      	subs	r3, r5, #0
 8005896:	bfb9      	ittee	lt
 8005898:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800589c:	9303      	strlt	r3, [sp, #12]
 800589e:	2300      	movge	r3, #0
 80058a0:	6033      	strge	r3, [r6, #0]
 80058a2:	9f03      	ldr	r7, [sp, #12]
 80058a4:	4b98      	ldr	r3, [pc, #608]	@ (8005b08 <_dtoa_r+0x2d0>)
 80058a6:	bfbc      	itt	lt
 80058a8:	2201      	movlt	r2, #1
 80058aa:	6032      	strlt	r2, [r6, #0]
 80058ac:	43bb      	bics	r3, r7
 80058ae:	d112      	bne.n	80058d6 <_dtoa_r+0x9e>
 80058b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80058b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058bc:	4323      	orrs	r3, r4
 80058be:	f000 854d 	beq.w	800635c <_dtoa_r+0xb24>
 80058c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005b1c <_dtoa_r+0x2e4>
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 854f 	beq.w	800636c <_dtoa_r+0xb34>
 80058ce:	f10a 0303 	add.w	r3, sl, #3
 80058d2:	f000 bd49 	b.w	8006368 <_dtoa_r+0xb30>
 80058d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80058da:	2200      	movs	r2, #0
 80058dc:	ec51 0b17 	vmov	r0, r1, d7
 80058e0:	2300      	movs	r3, #0
 80058e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80058e6:	f7fb f8ef 	bl	8000ac8 <__aeabi_dcmpeq>
 80058ea:	4680      	mov	r8, r0
 80058ec:	b158      	cbz	r0, 8005906 <_dtoa_r+0xce>
 80058ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80058f0:	2301      	movs	r3, #1
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058f6:	b113      	cbz	r3, 80058fe <_dtoa_r+0xc6>
 80058f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80058fa:	4b84      	ldr	r3, [pc, #528]	@ (8005b0c <_dtoa_r+0x2d4>)
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005b20 <_dtoa_r+0x2e8>
 8005902:	f000 bd33 	b.w	800636c <_dtoa_r+0xb34>
 8005906:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800590a:	aa16      	add	r2, sp, #88	@ 0x58
 800590c:	a917      	add	r1, sp, #92	@ 0x5c
 800590e:	4658      	mov	r0, fp
 8005910:	f001 fa3a 	bl	8006d88 <__d2b>
 8005914:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005918:	4681      	mov	r9, r0
 800591a:	2e00      	cmp	r6, #0
 800591c:	d077      	beq.n	8005a0e <_dtoa_r+0x1d6>
 800591e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005920:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800592c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005930:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005934:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005938:	4619      	mov	r1, r3
 800593a:	2200      	movs	r2, #0
 800593c:	4b74      	ldr	r3, [pc, #464]	@ (8005b10 <_dtoa_r+0x2d8>)
 800593e:	f7fa fca3 	bl	8000288 <__aeabi_dsub>
 8005942:	a369      	add	r3, pc, #420	@ (adr r3, 8005ae8 <_dtoa_r+0x2b0>)
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	f7fa fe56 	bl	80005f8 <__aeabi_dmul>
 800594c:	a368      	add	r3, pc, #416	@ (adr r3, 8005af0 <_dtoa_r+0x2b8>)
 800594e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005952:	f7fa fc9b 	bl	800028c <__adddf3>
 8005956:	4604      	mov	r4, r0
 8005958:	4630      	mov	r0, r6
 800595a:	460d      	mov	r5, r1
 800595c:	f7fa fde2 	bl	8000524 <__aeabi_i2d>
 8005960:	a365      	add	r3, pc, #404	@ (adr r3, 8005af8 <_dtoa_r+0x2c0>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	f7fa fe47 	bl	80005f8 <__aeabi_dmul>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	4620      	mov	r0, r4
 8005970:	4629      	mov	r1, r5
 8005972:	f7fa fc8b 	bl	800028c <__adddf3>
 8005976:	4604      	mov	r4, r0
 8005978:	460d      	mov	r5, r1
 800597a:	f7fb f8ed 	bl	8000b58 <__aeabi_d2iz>
 800597e:	2200      	movs	r2, #0
 8005980:	4607      	mov	r7, r0
 8005982:	2300      	movs	r3, #0
 8005984:	4620      	mov	r0, r4
 8005986:	4629      	mov	r1, r5
 8005988:	f7fb f8a8 	bl	8000adc <__aeabi_dcmplt>
 800598c:	b140      	cbz	r0, 80059a0 <_dtoa_r+0x168>
 800598e:	4638      	mov	r0, r7
 8005990:	f7fa fdc8 	bl	8000524 <__aeabi_i2d>
 8005994:	4622      	mov	r2, r4
 8005996:	462b      	mov	r3, r5
 8005998:	f7fb f896 	bl	8000ac8 <__aeabi_dcmpeq>
 800599c:	b900      	cbnz	r0, 80059a0 <_dtoa_r+0x168>
 800599e:	3f01      	subs	r7, #1
 80059a0:	2f16      	cmp	r7, #22
 80059a2:	d851      	bhi.n	8005a48 <_dtoa_r+0x210>
 80059a4:	4b5b      	ldr	r3, [pc, #364]	@ (8005b14 <_dtoa_r+0x2dc>)
 80059a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059b2:	f7fb f893 	bl	8000adc <__aeabi_dcmplt>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	d048      	beq.n	8005a4c <_dtoa_r+0x214>
 80059ba:	3f01      	subs	r7, #1
 80059bc:	2300      	movs	r3, #0
 80059be:	9312      	str	r3, [sp, #72]	@ 0x48
 80059c0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80059c2:	1b9b      	subs	r3, r3, r6
 80059c4:	1e5a      	subs	r2, r3, #1
 80059c6:	bf44      	itt	mi
 80059c8:	f1c3 0801 	rsbmi	r8, r3, #1
 80059cc:	2300      	movmi	r3, #0
 80059ce:	9208      	str	r2, [sp, #32]
 80059d0:	bf54      	ite	pl
 80059d2:	f04f 0800 	movpl.w	r8, #0
 80059d6:	9308      	strmi	r3, [sp, #32]
 80059d8:	2f00      	cmp	r7, #0
 80059da:	db39      	blt.n	8005a50 <_dtoa_r+0x218>
 80059dc:	9b08      	ldr	r3, [sp, #32]
 80059de:	970f      	str	r7, [sp, #60]	@ 0x3c
 80059e0:	443b      	add	r3, r7
 80059e2:	9308      	str	r3, [sp, #32]
 80059e4:	2300      	movs	r3, #0
 80059e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80059e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ea:	2b09      	cmp	r3, #9
 80059ec:	d864      	bhi.n	8005ab8 <_dtoa_r+0x280>
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	bfc4      	itt	gt
 80059f2:	3b04      	subgt	r3, #4
 80059f4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80059f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059f8:	f1a3 0302 	sub.w	r3, r3, #2
 80059fc:	bfcc      	ite	gt
 80059fe:	2400      	movgt	r4, #0
 8005a00:	2401      	movle	r4, #1
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d863      	bhi.n	8005ace <_dtoa_r+0x296>
 8005a06:	e8df f003 	tbb	[pc, r3]
 8005a0a:	372a      	.short	0x372a
 8005a0c:	5535      	.short	0x5535
 8005a0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005a12:	441e      	add	r6, r3
 8005a14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005a18:	2b20      	cmp	r3, #32
 8005a1a:	bfc1      	itttt	gt
 8005a1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a20:	409f      	lslgt	r7, r3
 8005a22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a26:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a2a:	bfd6      	itet	le
 8005a2c:	f1c3 0320 	rsble	r3, r3, #32
 8005a30:	ea47 0003 	orrgt.w	r0, r7, r3
 8005a34:	fa04 f003 	lslle.w	r0, r4, r3
 8005a38:	f7fa fd64 	bl	8000504 <__aeabi_ui2d>
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a42:	3e01      	subs	r6, #1
 8005a44:	9214      	str	r2, [sp, #80]	@ 0x50
 8005a46:	e777      	b.n	8005938 <_dtoa_r+0x100>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e7b8      	b.n	80059be <_dtoa_r+0x186>
 8005a4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8005a4e:	e7b7      	b.n	80059c0 <_dtoa_r+0x188>
 8005a50:	427b      	negs	r3, r7
 8005a52:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a54:	2300      	movs	r3, #0
 8005a56:	eba8 0807 	sub.w	r8, r8, r7
 8005a5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005a5c:	e7c4      	b.n	80059e8 <_dtoa_r+0x1b0>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	dc35      	bgt.n	8005ad4 <_dtoa_r+0x29c>
 8005a68:	2301      	movs	r3, #1
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	9307      	str	r3, [sp, #28]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a72:	e00b      	b.n	8005a8c <_dtoa_r+0x254>
 8005a74:	2301      	movs	r3, #1
 8005a76:	e7f3      	b.n	8005a60 <_dtoa_r+0x228>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a7e:	18fb      	adds	r3, r7, r3
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	9307      	str	r3, [sp, #28]
 8005a88:	bfb8      	it	lt
 8005a8a:	2301      	movlt	r3, #1
 8005a8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005a90:	2100      	movs	r1, #0
 8005a92:	2204      	movs	r2, #4
 8005a94:	f102 0514 	add.w	r5, r2, #20
 8005a98:	429d      	cmp	r5, r3
 8005a9a:	d91f      	bls.n	8005adc <_dtoa_r+0x2a4>
 8005a9c:	6041      	str	r1, [r0, #4]
 8005a9e:	4658      	mov	r0, fp
 8005aa0:	f000 fd8e 	bl	80065c0 <_Balloc>
 8005aa4:	4682      	mov	sl, r0
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d13c      	bne.n	8005b24 <_dtoa_r+0x2ec>
 8005aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8005b18 <_dtoa_r+0x2e0>)
 8005aac:	4602      	mov	r2, r0
 8005aae:	f240 11af 	movw	r1, #431	@ 0x1af
 8005ab2:	e6d8      	b.n	8005866 <_dtoa_r+0x2e>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e7e0      	b.n	8005a7a <_dtoa_r+0x242>
 8005ab8:	2401      	movs	r4, #1
 8005aba:	2300      	movs	r3, #0
 8005abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005abe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	9307      	str	r3, [sp, #28]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2312      	movs	r3, #18
 8005acc:	e7d0      	b.n	8005a70 <_dtoa_r+0x238>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ad2:	e7f5      	b.n	8005ac0 <_dtoa_r+0x288>
 8005ad4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	9307      	str	r3, [sp, #28]
 8005ada:	e7d7      	b.n	8005a8c <_dtoa_r+0x254>
 8005adc:	3101      	adds	r1, #1
 8005ade:	0052      	lsls	r2, r2, #1
 8005ae0:	e7d8      	b.n	8005a94 <_dtoa_r+0x25c>
 8005ae2:	bf00      	nop
 8005ae4:	f3af 8000 	nop.w
 8005ae8:	636f4361 	.word	0x636f4361
 8005aec:	3fd287a7 	.word	0x3fd287a7
 8005af0:	8b60c8b3 	.word	0x8b60c8b3
 8005af4:	3fc68a28 	.word	0x3fc68a28
 8005af8:	509f79fb 	.word	0x509f79fb
 8005afc:	3fd34413 	.word	0x3fd34413
 8005b00:	08008e66 	.word	0x08008e66
 8005b04:	08008e7d 	.word	0x08008e7d
 8005b08:	7ff00000 	.word	0x7ff00000
 8005b0c:	08008e31 	.word	0x08008e31
 8005b10:	3ff80000 	.word	0x3ff80000
 8005b14:	08008f78 	.word	0x08008f78
 8005b18:	08008ed5 	.word	0x08008ed5
 8005b1c:	08008e62 	.word	0x08008e62
 8005b20:	08008e30 	.word	0x08008e30
 8005b24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005b28:	6018      	str	r0, [r3, #0]
 8005b2a:	9b07      	ldr	r3, [sp, #28]
 8005b2c:	2b0e      	cmp	r3, #14
 8005b2e:	f200 80a4 	bhi.w	8005c7a <_dtoa_r+0x442>
 8005b32:	2c00      	cmp	r4, #0
 8005b34:	f000 80a1 	beq.w	8005c7a <_dtoa_r+0x442>
 8005b38:	2f00      	cmp	r7, #0
 8005b3a:	dd33      	ble.n	8005ba4 <_dtoa_r+0x36c>
 8005b3c:	4bad      	ldr	r3, [pc, #692]	@ (8005df4 <_dtoa_r+0x5bc>)
 8005b3e:	f007 020f 	and.w	r2, r7, #15
 8005b42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b46:	ed93 7b00 	vldr	d7, [r3]
 8005b4a:	05f8      	lsls	r0, r7, #23
 8005b4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b54:	d516      	bpl.n	8005b84 <_dtoa_r+0x34c>
 8005b56:	4ba8      	ldr	r3, [pc, #672]	@ (8005df8 <_dtoa_r+0x5c0>)
 8005b58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b60:	f7fa fe74 	bl	800084c <__aeabi_ddiv>
 8005b64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b68:	f004 040f 	and.w	r4, r4, #15
 8005b6c:	2603      	movs	r6, #3
 8005b6e:	4da2      	ldr	r5, [pc, #648]	@ (8005df8 <_dtoa_r+0x5c0>)
 8005b70:	b954      	cbnz	r4, 8005b88 <_dtoa_r+0x350>
 8005b72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b7a:	f7fa fe67 	bl	800084c <__aeabi_ddiv>
 8005b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b82:	e028      	b.n	8005bd6 <_dtoa_r+0x39e>
 8005b84:	2602      	movs	r6, #2
 8005b86:	e7f2      	b.n	8005b6e <_dtoa_r+0x336>
 8005b88:	07e1      	lsls	r1, r4, #31
 8005b8a:	d508      	bpl.n	8005b9e <_dtoa_r+0x366>
 8005b8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b94:	f7fa fd30 	bl	80005f8 <__aeabi_dmul>
 8005b98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b9c:	3601      	adds	r6, #1
 8005b9e:	1064      	asrs	r4, r4, #1
 8005ba0:	3508      	adds	r5, #8
 8005ba2:	e7e5      	b.n	8005b70 <_dtoa_r+0x338>
 8005ba4:	f000 80d2 	beq.w	8005d4c <_dtoa_r+0x514>
 8005ba8:	427c      	negs	r4, r7
 8005baa:	4b92      	ldr	r3, [pc, #584]	@ (8005df4 <_dtoa_r+0x5bc>)
 8005bac:	4d92      	ldr	r5, [pc, #584]	@ (8005df8 <_dtoa_r+0x5c0>)
 8005bae:	f004 020f 	and.w	r2, r4, #15
 8005bb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bbe:	f7fa fd1b 	bl	80005f8 <__aeabi_dmul>
 8005bc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bc6:	1124      	asrs	r4, r4, #4
 8005bc8:	2300      	movs	r3, #0
 8005bca:	2602      	movs	r6, #2
 8005bcc:	2c00      	cmp	r4, #0
 8005bce:	f040 80b2 	bne.w	8005d36 <_dtoa_r+0x4fe>
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1d3      	bne.n	8005b7e <_dtoa_r+0x346>
 8005bd6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bd8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 80b7 	beq.w	8005d50 <_dtoa_r+0x518>
 8005be2:	4b86      	ldr	r3, [pc, #536]	@ (8005dfc <_dtoa_r+0x5c4>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	4620      	mov	r0, r4
 8005be8:	4629      	mov	r1, r5
 8005bea:	f7fa ff77 	bl	8000adc <__aeabi_dcmplt>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	f000 80ae 	beq.w	8005d50 <_dtoa_r+0x518>
 8005bf4:	9b07      	ldr	r3, [sp, #28]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80aa 	beq.w	8005d50 <_dtoa_r+0x518>
 8005bfc:	9b00      	ldr	r3, [sp, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	dd37      	ble.n	8005c72 <_dtoa_r+0x43a>
 8005c02:	1e7b      	subs	r3, r7, #1
 8005c04:	9304      	str	r3, [sp, #16]
 8005c06:	4620      	mov	r0, r4
 8005c08:	4b7d      	ldr	r3, [pc, #500]	@ (8005e00 <_dtoa_r+0x5c8>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	f7fa fcf3 	bl	80005f8 <__aeabi_dmul>
 8005c12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c16:	9c00      	ldr	r4, [sp, #0]
 8005c18:	3601      	adds	r6, #1
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	f7fa fc82 	bl	8000524 <__aeabi_i2d>
 8005c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c24:	f7fa fce8 	bl	80005f8 <__aeabi_dmul>
 8005c28:	4b76      	ldr	r3, [pc, #472]	@ (8005e04 <_dtoa_r+0x5cc>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f7fa fb2e 	bl	800028c <__adddf3>
 8005c30:	4605      	mov	r5, r0
 8005c32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c36:	2c00      	cmp	r4, #0
 8005c38:	f040 808d 	bne.w	8005d56 <_dtoa_r+0x51e>
 8005c3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c40:	4b71      	ldr	r3, [pc, #452]	@ (8005e08 <_dtoa_r+0x5d0>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	f7fa fb20 	bl	8000288 <__aeabi_dsub>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c50:	462a      	mov	r2, r5
 8005c52:	4633      	mov	r3, r6
 8005c54:	f7fa ff60 	bl	8000b18 <__aeabi_dcmpgt>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	f040 828b 	bne.w	8006174 <_dtoa_r+0x93c>
 8005c5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c62:	462a      	mov	r2, r5
 8005c64:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c68:	f7fa ff38 	bl	8000adc <__aeabi_dcmplt>
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	f040 8128 	bne.w	8005ec2 <_dtoa_r+0x68a>
 8005c72:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005c76:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005c7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f2c0 815a 	blt.w	8005f36 <_dtoa_r+0x6fe>
 8005c82:	2f0e      	cmp	r7, #14
 8005c84:	f300 8157 	bgt.w	8005f36 <_dtoa_r+0x6fe>
 8005c88:	4b5a      	ldr	r3, [pc, #360]	@ (8005df4 <_dtoa_r+0x5bc>)
 8005c8a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c8e:	ed93 7b00 	vldr	d7, [r3]
 8005c92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	ed8d 7b00 	vstr	d7, [sp]
 8005c9a:	da03      	bge.n	8005ca4 <_dtoa_r+0x46c>
 8005c9c:	9b07      	ldr	r3, [sp, #28]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f340 8101 	ble.w	8005ea6 <_dtoa_r+0x66e>
 8005ca4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005ca8:	4656      	mov	r6, sl
 8005caa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cae:	4620      	mov	r0, r4
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	f7fa fdcb 	bl	800084c <__aeabi_ddiv>
 8005cb6:	f7fa ff4f 	bl	8000b58 <__aeabi_d2iz>
 8005cba:	4680      	mov	r8, r0
 8005cbc:	f7fa fc32 	bl	8000524 <__aeabi_i2d>
 8005cc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cc4:	f7fa fc98 	bl	80005f8 <__aeabi_dmul>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	460b      	mov	r3, r1
 8005ccc:	4620      	mov	r0, r4
 8005cce:	4629      	mov	r1, r5
 8005cd0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005cd4:	f7fa fad8 	bl	8000288 <__aeabi_dsub>
 8005cd8:	f806 4b01 	strb.w	r4, [r6], #1
 8005cdc:	9d07      	ldr	r5, [sp, #28]
 8005cde:	eba6 040a 	sub.w	r4, r6, sl
 8005ce2:	42a5      	cmp	r5, r4
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	f040 8117 	bne.w	8005f1a <_dtoa_r+0x6e2>
 8005cec:	f7fa face 	bl	800028c <__adddf3>
 8005cf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	460d      	mov	r5, r1
 8005cf8:	f7fa ff0e 	bl	8000b18 <__aeabi_dcmpgt>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	f040 80f9 	bne.w	8005ef4 <_dtoa_r+0x6bc>
 8005d02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d06:	4620      	mov	r0, r4
 8005d08:	4629      	mov	r1, r5
 8005d0a:	f7fa fedd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d0e:	b118      	cbz	r0, 8005d18 <_dtoa_r+0x4e0>
 8005d10:	f018 0f01 	tst.w	r8, #1
 8005d14:	f040 80ee 	bne.w	8005ef4 <_dtoa_r+0x6bc>
 8005d18:	4649      	mov	r1, r9
 8005d1a:	4658      	mov	r0, fp
 8005d1c:	f000 fc90 	bl	8006640 <_Bfree>
 8005d20:	2300      	movs	r3, #0
 8005d22:	7033      	strb	r3, [r6, #0]
 8005d24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005d26:	3701      	adds	r7, #1
 8005d28:	601f      	str	r7, [r3, #0]
 8005d2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 831d 	beq.w	800636c <_dtoa_r+0xb34>
 8005d32:	601e      	str	r6, [r3, #0]
 8005d34:	e31a      	b.n	800636c <_dtoa_r+0xb34>
 8005d36:	07e2      	lsls	r2, r4, #31
 8005d38:	d505      	bpl.n	8005d46 <_dtoa_r+0x50e>
 8005d3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d3e:	f7fa fc5b 	bl	80005f8 <__aeabi_dmul>
 8005d42:	3601      	adds	r6, #1
 8005d44:	2301      	movs	r3, #1
 8005d46:	1064      	asrs	r4, r4, #1
 8005d48:	3508      	adds	r5, #8
 8005d4a:	e73f      	b.n	8005bcc <_dtoa_r+0x394>
 8005d4c:	2602      	movs	r6, #2
 8005d4e:	e742      	b.n	8005bd6 <_dtoa_r+0x39e>
 8005d50:	9c07      	ldr	r4, [sp, #28]
 8005d52:	9704      	str	r7, [sp, #16]
 8005d54:	e761      	b.n	8005c1a <_dtoa_r+0x3e2>
 8005d56:	4b27      	ldr	r3, [pc, #156]	@ (8005df4 <_dtoa_r+0x5bc>)
 8005d58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d62:	4454      	add	r4, sl
 8005d64:	2900      	cmp	r1, #0
 8005d66:	d053      	beq.n	8005e10 <_dtoa_r+0x5d8>
 8005d68:	4928      	ldr	r1, [pc, #160]	@ (8005e0c <_dtoa_r+0x5d4>)
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	f7fa fd6e 	bl	800084c <__aeabi_ddiv>
 8005d70:	4633      	mov	r3, r6
 8005d72:	462a      	mov	r2, r5
 8005d74:	f7fa fa88 	bl	8000288 <__aeabi_dsub>
 8005d78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d7c:	4656      	mov	r6, sl
 8005d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d82:	f7fa fee9 	bl	8000b58 <__aeabi_d2iz>
 8005d86:	4605      	mov	r5, r0
 8005d88:	f7fa fbcc 	bl	8000524 <__aeabi_i2d>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d94:	f7fa fa78 	bl	8000288 <__aeabi_dsub>
 8005d98:	3530      	adds	r5, #48	@ 0x30
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005da2:	f806 5b01 	strb.w	r5, [r6], #1
 8005da6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005daa:	f7fa fe97 	bl	8000adc <__aeabi_dcmplt>
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d171      	bne.n	8005e96 <_dtoa_r+0x65e>
 8005db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005db6:	4911      	ldr	r1, [pc, #68]	@ (8005dfc <_dtoa_r+0x5c4>)
 8005db8:	2000      	movs	r0, #0
 8005dba:	f7fa fa65 	bl	8000288 <__aeabi_dsub>
 8005dbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005dc2:	f7fa fe8b 	bl	8000adc <__aeabi_dcmplt>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f040 8095 	bne.w	8005ef6 <_dtoa_r+0x6be>
 8005dcc:	42a6      	cmp	r6, r4
 8005dce:	f43f af50 	beq.w	8005c72 <_dtoa_r+0x43a>
 8005dd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8005e00 <_dtoa_r+0x5c8>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f7fa fc0d 	bl	80005f8 <__aeabi_dmul>
 8005dde:	4b08      	ldr	r3, [pc, #32]	@ (8005e00 <_dtoa_r+0x5c8>)
 8005de0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005de4:	2200      	movs	r2, #0
 8005de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dea:	f7fa fc05 	bl	80005f8 <__aeabi_dmul>
 8005dee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005df2:	e7c4      	b.n	8005d7e <_dtoa_r+0x546>
 8005df4:	08008f78 	.word	0x08008f78
 8005df8:	08008f50 	.word	0x08008f50
 8005dfc:	3ff00000 	.word	0x3ff00000
 8005e00:	40240000 	.word	0x40240000
 8005e04:	401c0000 	.word	0x401c0000
 8005e08:	40140000 	.word	0x40140000
 8005e0c:	3fe00000 	.word	0x3fe00000
 8005e10:	4631      	mov	r1, r6
 8005e12:	4628      	mov	r0, r5
 8005e14:	f7fa fbf0 	bl	80005f8 <__aeabi_dmul>
 8005e18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e1c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005e1e:	4656      	mov	r6, sl
 8005e20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e24:	f7fa fe98 	bl	8000b58 <__aeabi_d2iz>
 8005e28:	4605      	mov	r5, r0
 8005e2a:	f7fa fb7b 	bl	8000524 <__aeabi_i2d>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	460b      	mov	r3, r1
 8005e32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e36:	f7fa fa27 	bl	8000288 <__aeabi_dsub>
 8005e3a:	3530      	adds	r5, #48	@ 0x30
 8005e3c:	f806 5b01 	strb.w	r5, [r6], #1
 8005e40:	4602      	mov	r2, r0
 8005e42:	460b      	mov	r3, r1
 8005e44:	42a6      	cmp	r6, r4
 8005e46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e4a:	f04f 0200 	mov.w	r2, #0
 8005e4e:	d124      	bne.n	8005e9a <_dtoa_r+0x662>
 8005e50:	4bac      	ldr	r3, [pc, #688]	@ (8006104 <_dtoa_r+0x8cc>)
 8005e52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e56:	f7fa fa19 	bl	800028c <__adddf3>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e62:	f7fa fe59 	bl	8000b18 <__aeabi_dcmpgt>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d145      	bne.n	8005ef6 <_dtoa_r+0x6be>
 8005e6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e6e:	49a5      	ldr	r1, [pc, #660]	@ (8006104 <_dtoa_r+0x8cc>)
 8005e70:	2000      	movs	r0, #0
 8005e72:	f7fa fa09 	bl	8000288 <__aeabi_dsub>
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e7e:	f7fa fe2d 	bl	8000adc <__aeabi_dcmplt>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	f43f aef5 	beq.w	8005c72 <_dtoa_r+0x43a>
 8005e88:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005e8a:	1e73      	subs	r3, r6, #1
 8005e8c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005e8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e92:	2b30      	cmp	r3, #48	@ 0x30
 8005e94:	d0f8      	beq.n	8005e88 <_dtoa_r+0x650>
 8005e96:	9f04      	ldr	r7, [sp, #16]
 8005e98:	e73e      	b.n	8005d18 <_dtoa_r+0x4e0>
 8005e9a:	4b9b      	ldr	r3, [pc, #620]	@ (8006108 <_dtoa_r+0x8d0>)
 8005e9c:	f7fa fbac 	bl	80005f8 <__aeabi_dmul>
 8005ea0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ea4:	e7bc      	b.n	8005e20 <_dtoa_r+0x5e8>
 8005ea6:	d10c      	bne.n	8005ec2 <_dtoa_r+0x68a>
 8005ea8:	4b98      	ldr	r3, [pc, #608]	@ (800610c <_dtoa_r+0x8d4>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005eb0:	f7fa fba2 	bl	80005f8 <__aeabi_dmul>
 8005eb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eb8:	f7fa fe24 	bl	8000b04 <__aeabi_dcmpge>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	f000 8157 	beq.w	8006170 <_dtoa_r+0x938>
 8005ec2:	2400      	movs	r4, #0
 8005ec4:	4625      	mov	r5, r4
 8005ec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ec8:	43db      	mvns	r3, r3
 8005eca:	9304      	str	r3, [sp, #16]
 8005ecc:	4656      	mov	r6, sl
 8005ece:	2700      	movs	r7, #0
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	4658      	mov	r0, fp
 8005ed4:	f000 fbb4 	bl	8006640 <_Bfree>
 8005ed8:	2d00      	cmp	r5, #0
 8005eda:	d0dc      	beq.n	8005e96 <_dtoa_r+0x65e>
 8005edc:	b12f      	cbz	r7, 8005eea <_dtoa_r+0x6b2>
 8005ede:	42af      	cmp	r7, r5
 8005ee0:	d003      	beq.n	8005eea <_dtoa_r+0x6b2>
 8005ee2:	4639      	mov	r1, r7
 8005ee4:	4658      	mov	r0, fp
 8005ee6:	f000 fbab 	bl	8006640 <_Bfree>
 8005eea:	4629      	mov	r1, r5
 8005eec:	4658      	mov	r0, fp
 8005eee:	f000 fba7 	bl	8006640 <_Bfree>
 8005ef2:	e7d0      	b.n	8005e96 <_dtoa_r+0x65e>
 8005ef4:	9704      	str	r7, [sp, #16]
 8005ef6:	4633      	mov	r3, r6
 8005ef8:	461e      	mov	r6, r3
 8005efa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005efe:	2a39      	cmp	r2, #57	@ 0x39
 8005f00:	d107      	bne.n	8005f12 <_dtoa_r+0x6da>
 8005f02:	459a      	cmp	sl, r3
 8005f04:	d1f8      	bne.n	8005ef8 <_dtoa_r+0x6c0>
 8005f06:	9a04      	ldr	r2, [sp, #16]
 8005f08:	3201      	adds	r2, #1
 8005f0a:	9204      	str	r2, [sp, #16]
 8005f0c:	2230      	movs	r2, #48	@ 0x30
 8005f0e:	f88a 2000 	strb.w	r2, [sl]
 8005f12:	781a      	ldrb	r2, [r3, #0]
 8005f14:	3201      	adds	r2, #1
 8005f16:	701a      	strb	r2, [r3, #0]
 8005f18:	e7bd      	b.n	8005e96 <_dtoa_r+0x65e>
 8005f1a:	4b7b      	ldr	r3, [pc, #492]	@ (8006108 <_dtoa_r+0x8d0>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f7fa fb6b 	bl	80005f8 <__aeabi_dmul>
 8005f22:	2200      	movs	r2, #0
 8005f24:	2300      	movs	r3, #0
 8005f26:	4604      	mov	r4, r0
 8005f28:	460d      	mov	r5, r1
 8005f2a:	f7fa fdcd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f43f aebb 	beq.w	8005caa <_dtoa_r+0x472>
 8005f34:	e6f0      	b.n	8005d18 <_dtoa_r+0x4e0>
 8005f36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005f38:	2a00      	cmp	r2, #0
 8005f3a:	f000 80db 	beq.w	80060f4 <_dtoa_r+0x8bc>
 8005f3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f40:	2a01      	cmp	r2, #1
 8005f42:	f300 80bf 	bgt.w	80060c4 <_dtoa_r+0x88c>
 8005f46:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005f48:	2a00      	cmp	r2, #0
 8005f4a:	f000 80b7 	beq.w	80060bc <_dtoa_r+0x884>
 8005f4e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f52:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f54:	4646      	mov	r6, r8
 8005f56:	9a08      	ldr	r2, [sp, #32]
 8005f58:	2101      	movs	r1, #1
 8005f5a:	441a      	add	r2, r3
 8005f5c:	4658      	mov	r0, fp
 8005f5e:	4498      	add	r8, r3
 8005f60:	9208      	str	r2, [sp, #32]
 8005f62:	f000 fc6b 	bl	800683c <__i2b>
 8005f66:	4605      	mov	r5, r0
 8005f68:	b15e      	cbz	r6, 8005f82 <_dtoa_r+0x74a>
 8005f6a:	9b08      	ldr	r3, [sp, #32]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	dd08      	ble.n	8005f82 <_dtoa_r+0x74a>
 8005f70:	42b3      	cmp	r3, r6
 8005f72:	9a08      	ldr	r2, [sp, #32]
 8005f74:	bfa8      	it	ge
 8005f76:	4633      	movge	r3, r6
 8005f78:	eba8 0803 	sub.w	r8, r8, r3
 8005f7c:	1af6      	subs	r6, r6, r3
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	9308      	str	r3, [sp, #32]
 8005f82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f84:	b1f3      	cbz	r3, 8005fc4 <_dtoa_r+0x78c>
 8005f86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f000 80b7 	beq.w	80060fc <_dtoa_r+0x8c4>
 8005f8e:	b18c      	cbz	r4, 8005fb4 <_dtoa_r+0x77c>
 8005f90:	4629      	mov	r1, r5
 8005f92:	4622      	mov	r2, r4
 8005f94:	4658      	mov	r0, fp
 8005f96:	f000 fd11 	bl	80069bc <__pow5mult>
 8005f9a:	464a      	mov	r2, r9
 8005f9c:	4601      	mov	r1, r0
 8005f9e:	4605      	mov	r5, r0
 8005fa0:	4658      	mov	r0, fp
 8005fa2:	f000 fc61 	bl	8006868 <__multiply>
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	9004      	str	r0, [sp, #16]
 8005faa:	4658      	mov	r0, fp
 8005fac:	f000 fb48 	bl	8006640 <_Bfree>
 8005fb0:	9b04      	ldr	r3, [sp, #16]
 8005fb2:	4699      	mov	r9, r3
 8005fb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fb6:	1b1a      	subs	r2, r3, r4
 8005fb8:	d004      	beq.n	8005fc4 <_dtoa_r+0x78c>
 8005fba:	4649      	mov	r1, r9
 8005fbc:	4658      	mov	r0, fp
 8005fbe:	f000 fcfd 	bl	80069bc <__pow5mult>
 8005fc2:	4681      	mov	r9, r0
 8005fc4:	2101      	movs	r1, #1
 8005fc6:	4658      	mov	r0, fp
 8005fc8:	f000 fc38 	bl	800683c <__i2b>
 8005fcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fce:	4604      	mov	r4, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f000 81cf 	beq.w	8006374 <_dtoa_r+0xb3c>
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	4601      	mov	r1, r0
 8005fda:	4658      	mov	r0, fp
 8005fdc:	f000 fcee 	bl	80069bc <__pow5mult>
 8005fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	f300 8095 	bgt.w	8006114 <_dtoa_r+0x8dc>
 8005fea:	9b02      	ldr	r3, [sp, #8]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f040 8087 	bne.w	8006100 <_dtoa_r+0x8c8>
 8005ff2:	9b03      	ldr	r3, [sp, #12]
 8005ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f040 8089 	bne.w	8006110 <_dtoa_r+0x8d8>
 8005ffe:	9b03      	ldr	r3, [sp, #12]
 8006000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006004:	0d1b      	lsrs	r3, r3, #20
 8006006:	051b      	lsls	r3, r3, #20
 8006008:	b12b      	cbz	r3, 8006016 <_dtoa_r+0x7de>
 800600a:	9b08      	ldr	r3, [sp, #32]
 800600c:	3301      	adds	r3, #1
 800600e:	9308      	str	r3, [sp, #32]
 8006010:	f108 0801 	add.w	r8, r8, #1
 8006014:	2301      	movs	r3, #1
 8006016:	930a      	str	r3, [sp, #40]	@ 0x28
 8006018:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 81b0 	beq.w	8006380 <_dtoa_r+0xb48>
 8006020:	6923      	ldr	r3, [r4, #16]
 8006022:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006026:	6918      	ldr	r0, [r3, #16]
 8006028:	f000 fbbc 	bl	80067a4 <__hi0bits>
 800602c:	f1c0 0020 	rsb	r0, r0, #32
 8006030:	9b08      	ldr	r3, [sp, #32]
 8006032:	4418      	add	r0, r3
 8006034:	f010 001f 	ands.w	r0, r0, #31
 8006038:	d077      	beq.n	800612a <_dtoa_r+0x8f2>
 800603a:	f1c0 0320 	rsb	r3, r0, #32
 800603e:	2b04      	cmp	r3, #4
 8006040:	dd6b      	ble.n	800611a <_dtoa_r+0x8e2>
 8006042:	9b08      	ldr	r3, [sp, #32]
 8006044:	f1c0 001c 	rsb	r0, r0, #28
 8006048:	4403      	add	r3, r0
 800604a:	4480      	add	r8, r0
 800604c:	4406      	add	r6, r0
 800604e:	9308      	str	r3, [sp, #32]
 8006050:	f1b8 0f00 	cmp.w	r8, #0
 8006054:	dd05      	ble.n	8006062 <_dtoa_r+0x82a>
 8006056:	4649      	mov	r1, r9
 8006058:	4642      	mov	r2, r8
 800605a:	4658      	mov	r0, fp
 800605c:	f000 fd08 	bl	8006a70 <__lshift>
 8006060:	4681      	mov	r9, r0
 8006062:	9b08      	ldr	r3, [sp, #32]
 8006064:	2b00      	cmp	r3, #0
 8006066:	dd05      	ble.n	8006074 <_dtoa_r+0x83c>
 8006068:	4621      	mov	r1, r4
 800606a:	461a      	mov	r2, r3
 800606c:	4658      	mov	r0, fp
 800606e:	f000 fcff 	bl	8006a70 <__lshift>
 8006072:	4604      	mov	r4, r0
 8006074:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006076:	2b00      	cmp	r3, #0
 8006078:	d059      	beq.n	800612e <_dtoa_r+0x8f6>
 800607a:	4621      	mov	r1, r4
 800607c:	4648      	mov	r0, r9
 800607e:	f000 fd63 	bl	8006b48 <__mcmp>
 8006082:	2800      	cmp	r0, #0
 8006084:	da53      	bge.n	800612e <_dtoa_r+0x8f6>
 8006086:	1e7b      	subs	r3, r7, #1
 8006088:	9304      	str	r3, [sp, #16]
 800608a:	4649      	mov	r1, r9
 800608c:	2300      	movs	r3, #0
 800608e:	220a      	movs	r2, #10
 8006090:	4658      	mov	r0, fp
 8006092:	f000 faf7 	bl	8006684 <__multadd>
 8006096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006098:	4681      	mov	r9, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 8172 	beq.w	8006384 <_dtoa_r+0xb4c>
 80060a0:	2300      	movs	r3, #0
 80060a2:	4629      	mov	r1, r5
 80060a4:	220a      	movs	r2, #10
 80060a6:	4658      	mov	r0, fp
 80060a8:	f000 faec 	bl	8006684 <__multadd>
 80060ac:	9b00      	ldr	r3, [sp, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	4605      	mov	r5, r0
 80060b2:	dc67      	bgt.n	8006184 <_dtoa_r+0x94c>
 80060b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	dc41      	bgt.n	800613e <_dtoa_r+0x906>
 80060ba:	e063      	b.n	8006184 <_dtoa_r+0x94c>
 80060bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80060be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80060c2:	e746      	b.n	8005f52 <_dtoa_r+0x71a>
 80060c4:	9b07      	ldr	r3, [sp, #28]
 80060c6:	1e5c      	subs	r4, r3, #1
 80060c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ca:	42a3      	cmp	r3, r4
 80060cc:	bfbf      	itttt	lt
 80060ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80060d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80060d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80060d4:	1ae3      	sublt	r3, r4, r3
 80060d6:	bfb4      	ite	lt
 80060d8:	18d2      	addlt	r2, r2, r3
 80060da:	1b1c      	subge	r4, r3, r4
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	bfbc      	itt	lt
 80060e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80060e2:	2400      	movlt	r4, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	bfb5      	itete	lt
 80060e8:	eba8 0603 	sublt.w	r6, r8, r3
 80060ec:	9b07      	ldrge	r3, [sp, #28]
 80060ee:	2300      	movlt	r3, #0
 80060f0:	4646      	movge	r6, r8
 80060f2:	e730      	b.n	8005f56 <_dtoa_r+0x71e>
 80060f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80060f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80060f8:	4646      	mov	r6, r8
 80060fa:	e735      	b.n	8005f68 <_dtoa_r+0x730>
 80060fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060fe:	e75c      	b.n	8005fba <_dtoa_r+0x782>
 8006100:	2300      	movs	r3, #0
 8006102:	e788      	b.n	8006016 <_dtoa_r+0x7de>
 8006104:	3fe00000 	.word	0x3fe00000
 8006108:	40240000 	.word	0x40240000
 800610c:	40140000 	.word	0x40140000
 8006110:	9b02      	ldr	r3, [sp, #8]
 8006112:	e780      	b.n	8006016 <_dtoa_r+0x7de>
 8006114:	2300      	movs	r3, #0
 8006116:	930a      	str	r3, [sp, #40]	@ 0x28
 8006118:	e782      	b.n	8006020 <_dtoa_r+0x7e8>
 800611a:	d099      	beq.n	8006050 <_dtoa_r+0x818>
 800611c:	9a08      	ldr	r2, [sp, #32]
 800611e:	331c      	adds	r3, #28
 8006120:	441a      	add	r2, r3
 8006122:	4498      	add	r8, r3
 8006124:	441e      	add	r6, r3
 8006126:	9208      	str	r2, [sp, #32]
 8006128:	e792      	b.n	8006050 <_dtoa_r+0x818>
 800612a:	4603      	mov	r3, r0
 800612c:	e7f6      	b.n	800611c <_dtoa_r+0x8e4>
 800612e:	9b07      	ldr	r3, [sp, #28]
 8006130:	9704      	str	r7, [sp, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	dc20      	bgt.n	8006178 <_dtoa_r+0x940>
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800613a:	2b02      	cmp	r3, #2
 800613c:	dd1e      	ble.n	800617c <_dtoa_r+0x944>
 800613e:	9b00      	ldr	r3, [sp, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	f47f aec0 	bne.w	8005ec6 <_dtoa_r+0x68e>
 8006146:	4621      	mov	r1, r4
 8006148:	2205      	movs	r2, #5
 800614a:	4658      	mov	r0, fp
 800614c:	f000 fa9a 	bl	8006684 <__multadd>
 8006150:	4601      	mov	r1, r0
 8006152:	4604      	mov	r4, r0
 8006154:	4648      	mov	r0, r9
 8006156:	f000 fcf7 	bl	8006b48 <__mcmp>
 800615a:	2800      	cmp	r0, #0
 800615c:	f77f aeb3 	ble.w	8005ec6 <_dtoa_r+0x68e>
 8006160:	4656      	mov	r6, sl
 8006162:	2331      	movs	r3, #49	@ 0x31
 8006164:	f806 3b01 	strb.w	r3, [r6], #1
 8006168:	9b04      	ldr	r3, [sp, #16]
 800616a:	3301      	adds	r3, #1
 800616c:	9304      	str	r3, [sp, #16]
 800616e:	e6ae      	b.n	8005ece <_dtoa_r+0x696>
 8006170:	9c07      	ldr	r4, [sp, #28]
 8006172:	9704      	str	r7, [sp, #16]
 8006174:	4625      	mov	r5, r4
 8006176:	e7f3      	b.n	8006160 <_dtoa_r+0x928>
 8006178:	9b07      	ldr	r3, [sp, #28]
 800617a:	9300      	str	r3, [sp, #0]
 800617c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 8104 	beq.w	800638c <_dtoa_r+0xb54>
 8006184:	2e00      	cmp	r6, #0
 8006186:	dd05      	ble.n	8006194 <_dtoa_r+0x95c>
 8006188:	4629      	mov	r1, r5
 800618a:	4632      	mov	r2, r6
 800618c:	4658      	mov	r0, fp
 800618e:	f000 fc6f 	bl	8006a70 <__lshift>
 8006192:	4605      	mov	r5, r0
 8006194:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006196:	2b00      	cmp	r3, #0
 8006198:	d05a      	beq.n	8006250 <_dtoa_r+0xa18>
 800619a:	6869      	ldr	r1, [r5, #4]
 800619c:	4658      	mov	r0, fp
 800619e:	f000 fa0f 	bl	80065c0 <_Balloc>
 80061a2:	4606      	mov	r6, r0
 80061a4:	b928      	cbnz	r0, 80061b2 <_dtoa_r+0x97a>
 80061a6:	4b84      	ldr	r3, [pc, #528]	@ (80063b8 <_dtoa_r+0xb80>)
 80061a8:	4602      	mov	r2, r0
 80061aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80061ae:	f7ff bb5a 	b.w	8005866 <_dtoa_r+0x2e>
 80061b2:	692a      	ldr	r2, [r5, #16]
 80061b4:	3202      	adds	r2, #2
 80061b6:	0092      	lsls	r2, r2, #2
 80061b8:	f105 010c 	add.w	r1, r5, #12
 80061bc:	300c      	adds	r0, #12
 80061be:	f001 ff75 	bl	80080ac <memcpy>
 80061c2:	2201      	movs	r2, #1
 80061c4:	4631      	mov	r1, r6
 80061c6:	4658      	mov	r0, fp
 80061c8:	f000 fc52 	bl	8006a70 <__lshift>
 80061cc:	f10a 0301 	add.w	r3, sl, #1
 80061d0:	9307      	str	r3, [sp, #28]
 80061d2:	9b00      	ldr	r3, [sp, #0]
 80061d4:	4453      	add	r3, sl
 80061d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061d8:	9b02      	ldr	r3, [sp, #8]
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	462f      	mov	r7, r5
 80061e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e2:	4605      	mov	r5, r0
 80061e4:	9b07      	ldr	r3, [sp, #28]
 80061e6:	4621      	mov	r1, r4
 80061e8:	3b01      	subs	r3, #1
 80061ea:	4648      	mov	r0, r9
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	f7ff fa99 	bl	8005724 <quorem>
 80061f2:	4639      	mov	r1, r7
 80061f4:	9002      	str	r0, [sp, #8]
 80061f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061fa:	4648      	mov	r0, r9
 80061fc:	f000 fca4 	bl	8006b48 <__mcmp>
 8006200:	462a      	mov	r2, r5
 8006202:	9008      	str	r0, [sp, #32]
 8006204:	4621      	mov	r1, r4
 8006206:	4658      	mov	r0, fp
 8006208:	f000 fcba 	bl	8006b80 <__mdiff>
 800620c:	68c2      	ldr	r2, [r0, #12]
 800620e:	4606      	mov	r6, r0
 8006210:	bb02      	cbnz	r2, 8006254 <_dtoa_r+0xa1c>
 8006212:	4601      	mov	r1, r0
 8006214:	4648      	mov	r0, r9
 8006216:	f000 fc97 	bl	8006b48 <__mcmp>
 800621a:	4602      	mov	r2, r0
 800621c:	4631      	mov	r1, r6
 800621e:	4658      	mov	r0, fp
 8006220:	920e      	str	r2, [sp, #56]	@ 0x38
 8006222:	f000 fa0d 	bl	8006640 <_Bfree>
 8006226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006228:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800622a:	9e07      	ldr	r6, [sp, #28]
 800622c:	ea43 0102 	orr.w	r1, r3, r2
 8006230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006232:	4319      	orrs	r1, r3
 8006234:	d110      	bne.n	8006258 <_dtoa_r+0xa20>
 8006236:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800623a:	d029      	beq.n	8006290 <_dtoa_r+0xa58>
 800623c:	9b08      	ldr	r3, [sp, #32]
 800623e:	2b00      	cmp	r3, #0
 8006240:	dd02      	ble.n	8006248 <_dtoa_r+0xa10>
 8006242:	9b02      	ldr	r3, [sp, #8]
 8006244:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006248:	9b00      	ldr	r3, [sp, #0]
 800624a:	f883 8000 	strb.w	r8, [r3]
 800624e:	e63f      	b.n	8005ed0 <_dtoa_r+0x698>
 8006250:	4628      	mov	r0, r5
 8006252:	e7bb      	b.n	80061cc <_dtoa_r+0x994>
 8006254:	2201      	movs	r2, #1
 8006256:	e7e1      	b.n	800621c <_dtoa_r+0x9e4>
 8006258:	9b08      	ldr	r3, [sp, #32]
 800625a:	2b00      	cmp	r3, #0
 800625c:	db04      	blt.n	8006268 <_dtoa_r+0xa30>
 800625e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006260:	430b      	orrs	r3, r1
 8006262:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006264:	430b      	orrs	r3, r1
 8006266:	d120      	bne.n	80062aa <_dtoa_r+0xa72>
 8006268:	2a00      	cmp	r2, #0
 800626a:	dded      	ble.n	8006248 <_dtoa_r+0xa10>
 800626c:	4649      	mov	r1, r9
 800626e:	2201      	movs	r2, #1
 8006270:	4658      	mov	r0, fp
 8006272:	f000 fbfd 	bl	8006a70 <__lshift>
 8006276:	4621      	mov	r1, r4
 8006278:	4681      	mov	r9, r0
 800627a:	f000 fc65 	bl	8006b48 <__mcmp>
 800627e:	2800      	cmp	r0, #0
 8006280:	dc03      	bgt.n	800628a <_dtoa_r+0xa52>
 8006282:	d1e1      	bne.n	8006248 <_dtoa_r+0xa10>
 8006284:	f018 0f01 	tst.w	r8, #1
 8006288:	d0de      	beq.n	8006248 <_dtoa_r+0xa10>
 800628a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800628e:	d1d8      	bne.n	8006242 <_dtoa_r+0xa0a>
 8006290:	9a00      	ldr	r2, [sp, #0]
 8006292:	2339      	movs	r3, #57	@ 0x39
 8006294:	7013      	strb	r3, [r2, #0]
 8006296:	4633      	mov	r3, r6
 8006298:	461e      	mov	r6, r3
 800629a:	3b01      	subs	r3, #1
 800629c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80062a0:	2a39      	cmp	r2, #57	@ 0x39
 80062a2:	d052      	beq.n	800634a <_dtoa_r+0xb12>
 80062a4:	3201      	adds	r2, #1
 80062a6:	701a      	strb	r2, [r3, #0]
 80062a8:	e612      	b.n	8005ed0 <_dtoa_r+0x698>
 80062aa:	2a00      	cmp	r2, #0
 80062ac:	dd07      	ble.n	80062be <_dtoa_r+0xa86>
 80062ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80062b2:	d0ed      	beq.n	8006290 <_dtoa_r+0xa58>
 80062b4:	9a00      	ldr	r2, [sp, #0]
 80062b6:	f108 0301 	add.w	r3, r8, #1
 80062ba:	7013      	strb	r3, [r2, #0]
 80062bc:	e608      	b.n	8005ed0 <_dtoa_r+0x698>
 80062be:	9b07      	ldr	r3, [sp, #28]
 80062c0:	9a07      	ldr	r2, [sp, #28]
 80062c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80062c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d028      	beq.n	800631e <_dtoa_r+0xae6>
 80062cc:	4649      	mov	r1, r9
 80062ce:	2300      	movs	r3, #0
 80062d0:	220a      	movs	r2, #10
 80062d2:	4658      	mov	r0, fp
 80062d4:	f000 f9d6 	bl	8006684 <__multadd>
 80062d8:	42af      	cmp	r7, r5
 80062da:	4681      	mov	r9, r0
 80062dc:	f04f 0300 	mov.w	r3, #0
 80062e0:	f04f 020a 	mov.w	r2, #10
 80062e4:	4639      	mov	r1, r7
 80062e6:	4658      	mov	r0, fp
 80062e8:	d107      	bne.n	80062fa <_dtoa_r+0xac2>
 80062ea:	f000 f9cb 	bl	8006684 <__multadd>
 80062ee:	4607      	mov	r7, r0
 80062f0:	4605      	mov	r5, r0
 80062f2:	9b07      	ldr	r3, [sp, #28]
 80062f4:	3301      	adds	r3, #1
 80062f6:	9307      	str	r3, [sp, #28]
 80062f8:	e774      	b.n	80061e4 <_dtoa_r+0x9ac>
 80062fa:	f000 f9c3 	bl	8006684 <__multadd>
 80062fe:	4629      	mov	r1, r5
 8006300:	4607      	mov	r7, r0
 8006302:	2300      	movs	r3, #0
 8006304:	220a      	movs	r2, #10
 8006306:	4658      	mov	r0, fp
 8006308:	f000 f9bc 	bl	8006684 <__multadd>
 800630c:	4605      	mov	r5, r0
 800630e:	e7f0      	b.n	80062f2 <_dtoa_r+0xaba>
 8006310:	9b00      	ldr	r3, [sp, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	bfcc      	ite	gt
 8006316:	461e      	movgt	r6, r3
 8006318:	2601      	movle	r6, #1
 800631a:	4456      	add	r6, sl
 800631c:	2700      	movs	r7, #0
 800631e:	4649      	mov	r1, r9
 8006320:	2201      	movs	r2, #1
 8006322:	4658      	mov	r0, fp
 8006324:	f000 fba4 	bl	8006a70 <__lshift>
 8006328:	4621      	mov	r1, r4
 800632a:	4681      	mov	r9, r0
 800632c:	f000 fc0c 	bl	8006b48 <__mcmp>
 8006330:	2800      	cmp	r0, #0
 8006332:	dcb0      	bgt.n	8006296 <_dtoa_r+0xa5e>
 8006334:	d102      	bne.n	800633c <_dtoa_r+0xb04>
 8006336:	f018 0f01 	tst.w	r8, #1
 800633a:	d1ac      	bne.n	8006296 <_dtoa_r+0xa5e>
 800633c:	4633      	mov	r3, r6
 800633e:	461e      	mov	r6, r3
 8006340:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006344:	2a30      	cmp	r2, #48	@ 0x30
 8006346:	d0fa      	beq.n	800633e <_dtoa_r+0xb06>
 8006348:	e5c2      	b.n	8005ed0 <_dtoa_r+0x698>
 800634a:	459a      	cmp	sl, r3
 800634c:	d1a4      	bne.n	8006298 <_dtoa_r+0xa60>
 800634e:	9b04      	ldr	r3, [sp, #16]
 8006350:	3301      	adds	r3, #1
 8006352:	9304      	str	r3, [sp, #16]
 8006354:	2331      	movs	r3, #49	@ 0x31
 8006356:	f88a 3000 	strb.w	r3, [sl]
 800635a:	e5b9      	b.n	8005ed0 <_dtoa_r+0x698>
 800635c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800635e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80063bc <_dtoa_r+0xb84>
 8006362:	b11b      	cbz	r3, 800636c <_dtoa_r+0xb34>
 8006364:	f10a 0308 	add.w	r3, sl, #8
 8006368:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800636a:	6013      	str	r3, [r2, #0]
 800636c:	4650      	mov	r0, sl
 800636e:	b019      	add	sp, #100	@ 0x64
 8006370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006376:	2b01      	cmp	r3, #1
 8006378:	f77f ae37 	ble.w	8005fea <_dtoa_r+0x7b2>
 800637c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800637e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006380:	2001      	movs	r0, #1
 8006382:	e655      	b.n	8006030 <_dtoa_r+0x7f8>
 8006384:	9b00      	ldr	r3, [sp, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f77f aed6 	ble.w	8006138 <_dtoa_r+0x900>
 800638c:	4656      	mov	r6, sl
 800638e:	4621      	mov	r1, r4
 8006390:	4648      	mov	r0, r9
 8006392:	f7ff f9c7 	bl	8005724 <quorem>
 8006396:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800639a:	f806 8b01 	strb.w	r8, [r6], #1
 800639e:	9b00      	ldr	r3, [sp, #0]
 80063a0:	eba6 020a 	sub.w	r2, r6, sl
 80063a4:	4293      	cmp	r3, r2
 80063a6:	ddb3      	ble.n	8006310 <_dtoa_r+0xad8>
 80063a8:	4649      	mov	r1, r9
 80063aa:	2300      	movs	r3, #0
 80063ac:	220a      	movs	r2, #10
 80063ae:	4658      	mov	r0, fp
 80063b0:	f000 f968 	bl	8006684 <__multadd>
 80063b4:	4681      	mov	r9, r0
 80063b6:	e7ea      	b.n	800638e <_dtoa_r+0xb56>
 80063b8:	08008ed5 	.word	0x08008ed5
 80063bc:	08008e59 	.word	0x08008e59

080063c0 <_free_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4605      	mov	r5, r0
 80063c4:	2900      	cmp	r1, #0
 80063c6:	d041      	beq.n	800644c <_free_r+0x8c>
 80063c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063cc:	1f0c      	subs	r4, r1, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bfb8      	it	lt
 80063d2:	18e4      	addlt	r4, r4, r3
 80063d4:	f000 f8e8 	bl	80065a8 <__malloc_lock>
 80063d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006450 <_free_r+0x90>)
 80063da:	6813      	ldr	r3, [r2, #0]
 80063dc:	b933      	cbnz	r3, 80063ec <_free_r+0x2c>
 80063de:	6063      	str	r3, [r4, #4]
 80063e0:	6014      	str	r4, [r2, #0]
 80063e2:	4628      	mov	r0, r5
 80063e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063e8:	f000 b8e4 	b.w	80065b4 <__malloc_unlock>
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	d908      	bls.n	8006402 <_free_r+0x42>
 80063f0:	6820      	ldr	r0, [r4, #0]
 80063f2:	1821      	adds	r1, r4, r0
 80063f4:	428b      	cmp	r3, r1
 80063f6:	bf01      	itttt	eq
 80063f8:	6819      	ldreq	r1, [r3, #0]
 80063fa:	685b      	ldreq	r3, [r3, #4]
 80063fc:	1809      	addeq	r1, r1, r0
 80063fe:	6021      	streq	r1, [r4, #0]
 8006400:	e7ed      	b.n	80063de <_free_r+0x1e>
 8006402:	461a      	mov	r2, r3
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	b10b      	cbz	r3, 800640c <_free_r+0x4c>
 8006408:	42a3      	cmp	r3, r4
 800640a:	d9fa      	bls.n	8006402 <_free_r+0x42>
 800640c:	6811      	ldr	r1, [r2, #0]
 800640e:	1850      	adds	r0, r2, r1
 8006410:	42a0      	cmp	r0, r4
 8006412:	d10b      	bne.n	800642c <_free_r+0x6c>
 8006414:	6820      	ldr	r0, [r4, #0]
 8006416:	4401      	add	r1, r0
 8006418:	1850      	adds	r0, r2, r1
 800641a:	4283      	cmp	r3, r0
 800641c:	6011      	str	r1, [r2, #0]
 800641e:	d1e0      	bne.n	80063e2 <_free_r+0x22>
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	6053      	str	r3, [r2, #4]
 8006426:	4408      	add	r0, r1
 8006428:	6010      	str	r0, [r2, #0]
 800642a:	e7da      	b.n	80063e2 <_free_r+0x22>
 800642c:	d902      	bls.n	8006434 <_free_r+0x74>
 800642e:	230c      	movs	r3, #12
 8006430:	602b      	str	r3, [r5, #0]
 8006432:	e7d6      	b.n	80063e2 <_free_r+0x22>
 8006434:	6820      	ldr	r0, [r4, #0]
 8006436:	1821      	adds	r1, r4, r0
 8006438:	428b      	cmp	r3, r1
 800643a:	bf04      	itt	eq
 800643c:	6819      	ldreq	r1, [r3, #0]
 800643e:	685b      	ldreq	r3, [r3, #4]
 8006440:	6063      	str	r3, [r4, #4]
 8006442:	bf04      	itt	eq
 8006444:	1809      	addeq	r1, r1, r0
 8006446:	6021      	streq	r1, [r4, #0]
 8006448:	6054      	str	r4, [r2, #4]
 800644a:	e7ca      	b.n	80063e2 <_free_r+0x22>
 800644c:	bd38      	pop	{r3, r4, r5, pc}
 800644e:	bf00      	nop
 8006450:	20000464 	.word	0x20000464

08006454 <malloc>:
 8006454:	4b02      	ldr	r3, [pc, #8]	@ (8006460 <malloc+0xc>)
 8006456:	4601      	mov	r1, r0
 8006458:	6818      	ldr	r0, [r3, #0]
 800645a:	f000 b825 	b.w	80064a8 <_malloc_r>
 800645e:	bf00      	nop
 8006460:	20000018 	.word	0x20000018

08006464 <sbrk_aligned>:
 8006464:	b570      	push	{r4, r5, r6, lr}
 8006466:	4e0f      	ldr	r6, [pc, #60]	@ (80064a4 <sbrk_aligned+0x40>)
 8006468:	460c      	mov	r4, r1
 800646a:	6831      	ldr	r1, [r6, #0]
 800646c:	4605      	mov	r5, r0
 800646e:	b911      	cbnz	r1, 8006476 <sbrk_aligned+0x12>
 8006470:	f001 fe0c 	bl	800808c <_sbrk_r>
 8006474:	6030      	str	r0, [r6, #0]
 8006476:	4621      	mov	r1, r4
 8006478:	4628      	mov	r0, r5
 800647a:	f001 fe07 	bl	800808c <_sbrk_r>
 800647e:	1c43      	adds	r3, r0, #1
 8006480:	d103      	bne.n	800648a <sbrk_aligned+0x26>
 8006482:	f04f 34ff 	mov.w	r4, #4294967295
 8006486:	4620      	mov	r0, r4
 8006488:	bd70      	pop	{r4, r5, r6, pc}
 800648a:	1cc4      	adds	r4, r0, #3
 800648c:	f024 0403 	bic.w	r4, r4, #3
 8006490:	42a0      	cmp	r0, r4
 8006492:	d0f8      	beq.n	8006486 <sbrk_aligned+0x22>
 8006494:	1a21      	subs	r1, r4, r0
 8006496:	4628      	mov	r0, r5
 8006498:	f001 fdf8 	bl	800808c <_sbrk_r>
 800649c:	3001      	adds	r0, #1
 800649e:	d1f2      	bne.n	8006486 <sbrk_aligned+0x22>
 80064a0:	e7ef      	b.n	8006482 <sbrk_aligned+0x1e>
 80064a2:	bf00      	nop
 80064a4:	20000460 	.word	0x20000460

080064a8 <_malloc_r>:
 80064a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	1ccd      	adds	r5, r1, #3
 80064ae:	f025 0503 	bic.w	r5, r5, #3
 80064b2:	3508      	adds	r5, #8
 80064b4:	2d0c      	cmp	r5, #12
 80064b6:	bf38      	it	cc
 80064b8:	250c      	movcc	r5, #12
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	4606      	mov	r6, r0
 80064be:	db01      	blt.n	80064c4 <_malloc_r+0x1c>
 80064c0:	42a9      	cmp	r1, r5
 80064c2:	d904      	bls.n	80064ce <_malloc_r+0x26>
 80064c4:	230c      	movs	r3, #12
 80064c6:	6033      	str	r3, [r6, #0]
 80064c8:	2000      	movs	r0, #0
 80064ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065a4 <_malloc_r+0xfc>
 80064d2:	f000 f869 	bl	80065a8 <__malloc_lock>
 80064d6:	f8d8 3000 	ldr.w	r3, [r8]
 80064da:	461c      	mov	r4, r3
 80064dc:	bb44      	cbnz	r4, 8006530 <_malloc_r+0x88>
 80064de:	4629      	mov	r1, r5
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff ffbf 	bl	8006464 <sbrk_aligned>
 80064e6:	1c43      	adds	r3, r0, #1
 80064e8:	4604      	mov	r4, r0
 80064ea:	d158      	bne.n	800659e <_malloc_r+0xf6>
 80064ec:	f8d8 4000 	ldr.w	r4, [r8]
 80064f0:	4627      	mov	r7, r4
 80064f2:	2f00      	cmp	r7, #0
 80064f4:	d143      	bne.n	800657e <_malloc_r+0xd6>
 80064f6:	2c00      	cmp	r4, #0
 80064f8:	d04b      	beq.n	8006592 <_malloc_r+0xea>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	4639      	mov	r1, r7
 80064fe:	4630      	mov	r0, r6
 8006500:	eb04 0903 	add.w	r9, r4, r3
 8006504:	f001 fdc2 	bl	800808c <_sbrk_r>
 8006508:	4581      	cmp	r9, r0
 800650a:	d142      	bne.n	8006592 <_malloc_r+0xea>
 800650c:	6821      	ldr	r1, [r4, #0]
 800650e:	1a6d      	subs	r5, r5, r1
 8006510:	4629      	mov	r1, r5
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ffa6 	bl	8006464 <sbrk_aligned>
 8006518:	3001      	adds	r0, #1
 800651a:	d03a      	beq.n	8006592 <_malloc_r+0xea>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	442b      	add	r3, r5
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	f8d8 3000 	ldr.w	r3, [r8]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	bb62      	cbnz	r2, 8006584 <_malloc_r+0xdc>
 800652a:	f8c8 7000 	str.w	r7, [r8]
 800652e:	e00f      	b.n	8006550 <_malloc_r+0xa8>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	1b52      	subs	r2, r2, r5
 8006534:	d420      	bmi.n	8006578 <_malloc_r+0xd0>
 8006536:	2a0b      	cmp	r2, #11
 8006538:	d917      	bls.n	800656a <_malloc_r+0xc2>
 800653a:	1961      	adds	r1, r4, r5
 800653c:	42a3      	cmp	r3, r4
 800653e:	6025      	str	r5, [r4, #0]
 8006540:	bf18      	it	ne
 8006542:	6059      	strne	r1, [r3, #4]
 8006544:	6863      	ldr	r3, [r4, #4]
 8006546:	bf08      	it	eq
 8006548:	f8c8 1000 	streq.w	r1, [r8]
 800654c:	5162      	str	r2, [r4, r5]
 800654e:	604b      	str	r3, [r1, #4]
 8006550:	4630      	mov	r0, r6
 8006552:	f000 f82f 	bl	80065b4 <__malloc_unlock>
 8006556:	f104 000b 	add.w	r0, r4, #11
 800655a:	1d23      	adds	r3, r4, #4
 800655c:	f020 0007 	bic.w	r0, r0, #7
 8006560:	1ac2      	subs	r2, r0, r3
 8006562:	bf1c      	itt	ne
 8006564:	1a1b      	subne	r3, r3, r0
 8006566:	50a3      	strne	r3, [r4, r2]
 8006568:	e7af      	b.n	80064ca <_malloc_r+0x22>
 800656a:	6862      	ldr	r2, [r4, #4]
 800656c:	42a3      	cmp	r3, r4
 800656e:	bf0c      	ite	eq
 8006570:	f8c8 2000 	streq.w	r2, [r8]
 8006574:	605a      	strne	r2, [r3, #4]
 8006576:	e7eb      	b.n	8006550 <_malloc_r+0xa8>
 8006578:	4623      	mov	r3, r4
 800657a:	6864      	ldr	r4, [r4, #4]
 800657c:	e7ae      	b.n	80064dc <_malloc_r+0x34>
 800657e:	463c      	mov	r4, r7
 8006580:	687f      	ldr	r7, [r7, #4]
 8006582:	e7b6      	b.n	80064f2 <_malloc_r+0x4a>
 8006584:	461a      	mov	r2, r3
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	42a3      	cmp	r3, r4
 800658a:	d1fb      	bne.n	8006584 <_malloc_r+0xdc>
 800658c:	2300      	movs	r3, #0
 800658e:	6053      	str	r3, [r2, #4]
 8006590:	e7de      	b.n	8006550 <_malloc_r+0xa8>
 8006592:	230c      	movs	r3, #12
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	4630      	mov	r0, r6
 8006598:	f000 f80c 	bl	80065b4 <__malloc_unlock>
 800659c:	e794      	b.n	80064c8 <_malloc_r+0x20>
 800659e:	6005      	str	r5, [r0, #0]
 80065a0:	e7d6      	b.n	8006550 <_malloc_r+0xa8>
 80065a2:	bf00      	nop
 80065a4:	20000464 	.word	0x20000464

080065a8 <__malloc_lock>:
 80065a8:	4801      	ldr	r0, [pc, #4]	@ (80065b0 <__malloc_lock+0x8>)
 80065aa:	f7ff b8b2 	b.w	8005712 <__retarget_lock_acquire_recursive>
 80065ae:	bf00      	nop
 80065b0:	2000045c 	.word	0x2000045c

080065b4 <__malloc_unlock>:
 80065b4:	4801      	ldr	r0, [pc, #4]	@ (80065bc <__malloc_unlock+0x8>)
 80065b6:	f7ff b8ad 	b.w	8005714 <__retarget_lock_release_recursive>
 80065ba:	bf00      	nop
 80065bc:	2000045c 	.word	0x2000045c

080065c0 <_Balloc>:
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	69c6      	ldr	r6, [r0, #28]
 80065c4:	4604      	mov	r4, r0
 80065c6:	460d      	mov	r5, r1
 80065c8:	b976      	cbnz	r6, 80065e8 <_Balloc+0x28>
 80065ca:	2010      	movs	r0, #16
 80065cc:	f7ff ff42 	bl	8006454 <malloc>
 80065d0:	4602      	mov	r2, r0
 80065d2:	61e0      	str	r0, [r4, #28]
 80065d4:	b920      	cbnz	r0, 80065e0 <_Balloc+0x20>
 80065d6:	4b18      	ldr	r3, [pc, #96]	@ (8006638 <_Balloc+0x78>)
 80065d8:	4818      	ldr	r0, [pc, #96]	@ (800663c <_Balloc+0x7c>)
 80065da:	216b      	movs	r1, #107	@ 0x6b
 80065dc:	f001 fd7c 	bl	80080d8 <__assert_func>
 80065e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065e4:	6006      	str	r6, [r0, #0]
 80065e6:	60c6      	str	r6, [r0, #12]
 80065e8:	69e6      	ldr	r6, [r4, #28]
 80065ea:	68f3      	ldr	r3, [r6, #12]
 80065ec:	b183      	cbz	r3, 8006610 <_Balloc+0x50>
 80065ee:	69e3      	ldr	r3, [r4, #28]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065f6:	b9b8      	cbnz	r0, 8006628 <_Balloc+0x68>
 80065f8:	2101      	movs	r1, #1
 80065fa:	fa01 f605 	lsl.w	r6, r1, r5
 80065fe:	1d72      	adds	r2, r6, #5
 8006600:	0092      	lsls	r2, r2, #2
 8006602:	4620      	mov	r0, r4
 8006604:	f001 fd86 	bl	8008114 <_calloc_r>
 8006608:	b160      	cbz	r0, 8006624 <_Balloc+0x64>
 800660a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800660e:	e00e      	b.n	800662e <_Balloc+0x6e>
 8006610:	2221      	movs	r2, #33	@ 0x21
 8006612:	2104      	movs	r1, #4
 8006614:	4620      	mov	r0, r4
 8006616:	f001 fd7d 	bl	8008114 <_calloc_r>
 800661a:	69e3      	ldr	r3, [r4, #28]
 800661c:	60f0      	str	r0, [r6, #12]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e4      	bne.n	80065ee <_Balloc+0x2e>
 8006624:	2000      	movs	r0, #0
 8006626:	bd70      	pop	{r4, r5, r6, pc}
 8006628:	6802      	ldr	r2, [r0, #0]
 800662a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800662e:	2300      	movs	r3, #0
 8006630:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006634:	e7f7      	b.n	8006626 <_Balloc+0x66>
 8006636:	bf00      	nop
 8006638:	08008e66 	.word	0x08008e66
 800663c:	08008ee6 	.word	0x08008ee6

08006640 <_Bfree>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	69c6      	ldr	r6, [r0, #28]
 8006644:	4605      	mov	r5, r0
 8006646:	460c      	mov	r4, r1
 8006648:	b976      	cbnz	r6, 8006668 <_Bfree+0x28>
 800664a:	2010      	movs	r0, #16
 800664c:	f7ff ff02 	bl	8006454 <malloc>
 8006650:	4602      	mov	r2, r0
 8006652:	61e8      	str	r0, [r5, #28]
 8006654:	b920      	cbnz	r0, 8006660 <_Bfree+0x20>
 8006656:	4b09      	ldr	r3, [pc, #36]	@ (800667c <_Bfree+0x3c>)
 8006658:	4809      	ldr	r0, [pc, #36]	@ (8006680 <_Bfree+0x40>)
 800665a:	218f      	movs	r1, #143	@ 0x8f
 800665c:	f001 fd3c 	bl	80080d8 <__assert_func>
 8006660:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006664:	6006      	str	r6, [r0, #0]
 8006666:	60c6      	str	r6, [r0, #12]
 8006668:	b13c      	cbz	r4, 800667a <_Bfree+0x3a>
 800666a:	69eb      	ldr	r3, [r5, #28]
 800666c:	6862      	ldr	r2, [r4, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006674:	6021      	str	r1, [r4, #0]
 8006676:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800667a:	bd70      	pop	{r4, r5, r6, pc}
 800667c:	08008e66 	.word	0x08008e66
 8006680:	08008ee6 	.word	0x08008ee6

08006684 <__multadd>:
 8006684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006688:	690d      	ldr	r5, [r1, #16]
 800668a:	4607      	mov	r7, r0
 800668c:	460c      	mov	r4, r1
 800668e:	461e      	mov	r6, r3
 8006690:	f101 0c14 	add.w	ip, r1, #20
 8006694:	2000      	movs	r0, #0
 8006696:	f8dc 3000 	ldr.w	r3, [ip]
 800669a:	b299      	uxth	r1, r3
 800669c:	fb02 6101 	mla	r1, r2, r1, r6
 80066a0:	0c1e      	lsrs	r6, r3, #16
 80066a2:	0c0b      	lsrs	r3, r1, #16
 80066a4:	fb02 3306 	mla	r3, r2, r6, r3
 80066a8:	b289      	uxth	r1, r1
 80066aa:	3001      	adds	r0, #1
 80066ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066b0:	4285      	cmp	r5, r0
 80066b2:	f84c 1b04 	str.w	r1, [ip], #4
 80066b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066ba:	dcec      	bgt.n	8006696 <__multadd+0x12>
 80066bc:	b30e      	cbz	r6, 8006702 <__multadd+0x7e>
 80066be:	68a3      	ldr	r3, [r4, #8]
 80066c0:	42ab      	cmp	r3, r5
 80066c2:	dc19      	bgt.n	80066f8 <__multadd+0x74>
 80066c4:	6861      	ldr	r1, [r4, #4]
 80066c6:	4638      	mov	r0, r7
 80066c8:	3101      	adds	r1, #1
 80066ca:	f7ff ff79 	bl	80065c0 <_Balloc>
 80066ce:	4680      	mov	r8, r0
 80066d0:	b928      	cbnz	r0, 80066de <__multadd+0x5a>
 80066d2:	4602      	mov	r2, r0
 80066d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <__multadd+0x84>)
 80066d6:	480d      	ldr	r0, [pc, #52]	@ (800670c <__multadd+0x88>)
 80066d8:	21ba      	movs	r1, #186	@ 0xba
 80066da:	f001 fcfd 	bl	80080d8 <__assert_func>
 80066de:	6922      	ldr	r2, [r4, #16]
 80066e0:	3202      	adds	r2, #2
 80066e2:	f104 010c 	add.w	r1, r4, #12
 80066e6:	0092      	lsls	r2, r2, #2
 80066e8:	300c      	adds	r0, #12
 80066ea:	f001 fcdf 	bl	80080ac <memcpy>
 80066ee:	4621      	mov	r1, r4
 80066f0:	4638      	mov	r0, r7
 80066f2:	f7ff ffa5 	bl	8006640 <_Bfree>
 80066f6:	4644      	mov	r4, r8
 80066f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066fc:	3501      	adds	r5, #1
 80066fe:	615e      	str	r6, [r3, #20]
 8006700:	6125      	str	r5, [r4, #16]
 8006702:	4620      	mov	r0, r4
 8006704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006708:	08008ed5 	.word	0x08008ed5
 800670c:	08008ee6 	.word	0x08008ee6

08006710 <__s2b>:
 8006710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006714:	460c      	mov	r4, r1
 8006716:	4615      	mov	r5, r2
 8006718:	461f      	mov	r7, r3
 800671a:	2209      	movs	r2, #9
 800671c:	3308      	adds	r3, #8
 800671e:	4606      	mov	r6, r0
 8006720:	fb93 f3f2 	sdiv	r3, r3, r2
 8006724:	2100      	movs	r1, #0
 8006726:	2201      	movs	r2, #1
 8006728:	429a      	cmp	r2, r3
 800672a:	db09      	blt.n	8006740 <__s2b+0x30>
 800672c:	4630      	mov	r0, r6
 800672e:	f7ff ff47 	bl	80065c0 <_Balloc>
 8006732:	b940      	cbnz	r0, 8006746 <__s2b+0x36>
 8006734:	4602      	mov	r2, r0
 8006736:	4b19      	ldr	r3, [pc, #100]	@ (800679c <__s2b+0x8c>)
 8006738:	4819      	ldr	r0, [pc, #100]	@ (80067a0 <__s2b+0x90>)
 800673a:	21d3      	movs	r1, #211	@ 0xd3
 800673c:	f001 fccc 	bl	80080d8 <__assert_func>
 8006740:	0052      	lsls	r2, r2, #1
 8006742:	3101      	adds	r1, #1
 8006744:	e7f0      	b.n	8006728 <__s2b+0x18>
 8006746:	9b08      	ldr	r3, [sp, #32]
 8006748:	6143      	str	r3, [r0, #20]
 800674a:	2d09      	cmp	r5, #9
 800674c:	f04f 0301 	mov.w	r3, #1
 8006750:	6103      	str	r3, [r0, #16]
 8006752:	dd16      	ble.n	8006782 <__s2b+0x72>
 8006754:	f104 0909 	add.w	r9, r4, #9
 8006758:	46c8      	mov	r8, r9
 800675a:	442c      	add	r4, r5
 800675c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006760:	4601      	mov	r1, r0
 8006762:	3b30      	subs	r3, #48	@ 0x30
 8006764:	220a      	movs	r2, #10
 8006766:	4630      	mov	r0, r6
 8006768:	f7ff ff8c 	bl	8006684 <__multadd>
 800676c:	45a0      	cmp	r8, r4
 800676e:	d1f5      	bne.n	800675c <__s2b+0x4c>
 8006770:	f1a5 0408 	sub.w	r4, r5, #8
 8006774:	444c      	add	r4, r9
 8006776:	1b2d      	subs	r5, r5, r4
 8006778:	1963      	adds	r3, r4, r5
 800677a:	42bb      	cmp	r3, r7
 800677c:	db04      	blt.n	8006788 <__s2b+0x78>
 800677e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006782:	340a      	adds	r4, #10
 8006784:	2509      	movs	r5, #9
 8006786:	e7f6      	b.n	8006776 <__s2b+0x66>
 8006788:	f814 3b01 	ldrb.w	r3, [r4], #1
 800678c:	4601      	mov	r1, r0
 800678e:	3b30      	subs	r3, #48	@ 0x30
 8006790:	220a      	movs	r2, #10
 8006792:	4630      	mov	r0, r6
 8006794:	f7ff ff76 	bl	8006684 <__multadd>
 8006798:	e7ee      	b.n	8006778 <__s2b+0x68>
 800679a:	bf00      	nop
 800679c:	08008ed5 	.word	0x08008ed5
 80067a0:	08008ee6 	.word	0x08008ee6

080067a4 <__hi0bits>:
 80067a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80067a8:	4603      	mov	r3, r0
 80067aa:	bf36      	itet	cc
 80067ac:	0403      	lslcc	r3, r0, #16
 80067ae:	2000      	movcs	r0, #0
 80067b0:	2010      	movcc	r0, #16
 80067b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067b6:	bf3c      	itt	cc
 80067b8:	021b      	lslcc	r3, r3, #8
 80067ba:	3008      	addcc	r0, #8
 80067bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067c0:	bf3c      	itt	cc
 80067c2:	011b      	lslcc	r3, r3, #4
 80067c4:	3004      	addcc	r0, #4
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ca:	bf3c      	itt	cc
 80067cc:	009b      	lslcc	r3, r3, #2
 80067ce:	3002      	addcc	r0, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	db05      	blt.n	80067e0 <__hi0bits+0x3c>
 80067d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80067d8:	f100 0001 	add.w	r0, r0, #1
 80067dc:	bf08      	it	eq
 80067de:	2020      	moveq	r0, #32
 80067e0:	4770      	bx	lr

080067e2 <__lo0bits>:
 80067e2:	6803      	ldr	r3, [r0, #0]
 80067e4:	4602      	mov	r2, r0
 80067e6:	f013 0007 	ands.w	r0, r3, #7
 80067ea:	d00b      	beq.n	8006804 <__lo0bits+0x22>
 80067ec:	07d9      	lsls	r1, r3, #31
 80067ee:	d421      	bmi.n	8006834 <__lo0bits+0x52>
 80067f0:	0798      	lsls	r0, r3, #30
 80067f2:	bf49      	itett	mi
 80067f4:	085b      	lsrmi	r3, r3, #1
 80067f6:	089b      	lsrpl	r3, r3, #2
 80067f8:	2001      	movmi	r0, #1
 80067fa:	6013      	strmi	r3, [r2, #0]
 80067fc:	bf5c      	itt	pl
 80067fe:	6013      	strpl	r3, [r2, #0]
 8006800:	2002      	movpl	r0, #2
 8006802:	4770      	bx	lr
 8006804:	b299      	uxth	r1, r3
 8006806:	b909      	cbnz	r1, 800680c <__lo0bits+0x2a>
 8006808:	0c1b      	lsrs	r3, r3, #16
 800680a:	2010      	movs	r0, #16
 800680c:	b2d9      	uxtb	r1, r3
 800680e:	b909      	cbnz	r1, 8006814 <__lo0bits+0x32>
 8006810:	3008      	adds	r0, #8
 8006812:	0a1b      	lsrs	r3, r3, #8
 8006814:	0719      	lsls	r1, r3, #28
 8006816:	bf04      	itt	eq
 8006818:	091b      	lsreq	r3, r3, #4
 800681a:	3004      	addeq	r0, #4
 800681c:	0799      	lsls	r1, r3, #30
 800681e:	bf04      	itt	eq
 8006820:	089b      	lsreq	r3, r3, #2
 8006822:	3002      	addeq	r0, #2
 8006824:	07d9      	lsls	r1, r3, #31
 8006826:	d403      	bmi.n	8006830 <__lo0bits+0x4e>
 8006828:	085b      	lsrs	r3, r3, #1
 800682a:	f100 0001 	add.w	r0, r0, #1
 800682e:	d003      	beq.n	8006838 <__lo0bits+0x56>
 8006830:	6013      	str	r3, [r2, #0]
 8006832:	4770      	bx	lr
 8006834:	2000      	movs	r0, #0
 8006836:	4770      	bx	lr
 8006838:	2020      	movs	r0, #32
 800683a:	4770      	bx	lr

0800683c <__i2b>:
 800683c:	b510      	push	{r4, lr}
 800683e:	460c      	mov	r4, r1
 8006840:	2101      	movs	r1, #1
 8006842:	f7ff febd 	bl	80065c0 <_Balloc>
 8006846:	4602      	mov	r2, r0
 8006848:	b928      	cbnz	r0, 8006856 <__i2b+0x1a>
 800684a:	4b05      	ldr	r3, [pc, #20]	@ (8006860 <__i2b+0x24>)
 800684c:	4805      	ldr	r0, [pc, #20]	@ (8006864 <__i2b+0x28>)
 800684e:	f240 1145 	movw	r1, #325	@ 0x145
 8006852:	f001 fc41 	bl	80080d8 <__assert_func>
 8006856:	2301      	movs	r3, #1
 8006858:	6144      	str	r4, [r0, #20]
 800685a:	6103      	str	r3, [r0, #16]
 800685c:	bd10      	pop	{r4, pc}
 800685e:	bf00      	nop
 8006860:	08008ed5 	.word	0x08008ed5
 8006864:	08008ee6 	.word	0x08008ee6

08006868 <__multiply>:
 8006868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686c:	4614      	mov	r4, r2
 800686e:	690a      	ldr	r2, [r1, #16]
 8006870:	6923      	ldr	r3, [r4, #16]
 8006872:	429a      	cmp	r2, r3
 8006874:	bfa8      	it	ge
 8006876:	4623      	movge	r3, r4
 8006878:	460f      	mov	r7, r1
 800687a:	bfa4      	itt	ge
 800687c:	460c      	movge	r4, r1
 800687e:	461f      	movge	r7, r3
 8006880:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006884:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006888:	68a3      	ldr	r3, [r4, #8]
 800688a:	6861      	ldr	r1, [r4, #4]
 800688c:	eb0a 0609 	add.w	r6, sl, r9
 8006890:	42b3      	cmp	r3, r6
 8006892:	b085      	sub	sp, #20
 8006894:	bfb8      	it	lt
 8006896:	3101      	addlt	r1, #1
 8006898:	f7ff fe92 	bl	80065c0 <_Balloc>
 800689c:	b930      	cbnz	r0, 80068ac <__multiply+0x44>
 800689e:	4602      	mov	r2, r0
 80068a0:	4b44      	ldr	r3, [pc, #272]	@ (80069b4 <__multiply+0x14c>)
 80068a2:	4845      	ldr	r0, [pc, #276]	@ (80069b8 <__multiply+0x150>)
 80068a4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80068a8:	f001 fc16 	bl	80080d8 <__assert_func>
 80068ac:	f100 0514 	add.w	r5, r0, #20
 80068b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80068b4:	462b      	mov	r3, r5
 80068b6:	2200      	movs	r2, #0
 80068b8:	4543      	cmp	r3, r8
 80068ba:	d321      	bcc.n	8006900 <__multiply+0x98>
 80068bc:	f107 0114 	add.w	r1, r7, #20
 80068c0:	f104 0214 	add.w	r2, r4, #20
 80068c4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80068c8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80068cc:	9302      	str	r3, [sp, #8]
 80068ce:	1b13      	subs	r3, r2, r4
 80068d0:	3b15      	subs	r3, #21
 80068d2:	f023 0303 	bic.w	r3, r3, #3
 80068d6:	3304      	adds	r3, #4
 80068d8:	f104 0715 	add.w	r7, r4, #21
 80068dc:	42ba      	cmp	r2, r7
 80068de:	bf38      	it	cc
 80068e0:	2304      	movcc	r3, #4
 80068e2:	9301      	str	r3, [sp, #4]
 80068e4:	9b02      	ldr	r3, [sp, #8]
 80068e6:	9103      	str	r1, [sp, #12]
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d80c      	bhi.n	8006906 <__multiply+0x9e>
 80068ec:	2e00      	cmp	r6, #0
 80068ee:	dd03      	ble.n	80068f8 <__multiply+0x90>
 80068f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d05b      	beq.n	80069b0 <__multiply+0x148>
 80068f8:	6106      	str	r6, [r0, #16]
 80068fa:	b005      	add	sp, #20
 80068fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006900:	f843 2b04 	str.w	r2, [r3], #4
 8006904:	e7d8      	b.n	80068b8 <__multiply+0x50>
 8006906:	f8b1 a000 	ldrh.w	sl, [r1]
 800690a:	f1ba 0f00 	cmp.w	sl, #0
 800690e:	d024      	beq.n	800695a <__multiply+0xf2>
 8006910:	f104 0e14 	add.w	lr, r4, #20
 8006914:	46a9      	mov	r9, r5
 8006916:	f04f 0c00 	mov.w	ip, #0
 800691a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800691e:	f8d9 3000 	ldr.w	r3, [r9]
 8006922:	fa1f fb87 	uxth.w	fp, r7
 8006926:	b29b      	uxth	r3, r3
 8006928:	fb0a 330b 	mla	r3, sl, fp, r3
 800692c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006930:	f8d9 7000 	ldr.w	r7, [r9]
 8006934:	4463      	add	r3, ip
 8006936:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800693a:	fb0a c70b 	mla	r7, sl, fp, ip
 800693e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006942:	b29b      	uxth	r3, r3
 8006944:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006948:	4572      	cmp	r2, lr
 800694a:	f849 3b04 	str.w	r3, [r9], #4
 800694e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006952:	d8e2      	bhi.n	800691a <__multiply+0xb2>
 8006954:	9b01      	ldr	r3, [sp, #4]
 8006956:	f845 c003 	str.w	ip, [r5, r3]
 800695a:	9b03      	ldr	r3, [sp, #12]
 800695c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006960:	3104      	adds	r1, #4
 8006962:	f1b9 0f00 	cmp.w	r9, #0
 8006966:	d021      	beq.n	80069ac <__multiply+0x144>
 8006968:	682b      	ldr	r3, [r5, #0]
 800696a:	f104 0c14 	add.w	ip, r4, #20
 800696e:	46ae      	mov	lr, r5
 8006970:	f04f 0a00 	mov.w	sl, #0
 8006974:	f8bc b000 	ldrh.w	fp, [ip]
 8006978:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800697c:	fb09 770b 	mla	r7, r9, fp, r7
 8006980:	4457      	add	r7, sl
 8006982:	b29b      	uxth	r3, r3
 8006984:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006988:	f84e 3b04 	str.w	r3, [lr], #4
 800698c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006990:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006994:	f8be 3000 	ldrh.w	r3, [lr]
 8006998:	fb09 330a 	mla	r3, r9, sl, r3
 800699c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80069a0:	4562      	cmp	r2, ip
 80069a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069a6:	d8e5      	bhi.n	8006974 <__multiply+0x10c>
 80069a8:	9f01      	ldr	r7, [sp, #4]
 80069aa:	51eb      	str	r3, [r5, r7]
 80069ac:	3504      	adds	r5, #4
 80069ae:	e799      	b.n	80068e4 <__multiply+0x7c>
 80069b0:	3e01      	subs	r6, #1
 80069b2:	e79b      	b.n	80068ec <__multiply+0x84>
 80069b4:	08008ed5 	.word	0x08008ed5
 80069b8:	08008ee6 	.word	0x08008ee6

080069bc <__pow5mult>:
 80069bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069c0:	4615      	mov	r5, r2
 80069c2:	f012 0203 	ands.w	r2, r2, #3
 80069c6:	4607      	mov	r7, r0
 80069c8:	460e      	mov	r6, r1
 80069ca:	d007      	beq.n	80069dc <__pow5mult+0x20>
 80069cc:	4c25      	ldr	r4, [pc, #148]	@ (8006a64 <__pow5mult+0xa8>)
 80069ce:	3a01      	subs	r2, #1
 80069d0:	2300      	movs	r3, #0
 80069d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069d6:	f7ff fe55 	bl	8006684 <__multadd>
 80069da:	4606      	mov	r6, r0
 80069dc:	10ad      	asrs	r5, r5, #2
 80069de:	d03d      	beq.n	8006a5c <__pow5mult+0xa0>
 80069e0:	69fc      	ldr	r4, [r7, #28]
 80069e2:	b97c      	cbnz	r4, 8006a04 <__pow5mult+0x48>
 80069e4:	2010      	movs	r0, #16
 80069e6:	f7ff fd35 	bl	8006454 <malloc>
 80069ea:	4602      	mov	r2, r0
 80069ec:	61f8      	str	r0, [r7, #28]
 80069ee:	b928      	cbnz	r0, 80069fc <__pow5mult+0x40>
 80069f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a68 <__pow5mult+0xac>)
 80069f2:	481e      	ldr	r0, [pc, #120]	@ (8006a6c <__pow5mult+0xb0>)
 80069f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80069f8:	f001 fb6e 	bl	80080d8 <__assert_func>
 80069fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a00:	6004      	str	r4, [r0, #0]
 8006a02:	60c4      	str	r4, [r0, #12]
 8006a04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a0c:	b94c      	cbnz	r4, 8006a22 <__pow5mult+0x66>
 8006a0e:	f240 2171 	movw	r1, #625	@ 0x271
 8006a12:	4638      	mov	r0, r7
 8006a14:	f7ff ff12 	bl	800683c <__i2b>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a1e:	4604      	mov	r4, r0
 8006a20:	6003      	str	r3, [r0, #0]
 8006a22:	f04f 0900 	mov.w	r9, #0
 8006a26:	07eb      	lsls	r3, r5, #31
 8006a28:	d50a      	bpl.n	8006a40 <__pow5mult+0x84>
 8006a2a:	4631      	mov	r1, r6
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	4638      	mov	r0, r7
 8006a30:	f7ff ff1a 	bl	8006868 <__multiply>
 8006a34:	4631      	mov	r1, r6
 8006a36:	4680      	mov	r8, r0
 8006a38:	4638      	mov	r0, r7
 8006a3a:	f7ff fe01 	bl	8006640 <_Bfree>
 8006a3e:	4646      	mov	r6, r8
 8006a40:	106d      	asrs	r5, r5, #1
 8006a42:	d00b      	beq.n	8006a5c <__pow5mult+0xa0>
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	b938      	cbnz	r0, 8006a58 <__pow5mult+0x9c>
 8006a48:	4622      	mov	r2, r4
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4638      	mov	r0, r7
 8006a4e:	f7ff ff0b 	bl	8006868 <__multiply>
 8006a52:	6020      	str	r0, [r4, #0]
 8006a54:	f8c0 9000 	str.w	r9, [r0]
 8006a58:	4604      	mov	r4, r0
 8006a5a:	e7e4      	b.n	8006a26 <__pow5mult+0x6a>
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a62:	bf00      	nop
 8006a64:	08008f40 	.word	0x08008f40
 8006a68:	08008e66 	.word	0x08008e66
 8006a6c:	08008ee6 	.word	0x08008ee6

08006a70 <__lshift>:
 8006a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a74:	460c      	mov	r4, r1
 8006a76:	6849      	ldr	r1, [r1, #4]
 8006a78:	6923      	ldr	r3, [r4, #16]
 8006a7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	4607      	mov	r7, r0
 8006a82:	4691      	mov	r9, r2
 8006a84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a88:	f108 0601 	add.w	r6, r8, #1
 8006a8c:	42b3      	cmp	r3, r6
 8006a8e:	db0b      	blt.n	8006aa8 <__lshift+0x38>
 8006a90:	4638      	mov	r0, r7
 8006a92:	f7ff fd95 	bl	80065c0 <_Balloc>
 8006a96:	4605      	mov	r5, r0
 8006a98:	b948      	cbnz	r0, 8006aae <__lshift+0x3e>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	4b28      	ldr	r3, [pc, #160]	@ (8006b40 <__lshift+0xd0>)
 8006a9e:	4829      	ldr	r0, [pc, #164]	@ (8006b44 <__lshift+0xd4>)
 8006aa0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006aa4:	f001 fb18 	bl	80080d8 <__assert_func>
 8006aa8:	3101      	adds	r1, #1
 8006aaa:	005b      	lsls	r3, r3, #1
 8006aac:	e7ee      	b.n	8006a8c <__lshift+0x1c>
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f100 0114 	add.w	r1, r0, #20
 8006ab4:	f100 0210 	add.w	r2, r0, #16
 8006ab8:	4618      	mov	r0, r3
 8006aba:	4553      	cmp	r3, sl
 8006abc:	db33      	blt.n	8006b26 <__lshift+0xb6>
 8006abe:	6920      	ldr	r0, [r4, #16]
 8006ac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ac4:	f104 0314 	add.w	r3, r4, #20
 8006ac8:	f019 091f 	ands.w	r9, r9, #31
 8006acc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ad0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ad4:	d02b      	beq.n	8006b2e <__lshift+0xbe>
 8006ad6:	f1c9 0e20 	rsb	lr, r9, #32
 8006ada:	468a      	mov	sl, r1
 8006adc:	2200      	movs	r2, #0
 8006ade:	6818      	ldr	r0, [r3, #0]
 8006ae0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ae4:	4310      	orrs	r0, r2
 8006ae6:	f84a 0b04 	str.w	r0, [sl], #4
 8006aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aee:	459c      	cmp	ip, r3
 8006af0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006af4:	d8f3      	bhi.n	8006ade <__lshift+0x6e>
 8006af6:	ebac 0304 	sub.w	r3, ip, r4
 8006afa:	3b15      	subs	r3, #21
 8006afc:	f023 0303 	bic.w	r3, r3, #3
 8006b00:	3304      	adds	r3, #4
 8006b02:	f104 0015 	add.w	r0, r4, #21
 8006b06:	4584      	cmp	ip, r0
 8006b08:	bf38      	it	cc
 8006b0a:	2304      	movcc	r3, #4
 8006b0c:	50ca      	str	r2, [r1, r3]
 8006b0e:	b10a      	cbz	r2, 8006b14 <__lshift+0xa4>
 8006b10:	f108 0602 	add.w	r6, r8, #2
 8006b14:	3e01      	subs	r6, #1
 8006b16:	4638      	mov	r0, r7
 8006b18:	612e      	str	r6, [r5, #16]
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	f7ff fd90 	bl	8006640 <_Bfree>
 8006b20:	4628      	mov	r0, r5
 8006b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b26:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	e7c5      	b.n	8006aba <__lshift+0x4a>
 8006b2e:	3904      	subs	r1, #4
 8006b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b34:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b38:	459c      	cmp	ip, r3
 8006b3a:	d8f9      	bhi.n	8006b30 <__lshift+0xc0>
 8006b3c:	e7ea      	b.n	8006b14 <__lshift+0xa4>
 8006b3e:	bf00      	nop
 8006b40:	08008ed5 	.word	0x08008ed5
 8006b44:	08008ee6 	.word	0x08008ee6

08006b48 <__mcmp>:
 8006b48:	690a      	ldr	r2, [r1, #16]
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	6900      	ldr	r0, [r0, #16]
 8006b4e:	1a80      	subs	r0, r0, r2
 8006b50:	b530      	push	{r4, r5, lr}
 8006b52:	d10e      	bne.n	8006b72 <__mcmp+0x2a>
 8006b54:	3314      	adds	r3, #20
 8006b56:	3114      	adds	r1, #20
 8006b58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b68:	4295      	cmp	r5, r2
 8006b6a:	d003      	beq.n	8006b74 <__mcmp+0x2c>
 8006b6c:	d205      	bcs.n	8006b7a <__mcmp+0x32>
 8006b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b72:	bd30      	pop	{r4, r5, pc}
 8006b74:	42a3      	cmp	r3, r4
 8006b76:	d3f3      	bcc.n	8006b60 <__mcmp+0x18>
 8006b78:	e7fb      	b.n	8006b72 <__mcmp+0x2a>
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	e7f9      	b.n	8006b72 <__mcmp+0x2a>
	...

08006b80 <__mdiff>:
 8006b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	4689      	mov	r9, r1
 8006b86:	4606      	mov	r6, r0
 8006b88:	4611      	mov	r1, r2
 8006b8a:	4648      	mov	r0, r9
 8006b8c:	4614      	mov	r4, r2
 8006b8e:	f7ff ffdb 	bl	8006b48 <__mcmp>
 8006b92:	1e05      	subs	r5, r0, #0
 8006b94:	d112      	bne.n	8006bbc <__mdiff+0x3c>
 8006b96:	4629      	mov	r1, r5
 8006b98:	4630      	mov	r0, r6
 8006b9a:	f7ff fd11 	bl	80065c0 <_Balloc>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	b928      	cbnz	r0, 8006bae <__mdiff+0x2e>
 8006ba2:	4b3f      	ldr	r3, [pc, #252]	@ (8006ca0 <__mdiff+0x120>)
 8006ba4:	f240 2137 	movw	r1, #567	@ 0x237
 8006ba8:	483e      	ldr	r0, [pc, #248]	@ (8006ca4 <__mdiff+0x124>)
 8006baa:	f001 fa95 	bl	80080d8 <__assert_func>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	b003      	add	sp, #12
 8006bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bbc:	bfbc      	itt	lt
 8006bbe:	464b      	movlt	r3, r9
 8006bc0:	46a1      	movlt	r9, r4
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006bc8:	bfba      	itte	lt
 8006bca:	461c      	movlt	r4, r3
 8006bcc:	2501      	movlt	r5, #1
 8006bce:	2500      	movge	r5, #0
 8006bd0:	f7ff fcf6 	bl	80065c0 <_Balloc>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	b918      	cbnz	r0, 8006be0 <__mdiff+0x60>
 8006bd8:	4b31      	ldr	r3, [pc, #196]	@ (8006ca0 <__mdiff+0x120>)
 8006bda:	f240 2145 	movw	r1, #581	@ 0x245
 8006bde:	e7e3      	b.n	8006ba8 <__mdiff+0x28>
 8006be0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006be4:	6926      	ldr	r6, [r4, #16]
 8006be6:	60c5      	str	r5, [r0, #12]
 8006be8:	f109 0310 	add.w	r3, r9, #16
 8006bec:	f109 0514 	add.w	r5, r9, #20
 8006bf0:	f104 0e14 	add.w	lr, r4, #20
 8006bf4:	f100 0b14 	add.w	fp, r0, #20
 8006bf8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006bfc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c00:	9301      	str	r3, [sp, #4]
 8006c02:	46d9      	mov	r9, fp
 8006c04:	f04f 0c00 	mov.w	ip, #0
 8006c08:	9b01      	ldr	r3, [sp, #4]
 8006c0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c12:	9301      	str	r3, [sp, #4]
 8006c14:	fa1f f38a 	uxth.w	r3, sl
 8006c18:	4619      	mov	r1, r3
 8006c1a:	b283      	uxth	r3, r0
 8006c1c:	1acb      	subs	r3, r1, r3
 8006c1e:	0c00      	lsrs	r0, r0, #16
 8006c20:	4463      	add	r3, ip
 8006c22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c30:	4576      	cmp	r6, lr
 8006c32:	f849 3b04 	str.w	r3, [r9], #4
 8006c36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c3a:	d8e5      	bhi.n	8006c08 <__mdiff+0x88>
 8006c3c:	1b33      	subs	r3, r6, r4
 8006c3e:	3b15      	subs	r3, #21
 8006c40:	f023 0303 	bic.w	r3, r3, #3
 8006c44:	3415      	adds	r4, #21
 8006c46:	3304      	adds	r3, #4
 8006c48:	42a6      	cmp	r6, r4
 8006c4a:	bf38      	it	cc
 8006c4c:	2304      	movcc	r3, #4
 8006c4e:	441d      	add	r5, r3
 8006c50:	445b      	add	r3, fp
 8006c52:	461e      	mov	r6, r3
 8006c54:	462c      	mov	r4, r5
 8006c56:	4544      	cmp	r4, r8
 8006c58:	d30e      	bcc.n	8006c78 <__mdiff+0xf8>
 8006c5a:	f108 0103 	add.w	r1, r8, #3
 8006c5e:	1b49      	subs	r1, r1, r5
 8006c60:	f021 0103 	bic.w	r1, r1, #3
 8006c64:	3d03      	subs	r5, #3
 8006c66:	45a8      	cmp	r8, r5
 8006c68:	bf38      	it	cc
 8006c6a:	2100      	movcc	r1, #0
 8006c6c:	440b      	add	r3, r1
 8006c6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c72:	b191      	cbz	r1, 8006c9a <__mdiff+0x11a>
 8006c74:	6117      	str	r7, [r2, #16]
 8006c76:	e79d      	b.n	8006bb4 <__mdiff+0x34>
 8006c78:	f854 1b04 	ldr.w	r1, [r4], #4
 8006c7c:	46e6      	mov	lr, ip
 8006c7e:	0c08      	lsrs	r0, r1, #16
 8006c80:	fa1c fc81 	uxtah	ip, ip, r1
 8006c84:	4471      	add	r1, lr
 8006c86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006c8a:	b289      	uxth	r1, r1
 8006c8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006c90:	f846 1b04 	str.w	r1, [r6], #4
 8006c94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c98:	e7dd      	b.n	8006c56 <__mdiff+0xd6>
 8006c9a:	3f01      	subs	r7, #1
 8006c9c:	e7e7      	b.n	8006c6e <__mdiff+0xee>
 8006c9e:	bf00      	nop
 8006ca0:	08008ed5 	.word	0x08008ed5
 8006ca4:	08008ee6 	.word	0x08008ee6

08006ca8 <__ulp>:
 8006ca8:	b082      	sub	sp, #8
 8006caa:	ed8d 0b00 	vstr	d0, [sp]
 8006cae:	9a01      	ldr	r2, [sp, #4]
 8006cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf0 <__ulp+0x48>)
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	dc08      	bgt.n	8006cce <__ulp+0x26>
 8006cbc:	425b      	negs	r3, r3
 8006cbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006cc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006cc6:	da04      	bge.n	8006cd2 <__ulp+0x2a>
 8006cc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006ccc:	4113      	asrs	r3, r2
 8006cce:	2200      	movs	r2, #0
 8006cd0:	e008      	b.n	8006ce4 <__ulp+0x3c>
 8006cd2:	f1a2 0314 	sub.w	r3, r2, #20
 8006cd6:	2b1e      	cmp	r3, #30
 8006cd8:	bfda      	itte	le
 8006cda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006cde:	40da      	lsrle	r2, r3
 8006ce0:	2201      	movgt	r2, #1
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	ec41 0b10 	vmov	d0, r0, r1
 8006cec:	b002      	add	sp, #8
 8006cee:	4770      	bx	lr
 8006cf0:	7ff00000 	.word	0x7ff00000

08006cf4 <__b2d>:
 8006cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf8:	6906      	ldr	r6, [r0, #16]
 8006cfa:	f100 0814 	add.w	r8, r0, #20
 8006cfe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006d02:	1f37      	subs	r7, r6, #4
 8006d04:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f7ff fd4b 	bl	80067a4 <__hi0bits>
 8006d0e:	f1c0 0320 	rsb	r3, r0, #32
 8006d12:	280a      	cmp	r0, #10
 8006d14:	600b      	str	r3, [r1, #0]
 8006d16:	491b      	ldr	r1, [pc, #108]	@ (8006d84 <__b2d+0x90>)
 8006d18:	dc15      	bgt.n	8006d46 <__b2d+0x52>
 8006d1a:	f1c0 0c0b 	rsb	ip, r0, #11
 8006d1e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006d22:	45b8      	cmp	r8, r7
 8006d24:	ea43 0501 	orr.w	r5, r3, r1
 8006d28:	bf34      	ite	cc
 8006d2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006d2e:	2300      	movcs	r3, #0
 8006d30:	3015      	adds	r0, #21
 8006d32:	fa02 f000 	lsl.w	r0, r2, r0
 8006d36:	fa23 f30c 	lsr.w	r3, r3, ip
 8006d3a:	4303      	orrs	r3, r0
 8006d3c:	461c      	mov	r4, r3
 8006d3e:	ec45 4b10 	vmov	d0, r4, r5
 8006d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d46:	45b8      	cmp	r8, r7
 8006d48:	bf3a      	itte	cc
 8006d4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006d4e:	f1a6 0708 	subcc.w	r7, r6, #8
 8006d52:	2300      	movcs	r3, #0
 8006d54:	380b      	subs	r0, #11
 8006d56:	d012      	beq.n	8006d7e <__b2d+0x8a>
 8006d58:	f1c0 0120 	rsb	r1, r0, #32
 8006d5c:	fa23 f401 	lsr.w	r4, r3, r1
 8006d60:	4082      	lsls	r2, r0
 8006d62:	4322      	orrs	r2, r4
 8006d64:	4547      	cmp	r7, r8
 8006d66:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006d6a:	bf8c      	ite	hi
 8006d6c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006d70:	2200      	movls	r2, #0
 8006d72:	4083      	lsls	r3, r0
 8006d74:	40ca      	lsrs	r2, r1
 8006d76:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	e7de      	b.n	8006d3c <__b2d+0x48>
 8006d7e:	ea42 0501 	orr.w	r5, r2, r1
 8006d82:	e7db      	b.n	8006d3c <__b2d+0x48>
 8006d84:	3ff00000 	.word	0x3ff00000

08006d88 <__d2b>:
 8006d88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d8c:	460f      	mov	r7, r1
 8006d8e:	2101      	movs	r1, #1
 8006d90:	ec59 8b10 	vmov	r8, r9, d0
 8006d94:	4616      	mov	r6, r2
 8006d96:	f7ff fc13 	bl	80065c0 <_Balloc>
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	b930      	cbnz	r0, 8006dac <__d2b+0x24>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	4b23      	ldr	r3, [pc, #140]	@ (8006e30 <__d2b+0xa8>)
 8006da2:	4824      	ldr	r0, [pc, #144]	@ (8006e34 <__d2b+0xac>)
 8006da4:	f240 310f 	movw	r1, #783	@ 0x30f
 8006da8:	f001 f996 	bl	80080d8 <__assert_func>
 8006dac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006db0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006db4:	b10d      	cbz	r5, 8006dba <__d2b+0x32>
 8006db6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dba:	9301      	str	r3, [sp, #4]
 8006dbc:	f1b8 0300 	subs.w	r3, r8, #0
 8006dc0:	d023      	beq.n	8006e0a <__d2b+0x82>
 8006dc2:	4668      	mov	r0, sp
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	f7ff fd0c 	bl	80067e2 <__lo0bits>
 8006dca:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006dce:	b1d0      	cbz	r0, 8006e06 <__d2b+0x7e>
 8006dd0:	f1c0 0320 	rsb	r3, r0, #32
 8006dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd8:	430b      	orrs	r3, r1
 8006dda:	40c2      	lsrs	r2, r0
 8006ddc:	6163      	str	r3, [r4, #20]
 8006dde:	9201      	str	r2, [sp, #4]
 8006de0:	9b01      	ldr	r3, [sp, #4]
 8006de2:	61a3      	str	r3, [r4, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	bf0c      	ite	eq
 8006de8:	2201      	moveq	r2, #1
 8006dea:	2202      	movne	r2, #2
 8006dec:	6122      	str	r2, [r4, #16]
 8006dee:	b1a5      	cbz	r5, 8006e1a <__d2b+0x92>
 8006df0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006df4:	4405      	add	r5, r0
 8006df6:	603d      	str	r5, [r7, #0]
 8006df8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006dfc:	6030      	str	r0, [r6, #0]
 8006dfe:	4620      	mov	r0, r4
 8006e00:	b003      	add	sp, #12
 8006e02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e06:	6161      	str	r1, [r4, #20]
 8006e08:	e7ea      	b.n	8006de0 <__d2b+0x58>
 8006e0a:	a801      	add	r0, sp, #4
 8006e0c:	f7ff fce9 	bl	80067e2 <__lo0bits>
 8006e10:	9b01      	ldr	r3, [sp, #4]
 8006e12:	6163      	str	r3, [r4, #20]
 8006e14:	3020      	adds	r0, #32
 8006e16:	2201      	movs	r2, #1
 8006e18:	e7e8      	b.n	8006dec <__d2b+0x64>
 8006e1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e22:	6038      	str	r0, [r7, #0]
 8006e24:	6918      	ldr	r0, [r3, #16]
 8006e26:	f7ff fcbd 	bl	80067a4 <__hi0bits>
 8006e2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e2e:	e7e5      	b.n	8006dfc <__d2b+0x74>
 8006e30:	08008ed5 	.word	0x08008ed5
 8006e34:	08008ee6 	.word	0x08008ee6

08006e38 <__ratio>:
 8006e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3c:	b085      	sub	sp, #20
 8006e3e:	e9cd 1000 	strd	r1, r0, [sp]
 8006e42:	a902      	add	r1, sp, #8
 8006e44:	f7ff ff56 	bl	8006cf4 <__b2d>
 8006e48:	9800      	ldr	r0, [sp, #0]
 8006e4a:	a903      	add	r1, sp, #12
 8006e4c:	ec55 4b10 	vmov	r4, r5, d0
 8006e50:	f7ff ff50 	bl	8006cf4 <__b2d>
 8006e54:	9b01      	ldr	r3, [sp, #4]
 8006e56:	6919      	ldr	r1, [r3, #16]
 8006e58:	9b00      	ldr	r3, [sp, #0]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	1ac9      	subs	r1, r1, r3
 8006e5e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006e62:	1a9b      	subs	r3, r3, r2
 8006e64:	ec5b ab10 	vmov	sl, fp, d0
 8006e68:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	bfce      	itee	gt
 8006e70:	462a      	movgt	r2, r5
 8006e72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e76:	465a      	movle	r2, fp
 8006e78:	462f      	mov	r7, r5
 8006e7a:	46d9      	mov	r9, fp
 8006e7c:	bfcc      	ite	gt
 8006e7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e82:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006e86:	464b      	mov	r3, r9
 8006e88:	4652      	mov	r2, sl
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	4639      	mov	r1, r7
 8006e8e:	f7f9 fcdd 	bl	800084c <__aeabi_ddiv>
 8006e92:	ec41 0b10 	vmov	d0, r0, r1
 8006e96:	b005      	add	sp, #20
 8006e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e9c <__copybits>:
 8006e9c:	3901      	subs	r1, #1
 8006e9e:	b570      	push	{r4, r5, r6, lr}
 8006ea0:	1149      	asrs	r1, r1, #5
 8006ea2:	6914      	ldr	r4, [r2, #16]
 8006ea4:	3101      	adds	r1, #1
 8006ea6:	f102 0314 	add.w	r3, r2, #20
 8006eaa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006eae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006eb2:	1f05      	subs	r5, r0, #4
 8006eb4:	42a3      	cmp	r3, r4
 8006eb6:	d30c      	bcc.n	8006ed2 <__copybits+0x36>
 8006eb8:	1aa3      	subs	r3, r4, r2
 8006eba:	3b11      	subs	r3, #17
 8006ebc:	f023 0303 	bic.w	r3, r3, #3
 8006ec0:	3211      	adds	r2, #17
 8006ec2:	42a2      	cmp	r2, r4
 8006ec4:	bf88      	it	hi
 8006ec6:	2300      	movhi	r3, #0
 8006ec8:	4418      	add	r0, r3
 8006eca:	2300      	movs	r3, #0
 8006ecc:	4288      	cmp	r0, r1
 8006ece:	d305      	bcc.n	8006edc <__copybits+0x40>
 8006ed0:	bd70      	pop	{r4, r5, r6, pc}
 8006ed2:	f853 6b04 	ldr.w	r6, [r3], #4
 8006ed6:	f845 6f04 	str.w	r6, [r5, #4]!
 8006eda:	e7eb      	b.n	8006eb4 <__copybits+0x18>
 8006edc:	f840 3b04 	str.w	r3, [r0], #4
 8006ee0:	e7f4      	b.n	8006ecc <__copybits+0x30>

08006ee2 <__any_on>:
 8006ee2:	f100 0214 	add.w	r2, r0, #20
 8006ee6:	6900      	ldr	r0, [r0, #16]
 8006ee8:	114b      	asrs	r3, r1, #5
 8006eea:	4298      	cmp	r0, r3
 8006eec:	b510      	push	{r4, lr}
 8006eee:	db11      	blt.n	8006f14 <__any_on+0x32>
 8006ef0:	dd0a      	ble.n	8006f08 <__any_on+0x26>
 8006ef2:	f011 011f 	ands.w	r1, r1, #31
 8006ef6:	d007      	beq.n	8006f08 <__any_on+0x26>
 8006ef8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006efc:	fa24 f001 	lsr.w	r0, r4, r1
 8006f00:	fa00 f101 	lsl.w	r1, r0, r1
 8006f04:	428c      	cmp	r4, r1
 8006f06:	d10b      	bne.n	8006f20 <__any_on+0x3e>
 8006f08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d803      	bhi.n	8006f18 <__any_on+0x36>
 8006f10:	2000      	movs	r0, #0
 8006f12:	bd10      	pop	{r4, pc}
 8006f14:	4603      	mov	r3, r0
 8006f16:	e7f7      	b.n	8006f08 <__any_on+0x26>
 8006f18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	d0f5      	beq.n	8006f0c <__any_on+0x2a>
 8006f20:	2001      	movs	r0, #1
 8006f22:	e7f6      	b.n	8006f12 <__any_on+0x30>

08006f24 <sulp>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4604      	mov	r4, r0
 8006f28:	460d      	mov	r5, r1
 8006f2a:	ec45 4b10 	vmov	d0, r4, r5
 8006f2e:	4616      	mov	r6, r2
 8006f30:	f7ff feba 	bl	8006ca8 <__ulp>
 8006f34:	ec51 0b10 	vmov	r0, r1, d0
 8006f38:	b17e      	cbz	r6, 8006f5a <sulp+0x36>
 8006f3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	dd09      	ble.n	8006f5a <sulp+0x36>
 8006f46:	051b      	lsls	r3, r3, #20
 8006f48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006f4c:	2400      	movs	r4, #0
 8006f4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006f52:	4622      	mov	r2, r4
 8006f54:	462b      	mov	r3, r5
 8006f56:	f7f9 fb4f 	bl	80005f8 <__aeabi_dmul>
 8006f5a:	ec41 0b10 	vmov	d0, r0, r1
 8006f5e:	bd70      	pop	{r4, r5, r6, pc}

08006f60 <_strtod_l>:
 8006f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f64:	b09f      	sub	sp, #124	@ 0x7c
 8006f66:	460c      	mov	r4, r1
 8006f68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006f6e:	9005      	str	r0, [sp, #20]
 8006f70:	f04f 0a00 	mov.w	sl, #0
 8006f74:	f04f 0b00 	mov.w	fp, #0
 8006f78:	460a      	mov	r2, r1
 8006f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f7c:	7811      	ldrb	r1, [r2, #0]
 8006f7e:	292b      	cmp	r1, #43	@ 0x2b
 8006f80:	d04a      	beq.n	8007018 <_strtod_l+0xb8>
 8006f82:	d838      	bhi.n	8006ff6 <_strtod_l+0x96>
 8006f84:	290d      	cmp	r1, #13
 8006f86:	d832      	bhi.n	8006fee <_strtod_l+0x8e>
 8006f88:	2908      	cmp	r1, #8
 8006f8a:	d832      	bhi.n	8006ff2 <_strtod_l+0x92>
 8006f8c:	2900      	cmp	r1, #0
 8006f8e:	d03b      	beq.n	8007008 <_strtod_l+0xa8>
 8006f90:	2200      	movs	r2, #0
 8006f92:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006f94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006f96:	782a      	ldrb	r2, [r5, #0]
 8006f98:	2a30      	cmp	r2, #48	@ 0x30
 8006f9a:	f040 80b3 	bne.w	8007104 <_strtod_l+0x1a4>
 8006f9e:	786a      	ldrb	r2, [r5, #1]
 8006fa0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006fa4:	2a58      	cmp	r2, #88	@ 0x58
 8006fa6:	d16e      	bne.n	8007086 <_strtod_l+0x126>
 8006fa8:	9302      	str	r3, [sp, #8]
 8006faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fac:	9301      	str	r3, [sp, #4]
 8006fae:	ab1a      	add	r3, sp, #104	@ 0x68
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	4a8e      	ldr	r2, [pc, #568]	@ (80071ec <_strtod_l+0x28c>)
 8006fb4:	9805      	ldr	r0, [sp, #20]
 8006fb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006fb8:	a919      	add	r1, sp, #100	@ 0x64
 8006fba:	f001 f927 	bl	800820c <__gethex>
 8006fbe:	f010 060f 	ands.w	r6, r0, #15
 8006fc2:	4604      	mov	r4, r0
 8006fc4:	d005      	beq.n	8006fd2 <_strtod_l+0x72>
 8006fc6:	2e06      	cmp	r6, #6
 8006fc8:	d128      	bne.n	800701c <_strtod_l+0xbc>
 8006fca:	3501      	adds	r5, #1
 8006fcc:	2300      	movs	r3, #0
 8006fce:	9519      	str	r5, [sp, #100]	@ 0x64
 8006fd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006fd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f040 858e 	bne.w	8007af6 <_strtod_l+0xb96>
 8006fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fdc:	b1cb      	cbz	r3, 8007012 <_strtod_l+0xb2>
 8006fde:	4652      	mov	r2, sl
 8006fe0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006fe4:	ec43 2b10 	vmov	d0, r2, r3
 8006fe8:	b01f      	add	sp, #124	@ 0x7c
 8006fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fee:	2920      	cmp	r1, #32
 8006ff0:	d1ce      	bne.n	8006f90 <_strtod_l+0x30>
 8006ff2:	3201      	adds	r2, #1
 8006ff4:	e7c1      	b.n	8006f7a <_strtod_l+0x1a>
 8006ff6:	292d      	cmp	r1, #45	@ 0x2d
 8006ff8:	d1ca      	bne.n	8006f90 <_strtod_l+0x30>
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006ffe:	1c51      	adds	r1, r2, #1
 8007000:	9119      	str	r1, [sp, #100]	@ 0x64
 8007002:	7852      	ldrb	r2, [r2, #1]
 8007004:	2a00      	cmp	r2, #0
 8007006:	d1c5      	bne.n	8006f94 <_strtod_l+0x34>
 8007008:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800700a:	9419      	str	r4, [sp, #100]	@ 0x64
 800700c:	2b00      	cmp	r3, #0
 800700e:	f040 8570 	bne.w	8007af2 <_strtod_l+0xb92>
 8007012:	4652      	mov	r2, sl
 8007014:	465b      	mov	r3, fp
 8007016:	e7e5      	b.n	8006fe4 <_strtod_l+0x84>
 8007018:	2100      	movs	r1, #0
 800701a:	e7ef      	b.n	8006ffc <_strtod_l+0x9c>
 800701c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800701e:	b13a      	cbz	r2, 8007030 <_strtod_l+0xd0>
 8007020:	2135      	movs	r1, #53	@ 0x35
 8007022:	a81c      	add	r0, sp, #112	@ 0x70
 8007024:	f7ff ff3a 	bl	8006e9c <__copybits>
 8007028:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800702a:	9805      	ldr	r0, [sp, #20]
 800702c:	f7ff fb08 	bl	8006640 <_Bfree>
 8007030:	3e01      	subs	r6, #1
 8007032:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007034:	2e04      	cmp	r6, #4
 8007036:	d806      	bhi.n	8007046 <_strtod_l+0xe6>
 8007038:	e8df f006 	tbb	[pc, r6]
 800703c:	201d0314 	.word	0x201d0314
 8007040:	14          	.byte	0x14
 8007041:	00          	.byte	0x00
 8007042:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007046:	05e1      	lsls	r1, r4, #23
 8007048:	bf48      	it	mi
 800704a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800704e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007052:	0d1b      	lsrs	r3, r3, #20
 8007054:	051b      	lsls	r3, r3, #20
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1bb      	bne.n	8006fd2 <_strtod_l+0x72>
 800705a:	f7fe fb2f 	bl	80056bc <__errno>
 800705e:	2322      	movs	r3, #34	@ 0x22
 8007060:	6003      	str	r3, [r0, #0]
 8007062:	e7b6      	b.n	8006fd2 <_strtod_l+0x72>
 8007064:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007068:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800706c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007070:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007074:	e7e7      	b.n	8007046 <_strtod_l+0xe6>
 8007076:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80071f4 <_strtod_l+0x294>
 800707a:	e7e4      	b.n	8007046 <_strtod_l+0xe6>
 800707c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007080:	f04f 3aff 	mov.w	sl, #4294967295
 8007084:	e7df      	b.n	8007046 <_strtod_l+0xe6>
 8007086:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007088:	1c5a      	adds	r2, r3, #1
 800708a:	9219      	str	r2, [sp, #100]	@ 0x64
 800708c:	785b      	ldrb	r3, [r3, #1]
 800708e:	2b30      	cmp	r3, #48	@ 0x30
 8007090:	d0f9      	beq.n	8007086 <_strtod_l+0x126>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d09d      	beq.n	8006fd2 <_strtod_l+0x72>
 8007096:	2301      	movs	r3, #1
 8007098:	9309      	str	r3, [sp, #36]	@ 0x24
 800709a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800709c:	930c      	str	r3, [sp, #48]	@ 0x30
 800709e:	2300      	movs	r3, #0
 80070a0:	9308      	str	r3, [sp, #32]
 80070a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070a4:	461f      	mov	r7, r3
 80070a6:	220a      	movs	r2, #10
 80070a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80070aa:	7805      	ldrb	r5, [r0, #0]
 80070ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80070b0:	b2d9      	uxtb	r1, r3
 80070b2:	2909      	cmp	r1, #9
 80070b4:	d928      	bls.n	8007108 <_strtod_l+0x1a8>
 80070b6:	494e      	ldr	r1, [pc, #312]	@ (80071f0 <_strtod_l+0x290>)
 80070b8:	2201      	movs	r2, #1
 80070ba:	f000 ffd5 	bl	8008068 <strncmp>
 80070be:	2800      	cmp	r0, #0
 80070c0:	d032      	beq.n	8007128 <_strtod_l+0x1c8>
 80070c2:	2000      	movs	r0, #0
 80070c4:	462a      	mov	r2, r5
 80070c6:	4681      	mov	r9, r0
 80070c8:	463d      	mov	r5, r7
 80070ca:	4603      	mov	r3, r0
 80070cc:	2a65      	cmp	r2, #101	@ 0x65
 80070ce:	d001      	beq.n	80070d4 <_strtod_l+0x174>
 80070d0:	2a45      	cmp	r2, #69	@ 0x45
 80070d2:	d114      	bne.n	80070fe <_strtod_l+0x19e>
 80070d4:	b91d      	cbnz	r5, 80070de <_strtod_l+0x17e>
 80070d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070d8:	4302      	orrs	r2, r0
 80070da:	d095      	beq.n	8007008 <_strtod_l+0xa8>
 80070dc:	2500      	movs	r5, #0
 80070de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80070e0:	1c62      	adds	r2, r4, #1
 80070e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80070e4:	7862      	ldrb	r2, [r4, #1]
 80070e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80070e8:	d077      	beq.n	80071da <_strtod_l+0x27a>
 80070ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80070ec:	d07b      	beq.n	80071e6 <_strtod_l+0x286>
 80070ee:	f04f 0c00 	mov.w	ip, #0
 80070f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80070f6:	2909      	cmp	r1, #9
 80070f8:	f240 8082 	bls.w	8007200 <_strtod_l+0x2a0>
 80070fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80070fe:	f04f 0800 	mov.w	r8, #0
 8007102:	e0a2      	b.n	800724a <_strtod_l+0x2ea>
 8007104:	2300      	movs	r3, #0
 8007106:	e7c7      	b.n	8007098 <_strtod_l+0x138>
 8007108:	2f08      	cmp	r7, #8
 800710a:	bfd5      	itete	le
 800710c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800710e:	9908      	ldrgt	r1, [sp, #32]
 8007110:	fb02 3301 	mlale	r3, r2, r1, r3
 8007114:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007118:	f100 0001 	add.w	r0, r0, #1
 800711c:	bfd4      	ite	le
 800711e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007120:	9308      	strgt	r3, [sp, #32]
 8007122:	3701      	adds	r7, #1
 8007124:	9019      	str	r0, [sp, #100]	@ 0x64
 8007126:	e7bf      	b.n	80070a8 <_strtod_l+0x148>
 8007128:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	9219      	str	r2, [sp, #100]	@ 0x64
 800712e:	785a      	ldrb	r2, [r3, #1]
 8007130:	b37f      	cbz	r7, 8007192 <_strtod_l+0x232>
 8007132:	4681      	mov	r9, r0
 8007134:	463d      	mov	r5, r7
 8007136:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800713a:	2b09      	cmp	r3, #9
 800713c:	d912      	bls.n	8007164 <_strtod_l+0x204>
 800713e:	2301      	movs	r3, #1
 8007140:	e7c4      	b.n	80070cc <_strtod_l+0x16c>
 8007142:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	9219      	str	r2, [sp, #100]	@ 0x64
 8007148:	785a      	ldrb	r2, [r3, #1]
 800714a:	3001      	adds	r0, #1
 800714c:	2a30      	cmp	r2, #48	@ 0x30
 800714e:	d0f8      	beq.n	8007142 <_strtod_l+0x1e2>
 8007150:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007154:	2b08      	cmp	r3, #8
 8007156:	f200 84d3 	bhi.w	8007b00 <_strtod_l+0xba0>
 800715a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800715c:	930c      	str	r3, [sp, #48]	@ 0x30
 800715e:	4681      	mov	r9, r0
 8007160:	2000      	movs	r0, #0
 8007162:	4605      	mov	r5, r0
 8007164:	3a30      	subs	r2, #48	@ 0x30
 8007166:	f100 0301 	add.w	r3, r0, #1
 800716a:	d02a      	beq.n	80071c2 <_strtod_l+0x262>
 800716c:	4499      	add	r9, r3
 800716e:	eb00 0c05 	add.w	ip, r0, r5
 8007172:	462b      	mov	r3, r5
 8007174:	210a      	movs	r1, #10
 8007176:	4563      	cmp	r3, ip
 8007178:	d10d      	bne.n	8007196 <_strtod_l+0x236>
 800717a:	1c69      	adds	r1, r5, #1
 800717c:	4401      	add	r1, r0
 800717e:	4428      	add	r0, r5
 8007180:	2808      	cmp	r0, #8
 8007182:	dc16      	bgt.n	80071b2 <_strtod_l+0x252>
 8007184:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007186:	230a      	movs	r3, #10
 8007188:	fb03 2300 	mla	r3, r3, r0, r2
 800718c:	930a      	str	r3, [sp, #40]	@ 0x28
 800718e:	2300      	movs	r3, #0
 8007190:	e018      	b.n	80071c4 <_strtod_l+0x264>
 8007192:	4638      	mov	r0, r7
 8007194:	e7da      	b.n	800714c <_strtod_l+0x1ec>
 8007196:	2b08      	cmp	r3, #8
 8007198:	f103 0301 	add.w	r3, r3, #1
 800719c:	dc03      	bgt.n	80071a6 <_strtod_l+0x246>
 800719e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80071a0:	434e      	muls	r6, r1
 80071a2:	960a      	str	r6, [sp, #40]	@ 0x28
 80071a4:	e7e7      	b.n	8007176 <_strtod_l+0x216>
 80071a6:	2b10      	cmp	r3, #16
 80071a8:	bfde      	ittt	le
 80071aa:	9e08      	ldrle	r6, [sp, #32]
 80071ac:	434e      	mulle	r6, r1
 80071ae:	9608      	strle	r6, [sp, #32]
 80071b0:	e7e1      	b.n	8007176 <_strtod_l+0x216>
 80071b2:	280f      	cmp	r0, #15
 80071b4:	dceb      	bgt.n	800718e <_strtod_l+0x22e>
 80071b6:	9808      	ldr	r0, [sp, #32]
 80071b8:	230a      	movs	r3, #10
 80071ba:	fb03 2300 	mla	r3, r3, r0, r2
 80071be:	9308      	str	r3, [sp, #32]
 80071c0:	e7e5      	b.n	800718e <_strtod_l+0x22e>
 80071c2:	4629      	mov	r1, r5
 80071c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80071c6:	1c50      	adds	r0, r2, #1
 80071c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80071ca:	7852      	ldrb	r2, [r2, #1]
 80071cc:	4618      	mov	r0, r3
 80071ce:	460d      	mov	r5, r1
 80071d0:	e7b1      	b.n	8007136 <_strtod_l+0x1d6>
 80071d2:	f04f 0900 	mov.w	r9, #0
 80071d6:	2301      	movs	r3, #1
 80071d8:	e77d      	b.n	80070d6 <_strtod_l+0x176>
 80071da:	f04f 0c00 	mov.w	ip, #0
 80071de:	1ca2      	adds	r2, r4, #2
 80071e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80071e2:	78a2      	ldrb	r2, [r4, #2]
 80071e4:	e785      	b.n	80070f2 <_strtod_l+0x192>
 80071e6:	f04f 0c01 	mov.w	ip, #1
 80071ea:	e7f8      	b.n	80071de <_strtod_l+0x27e>
 80071ec:	08009058 	.word	0x08009058
 80071f0:	08009040 	.word	0x08009040
 80071f4:	7ff00000 	.word	0x7ff00000
 80071f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80071fa:	1c51      	adds	r1, r2, #1
 80071fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80071fe:	7852      	ldrb	r2, [r2, #1]
 8007200:	2a30      	cmp	r2, #48	@ 0x30
 8007202:	d0f9      	beq.n	80071f8 <_strtod_l+0x298>
 8007204:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007208:	2908      	cmp	r1, #8
 800720a:	f63f af78 	bhi.w	80070fe <_strtod_l+0x19e>
 800720e:	3a30      	subs	r2, #48	@ 0x30
 8007210:	920e      	str	r2, [sp, #56]	@ 0x38
 8007212:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007214:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007216:	f04f 080a 	mov.w	r8, #10
 800721a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800721c:	1c56      	adds	r6, r2, #1
 800721e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007220:	7852      	ldrb	r2, [r2, #1]
 8007222:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007226:	f1be 0f09 	cmp.w	lr, #9
 800722a:	d939      	bls.n	80072a0 <_strtod_l+0x340>
 800722c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800722e:	1a76      	subs	r6, r6, r1
 8007230:	2e08      	cmp	r6, #8
 8007232:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007236:	dc03      	bgt.n	8007240 <_strtod_l+0x2e0>
 8007238:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800723a:	4588      	cmp	r8, r1
 800723c:	bfa8      	it	ge
 800723e:	4688      	movge	r8, r1
 8007240:	f1bc 0f00 	cmp.w	ip, #0
 8007244:	d001      	beq.n	800724a <_strtod_l+0x2ea>
 8007246:	f1c8 0800 	rsb	r8, r8, #0
 800724a:	2d00      	cmp	r5, #0
 800724c:	d14e      	bne.n	80072ec <_strtod_l+0x38c>
 800724e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007250:	4308      	orrs	r0, r1
 8007252:	f47f aebe 	bne.w	8006fd2 <_strtod_l+0x72>
 8007256:	2b00      	cmp	r3, #0
 8007258:	f47f aed6 	bne.w	8007008 <_strtod_l+0xa8>
 800725c:	2a69      	cmp	r2, #105	@ 0x69
 800725e:	d028      	beq.n	80072b2 <_strtod_l+0x352>
 8007260:	dc25      	bgt.n	80072ae <_strtod_l+0x34e>
 8007262:	2a49      	cmp	r2, #73	@ 0x49
 8007264:	d025      	beq.n	80072b2 <_strtod_l+0x352>
 8007266:	2a4e      	cmp	r2, #78	@ 0x4e
 8007268:	f47f aece 	bne.w	8007008 <_strtod_l+0xa8>
 800726c:	499b      	ldr	r1, [pc, #620]	@ (80074dc <_strtod_l+0x57c>)
 800726e:	a819      	add	r0, sp, #100	@ 0x64
 8007270:	f001 f9ee 	bl	8008650 <__match>
 8007274:	2800      	cmp	r0, #0
 8007276:	f43f aec7 	beq.w	8007008 <_strtod_l+0xa8>
 800727a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	2b28      	cmp	r3, #40	@ 0x28
 8007280:	d12e      	bne.n	80072e0 <_strtod_l+0x380>
 8007282:	4997      	ldr	r1, [pc, #604]	@ (80074e0 <_strtod_l+0x580>)
 8007284:	aa1c      	add	r2, sp, #112	@ 0x70
 8007286:	a819      	add	r0, sp, #100	@ 0x64
 8007288:	f001 f9f6 	bl	8008678 <__hexnan>
 800728c:	2805      	cmp	r0, #5
 800728e:	d127      	bne.n	80072e0 <_strtod_l+0x380>
 8007290:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007292:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007296:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800729a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800729e:	e698      	b.n	8006fd2 <_strtod_l+0x72>
 80072a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80072a2:	fb08 2101 	mla	r1, r8, r1, r2
 80072a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80072aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80072ac:	e7b5      	b.n	800721a <_strtod_l+0x2ba>
 80072ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80072b0:	e7da      	b.n	8007268 <_strtod_l+0x308>
 80072b2:	498c      	ldr	r1, [pc, #560]	@ (80074e4 <_strtod_l+0x584>)
 80072b4:	a819      	add	r0, sp, #100	@ 0x64
 80072b6:	f001 f9cb 	bl	8008650 <__match>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	f43f aea4 	beq.w	8007008 <_strtod_l+0xa8>
 80072c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072c2:	4989      	ldr	r1, [pc, #548]	@ (80074e8 <_strtod_l+0x588>)
 80072c4:	3b01      	subs	r3, #1
 80072c6:	a819      	add	r0, sp, #100	@ 0x64
 80072c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80072ca:	f001 f9c1 	bl	8008650 <__match>
 80072ce:	b910      	cbnz	r0, 80072d6 <_strtod_l+0x376>
 80072d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072d2:	3301      	adds	r3, #1
 80072d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80072d6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80074f8 <_strtod_l+0x598>
 80072da:	f04f 0a00 	mov.w	sl, #0
 80072de:	e678      	b.n	8006fd2 <_strtod_l+0x72>
 80072e0:	4882      	ldr	r0, [pc, #520]	@ (80074ec <_strtod_l+0x58c>)
 80072e2:	f000 fef1 	bl	80080c8 <nan>
 80072e6:	ec5b ab10 	vmov	sl, fp, d0
 80072ea:	e672      	b.n	8006fd2 <_strtod_l+0x72>
 80072ec:	eba8 0309 	sub.w	r3, r8, r9
 80072f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80072f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80072f4:	2f00      	cmp	r7, #0
 80072f6:	bf08      	it	eq
 80072f8:	462f      	moveq	r7, r5
 80072fa:	2d10      	cmp	r5, #16
 80072fc:	462c      	mov	r4, r5
 80072fe:	bfa8      	it	ge
 8007300:	2410      	movge	r4, #16
 8007302:	f7f9 f8ff 	bl	8000504 <__aeabi_ui2d>
 8007306:	2d09      	cmp	r5, #9
 8007308:	4682      	mov	sl, r0
 800730a:	468b      	mov	fp, r1
 800730c:	dc13      	bgt.n	8007336 <_strtod_l+0x3d6>
 800730e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007310:	2b00      	cmp	r3, #0
 8007312:	f43f ae5e 	beq.w	8006fd2 <_strtod_l+0x72>
 8007316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007318:	dd78      	ble.n	800740c <_strtod_l+0x4ac>
 800731a:	2b16      	cmp	r3, #22
 800731c:	dc5f      	bgt.n	80073de <_strtod_l+0x47e>
 800731e:	4974      	ldr	r1, [pc, #464]	@ (80074f0 <_strtod_l+0x590>)
 8007320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007328:	4652      	mov	r2, sl
 800732a:	465b      	mov	r3, fp
 800732c:	f7f9 f964 	bl	80005f8 <__aeabi_dmul>
 8007330:	4682      	mov	sl, r0
 8007332:	468b      	mov	fp, r1
 8007334:	e64d      	b.n	8006fd2 <_strtod_l+0x72>
 8007336:	4b6e      	ldr	r3, [pc, #440]	@ (80074f0 <_strtod_l+0x590>)
 8007338:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800733c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007340:	f7f9 f95a 	bl	80005f8 <__aeabi_dmul>
 8007344:	4682      	mov	sl, r0
 8007346:	9808      	ldr	r0, [sp, #32]
 8007348:	468b      	mov	fp, r1
 800734a:	f7f9 f8db 	bl	8000504 <__aeabi_ui2d>
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	4650      	mov	r0, sl
 8007354:	4659      	mov	r1, fp
 8007356:	f7f8 ff99 	bl	800028c <__adddf3>
 800735a:	2d0f      	cmp	r5, #15
 800735c:	4682      	mov	sl, r0
 800735e:	468b      	mov	fp, r1
 8007360:	ddd5      	ble.n	800730e <_strtod_l+0x3ae>
 8007362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007364:	1b2c      	subs	r4, r5, r4
 8007366:	441c      	add	r4, r3
 8007368:	2c00      	cmp	r4, #0
 800736a:	f340 8096 	ble.w	800749a <_strtod_l+0x53a>
 800736e:	f014 030f 	ands.w	r3, r4, #15
 8007372:	d00a      	beq.n	800738a <_strtod_l+0x42a>
 8007374:	495e      	ldr	r1, [pc, #376]	@ (80074f0 <_strtod_l+0x590>)
 8007376:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800737a:	4652      	mov	r2, sl
 800737c:	465b      	mov	r3, fp
 800737e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007382:	f7f9 f939 	bl	80005f8 <__aeabi_dmul>
 8007386:	4682      	mov	sl, r0
 8007388:	468b      	mov	fp, r1
 800738a:	f034 040f 	bics.w	r4, r4, #15
 800738e:	d073      	beq.n	8007478 <_strtod_l+0x518>
 8007390:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007394:	dd48      	ble.n	8007428 <_strtod_l+0x4c8>
 8007396:	2400      	movs	r4, #0
 8007398:	46a0      	mov	r8, r4
 800739a:	940a      	str	r4, [sp, #40]	@ 0x28
 800739c:	46a1      	mov	r9, r4
 800739e:	9a05      	ldr	r2, [sp, #20]
 80073a0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80074f8 <_strtod_l+0x598>
 80073a4:	2322      	movs	r3, #34	@ 0x22
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	f04f 0a00 	mov.w	sl, #0
 80073ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f43f ae0f 	beq.w	8006fd2 <_strtod_l+0x72>
 80073b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073b6:	9805      	ldr	r0, [sp, #20]
 80073b8:	f7ff f942 	bl	8006640 <_Bfree>
 80073bc:	9805      	ldr	r0, [sp, #20]
 80073be:	4649      	mov	r1, r9
 80073c0:	f7ff f93e 	bl	8006640 <_Bfree>
 80073c4:	9805      	ldr	r0, [sp, #20]
 80073c6:	4641      	mov	r1, r8
 80073c8:	f7ff f93a 	bl	8006640 <_Bfree>
 80073cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073ce:	9805      	ldr	r0, [sp, #20]
 80073d0:	f7ff f936 	bl	8006640 <_Bfree>
 80073d4:	9805      	ldr	r0, [sp, #20]
 80073d6:	4621      	mov	r1, r4
 80073d8:	f7ff f932 	bl	8006640 <_Bfree>
 80073dc:	e5f9      	b.n	8006fd2 <_strtod_l+0x72>
 80073de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80073e4:	4293      	cmp	r3, r2
 80073e6:	dbbc      	blt.n	8007362 <_strtod_l+0x402>
 80073e8:	4c41      	ldr	r4, [pc, #260]	@ (80074f0 <_strtod_l+0x590>)
 80073ea:	f1c5 050f 	rsb	r5, r5, #15
 80073ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80073f2:	4652      	mov	r2, sl
 80073f4:	465b      	mov	r3, fp
 80073f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073fa:	f7f9 f8fd 	bl	80005f8 <__aeabi_dmul>
 80073fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007400:	1b5d      	subs	r5, r3, r5
 8007402:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007406:	e9d4 2300 	ldrd	r2, r3, [r4]
 800740a:	e78f      	b.n	800732c <_strtod_l+0x3cc>
 800740c:	3316      	adds	r3, #22
 800740e:	dba8      	blt.n	8007362 <_strtod_l+0x402>
 8007410:	4b37      	ldr	r3, [pc, #220]	@ (80074f0 <_strtod_l+0x590>)
 8007412:	eba9 0808 	sub.w	r8, r9, r8
 8007416:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800741a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800741e:	4650      	mov	r0, sl
 8007420:	4659      	mov	r1, fp
 8007422:	f7f9 fa13 	bl	800084c <__aeabi_ddiv>
 8007426:	e783      	b.n	8007330 <_strtod_l+0x3d0>
 8007428:	4b32      	ldr	r3, [pc, #200]	@ (80074f4 <_strtod_l+0x594>)
 800742a:	9308      	str	r3, [sp, #32]
 800742c:	2300      	movs	r3, #0
 800742e:	1124      	asrs	r4, r4, #4
 8007430:	4650      	mov	r0, sl
 8007432:	4659      	mov	r1, fp
 8007434:	461e      	mov	r6, r3
 8007436:	2c01      	cmp	r4, #1
 8007438:	dc21      	bgt.n	800747e <_strtod_l+0x51e>
 800743a:	b10b      	cbz	r3, 8007440 <_strtod_l+0x4e0>
 800743c:	4682      	mov	sl, r0
 800743e:	468b      	mov	fp, r1
 8007440:	492c      	ldr	r1, [pc, #176]	@ (80074f4 <_strtod_l+0x594>)
 8007442:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007446:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800744a:	4652      	mov	r2, sl
 800744c:	465b      	mov	r3, fp
 800744e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007452:	f7f9 f8d1 	bl	80005f8 <__aeabi_dmul>
 8007456:	4b28      	ldr	r3, [pc, #160]	@ (80074f8 <_strtod_l+0x598>)
 8007458:	460a      	mov	r2, r1
 800745a:	400b      	ands	r3, r1
 800745c:	4927      	ldr	r1, [pc, #156]	@ (80074fc <_strtod_l+0x59c>)
 800745e:	428b      	cmp	r3, r1
 8007460:	4682      	mov	sl, r0
 8007462:	d898      	bhi.n	8007396 <_strtod_l+0x436>
 8007464:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007468:	428b      	cmp	r3, r1
 800746a:	bf86      	itte	hi
 800746c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007500 <_strtod_l+0x5a0>
 8007470:	f04f 3aff 	movhi.w	sl, #4294967295
 8007474:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007478:	2300      	movs	r3, #0
 800747a:	9308      	str	r3, [sp, #32]
 800747c:	e07a      	b.n	8007574 <_strtod_l+0x614>
 800747e:	07e2      	lsls	r2, r4, #31
 8007480:	d505      	bpl.n	800748e <_strtod_l+0x52e>
 8007482:	9b08      	ldr	r3, [sp, #32]
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f7f9 f8b6 	bl	80005f8 <__aeabi_dmul>
 800748c:	2301      	movs	r3, #1
 800748e:	9a08      	ldr	r2, [sp, #32]
 8007490:	3208      	adds	r2, #8
 8007492:	3601      	adds	r6, #1
 8007494:	1064      	asrs	r4, r4, #1
 8007496:	9208      	str	r2, [sp, #32]
 8007498:	e7cd      	b.n	8007436 <_strtod_l+0x4d6>
 800749a:	d0ed      	beq.n	8007478 <_strtod_l+0x518>
 800749c:	4264      	negs	r4, r4
 800749e:	f014 020f 	ands.w	r2, r4, #15
 80074a2:	d00a      	beq.n	80074ba <_strtod_l+0x55a>
 80074a4:	4b12      	ldr	r3, [pc, #72]	@ (80074f0 <_strtod_l+0x590>)
 80074a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074aa:	4650      	mov	r0, sl
 80074ac:	4659      	mov	r1, fp
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	f7f9 f9cb 	bl	800084c <__aeabi_ddiv>
 80074b6:	4682      	mov	sl, r0
 80074b8:	468b      	mov	fp, r1
 80074ba:	1124      	asrs	r4, r4, #4
 80074bc:	d0dc      	beq.n	8007478 <_strtod_l+0x518>
 80074be:	2c1f      	cmp	r4, #31
 80074c0:	dd20      	ble.n	8007504 <_strtod_l+0x5a4>
 80074c2:	2400      	movs	r4, #0
 80074c4:	46a0      	mov	r8, r4
 80074c6:	940a      	str	r4, [sp, #40]	@ 0x28
 80074c8:	46a1      	mov	r9, r4
 80074ca:	9a05      	ldr	r2, [sp, #20]
 80074cc:	2322      	movs	r3, #34	@ 0x22
 80074ce:	f04f 0a00 	mov.w	sl, #0
 80074d2:	f04f 0b00 	mov.w	fp, #0
 80074d6:	6013      	str	r3, [r2, #0]
 80074d8:	e768      	b.n	80073ac <_strtod_l+0x44c>
 80074da:	bf00      	nop
 80074dc:	08008e2d 	.word	0x08008e2d
 80074e0:	08009044 	.word	0x08009044
 80074e4:	08008e25 	.word	0x08008e25
 80074e8:	08008e5c 	.word	0x08008e5c
 80074ec:	080091ed 	.word	0x080091ed
 80074f0:	08008f78 	.word	0x08008f78
 80074f4:	08008f50 	.word	0x08008f50
 80074f8:	7ff00000 	.word	0x7ff00000
 80074fc:	7ca00000 	.word	0x7ca00000
 8007500:	7fefffff 	.word	0x7fefffff
 8007504:	f014 0310 	ands.w	r3, r4, #16
 8007508:	bf18      	it	ne
 800750a:	236a      	movne	r3, #106	@ 0x6a
 800750c:	4ea9      	ldr	r6, [pc, #676]	@ (80077b4 <_strtod_l+0x854>)
 800750e:	9308      	str	r3, [sp, #32]
 8007510:	4650      	mov	r0, sl
 8007512:	4659      	mov	r1, fp
 8007514:	2300      	movs	r3, #0
 8007516:	07e2      	lsls	r2, r4, #31
 8007518:	d504      	bpl.n	8007524 <_strtod_l+0x5c4>
 800751a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800751e:	f7f9 f86b 	bl	80005f8 <__aeabi_dmul>
 8007522:	2301      	movs	r3, #1
 8007524:	1064      	asrs	r4, r4, #1
 8007526:	f106 0608 	add.w	r6, r6, #8
 800752a:	d1f4      	bne.n	8007516 <_strtod_l+0x5b6>
 800752c:	b10b      	cbz	r3, 8007532 <_strtod_l+0x5d2>
 800752e:	4682      	mov	sl, r0
 8007530:	468b      	mov	fp, r1
 8007532:	9b08      	ldr	r3, [sp, #32]
 8007534:	b1b3      	cbz	r3, 8007564 <_strtod_l+0x604>
 8007536:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800753a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800753e:	2b00      	cmp	r3, #0
 8007540:	4659      	mov	r1, fp
 8007542:	dd0f      	ble.n	8007564 <_strtod_l+0x604>
 8007544:	2b1f      	cmp	r3, #31
 8007546:	dd55      	ble.n	80075f4 <_strtod_l+0x694>
 8007548:	2b34      	cmp	r3, #52	@ 0x34
 800754a:	bfde      	ittt	le
 800754c:	f04f 33ff 	movle.w	r3, #4294967295
 8007550:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007554:	4093      	lslle	r3, r2
 8007556:	f04f 0a00 	mov.w	sl, #0
 800755a:	bfcc      	ite	gt
 800755c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007560:	ea03 0b01 	andle.w	fp, r3, r1
 8007564:	2200      	movs	r2, #0
 8007566:	2300      	movs	r3, #0
 8007568:	4650      	mov	r0, sl
 800756a:	4659      	mov	r1, fp
 800756c:	f7f9 faac 	bl	8000ac8 <__aeabi_dcmpeq>
 8007570:	2800      	cmp	r0, #0
 8007572:	d1a6      	bne.n	80074c2 <_strtod_l+0x562>
 8007574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800757a:	9805      	ldr	r0, [sp, #20]
 800757c:	462b      	mov	r3, r5
 800757e:	463a      	mov	r2, r7
 8007580:	f7ff f8c6 	bl	8006710 <__s2b>
 8007584:	900a      	str	r0, [sp, #40]	@ 0x28
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f af05 	beq.w	8007396 <_strtod_l+0x436>
 800758c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800758e:	2a00      	cmp	r2, #0
 8007590:	eba9 0308 	sub.w	r3, r9, r8
 8007594:	bfa8      	it	ge
 8007596:	2300      	movge	r3, #0
 8007598:	9312      	str	r3, [sp, #72]	@ 0x48
 800759a:	2400      	movs	r4, #0
 800759c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80075a0:	9316      	str	r3, [sp, #88]	@ 0x58
 80075a2:	46a0      	mov	r8, r4
 80075a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075a6:	9805      	ldr	r0, [sp, #20]
 80075a8:	6859      	ldr	r1, [r3, #4]
 80075aa:	f7ff f809 	bl	80065c0 <_Balloc>
 80075ae:	4681      	mov	r9, r0
 80075b0:	2800      	cmp	r0, #0
 80075b2:	f43f aef4 	beq.w	800739e <_strtod_l+0x43e>
 80075b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075b8:	691a      	ldr	r2, [r3, #16]
 80075ba:	3202      	adds	r2, #2
 80075bc:	f103 010c 	add.w	r1, r3, #12
 80075c0:	0092      	lsls	r2, r2, #2
 80075c2:	300c      	adds	r0, #12
 80075c4:	f000 fd72 	bl	80080ac <memcpy>
 80075c8:	ec4b ab10 	vmov	d0, sl, fp
 80075cc:	9805      	ldr	r0, [sp, #20]
 80075ce:	aa1c      	add	r2, sp, #112	@ 0x70
 80075d0:	a91b      	add	r1, sp, #108	@ 0x6c
 80075d2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80075d6:	f7ff fbd7 	bl	8006d88 <__d2b>
 80075da:	901a      	str	r0, [sp, #104]	@ 0x68
 80075dc:	2800      	cmp	r0, #0
 80075de:	f43f aede 	beq.w	800739e <_strtod_l+0x43e>
 80075e2:	9805      	ldr	r0, [sp, #20]
 80075e4:	2101      	movs	r1, #1
 80075e6:	f7ff f929 	bl	800683c <__i2b>
 80075ea:	4680      	mov	r8, r0
 80075ec:	b948      	cbnz	r0, 8007602 <_strtod_l+0x6a2>
 80075ee:	f04f 0800 	mov.w	r8, #0
 80075f2:	e6d4      	b.n	800739e <_strtod_l+0x43e>
 80075f4:	f04f 32ff 	mov.w	r2, #4294967295
 80075f8:	fa02 f303 	lsl.w	r3, r2, r3
 80075fc:	ea03 0a0a 	and.w	sl, r3, sl
 8007600:	e7b0      	b.n	8007564 <_strtod_l+0x604>
 8007602:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007604:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007606:	2d00      	cmp	r5, #0
 8007608:	bfab      	itete	ge
 800760a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800760c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800760e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007610:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007612:	bfac      	ite	ge
 8007614:	18ef      	addge	r7, r5, r3
 8007616:	1b5e      	sublt	r6, r3, r5
 8007618:	9b08      	ldr	r3, [sp, #32]
 800761a:	1aed      	subs	r5, r5, r3
 800761c:	4415      	add	r5, r2
 800761e:	4b66      	ldr	r3, [pc, #408]	@ (80077b8 <_strtod_l+0x858>)
 8007620:	3d01      	subs	r5, #1
 8007622:	429d      	cmp	r5, r3
 8007624:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007628:	da50      	bge.n	80076cc <_strtod_l+0x76c>
 800762a:	1b5b      	subs	r3, r3, r5
 800762c:	2b1f      	cmp	r3, #31
 800762e:	eba2 0203 	sub.w	r2, r2, r3
 8007632:	f04f 0101 	mov.w	r1, #1
 8007636:	dc3d      	bgt.n	80076b4 <_strtod_l+0x754>
 8007638:	fa01 f303 	lsl.w	r3, r1, r3
 800763c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800763e:	2300      	movs	r3, #0
 8007640:	9310      	str	r3, [sp, #64]	@ 0x40
 8007642:	18bd      	adds	r5, r7, r2
 8007644:	9b08      	ldr	r3, [sp, #32]
 8007646:	42af      	cmp	r7, r5
 8007648:	4416      	add	r6, r2
 800764a:	441e      	add	r6, r3
 800764c:	463b      	mov	r3, r7
 800764e:	bfa8      	it	ge
 8007650:	462b      	movge	r3, r5
 8007652:	42b3      	cmp	r3, r6
 8007654:	bfa8      	it	ge
 8007656:	4633      	movge	r3, r6
 8007658:	2b00      	cmp	r3, #0
 800765a:	bfc2      	ittt	gt
 800765c:	1aed      	subgt	r5, r5, r3
 800765e:	1af6      	subgt	r6, r6, r3
 8007660:	1aff      	subgt	r7, r7, r3
 8007662:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007664:	2b00      	cmp	r3, #0
 8007666:	dd16      	ble.n	8007696 <_strtod_l+0x736>
 8007668:	4641      	mov	r1, r8
 800766a:	9805      	ldr	r0, [sp, #20]
 800766c:	461a      	mov	r2, r3
 800766e:	f7ff f9a5 	bl	80069bc <__pow5mult>
 8007672:	4680      	mov	r8, r0
 8007674:	2800      	cmp	r0, #0
 8007676:	d0ba      	beq.n	80075ee <_strtod_l+0x68e>
 8007678:	4601      	mov	r1, r0
 800767a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800767c:	9805      	ldr	r0, [sp, #20]
 800767e:	f7ff f8f3 	bl	8006868 <__multiply>
 8007682:	900e      	str	r0, [sp, #56]	@ 0x38
 8007684:	2800      	cmp	r0, #0
 8007686:	f43f ae8a 	beq.w	800739e <_strtod_l+0x43e>
 800768a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800768c:	9805      	ldr	r0, [sp, #20]
 800768e:	f7fe ffd7 	bl	8006640 <_Bfree>
 8007692:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007694:	931a      	str	r3, [sp, #104]	@ 0x68
 8007696:	2d00      	cmp	r5, #0
 8007698:	dc1d      	bgt.n	80076d6 <_strtod_l+0x776>
 800769a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800769c:	2b00      	cmp	r3, #0
 800769e:	dd23      	ble.n	80076e8 <_strtod_l+0x788>
 80076a0:	4649      	mov	r1, r9
 80076a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80076a4:	9805      	ldr	r0, [sp, #20]
 80076a6:	f7ff f989 	bl	80069bc <__pow5mult>
 80076aa:	4681      	mov	r9, r0
 80076ac:	b9e0      	cbnz	r0, 80076e8 <_strtod_l+0x788>
 80076ae:	f04f 0900 	mov.w	r9, #0
 80076b2:	e674      	b.n	800739e <_strtod_l+0x43e>
 80076b4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80076b8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80076bc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80076c0:	35e2      	adds	r5, #226	@ 0xe2
 80076c2:	fa01 f305 	lsl.w	r3, r1, r5
 80076c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80076c8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80076ca:	e7ba      	b.n	8007642 <_strtod_l+0x6e2>
 80076cc:	2300      	movs	r3, #0
 80076ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80076d0:	2301      	movs	r3, #1
 80076d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076d4:	e7b5      	b.n	8007642 <_strtod_l+0x6e2>
 80076d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076d8:	9805      	ldr	r0, [sp, #20]
 80076da:	462a      	mov	r2, r5
 80076dc:	f7ff f9c8 	bl	8006a70 <__lshift>
 80076e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d1d9      	bne.n	800769a <_strtod_l+0x73a>
 80076e6:	e65a      	b.n	800739e <_strtod_l+0x43e>
 80076e8:	2e00      	cmp	r6, #0
 80076ea:	dd07      	ble.n	80076fc <_strtod_l+0x79c>
 80076ec:	4649      	mov	r1, r9
 80076ee:	9805      	ldr	r0, [sp, #20]
 80076f0:	4632      	mov	r2, r6
 80076f2:	f7ff f9bd 	bl	8006a70 <__lshift>
 80076f6:	4681      	mov	r9, r0
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d0d8      	beq.n	80076ae <_strtod_l+0x74e>
 80076fc:	2f00      	cmp	r7, #0
 80076fe:	dd08      	ble.n	8007712 <_strtod_l+0x7b2>
 8007700:	4641      	mov	r1, r8
 8007702:	9805      	ldr	r0, [sp, #20]
 8007704:	463a      	mov	r2, r7
 8007706:	f7ff f9b3 	bl	8006a70 <__lshift>
 800770a:	4680      	mov	r8, r0
 800770c:	2800      	cmp	r0, #0
 800770e:	f43f ae46 	beq.w	800739e <_strtod_l+0x43e>
 8007712:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007714:	9805      	ldr	r0, [sp, #20]
 8007716:	464a      	mov	r2, r9
 8007718:	f7ff fa32 	bl	8006b80 <__mdiff>
 800771c:	4604      	mov	r4, r0
 800771e:	2800      	cmp	r0, #0
 8007720:	f43f ae3d 	beq.w	800739e <_strtod_l+0x43e>
 8007724:	68c3      	ldr	r3, [r0, #12]
 8007726:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007728:	2300      	movs	r3, #0
 800772a:	60c3      	str	r3, [r0, #12]
 800772c:	4641      	mov	r1, r8
 800772e:	f7ff fa0b 	bl	8006b48 <__mcmp>
 8007732:	2800      	cmp	r0, #0
 8007734:	da46      	bge.n	80077c4 <_strtod_l+0x864>
 8007736:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007738:	ea53 030a 	orrs.w	r3, r3, sl
 800773c:	d16c      	bne.n	8007818 <_strtod_l+0x8b8>
 800773e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007742:	2b00      	cmp	r3, #0
 8007744:	d168      	bne.n	8007818 <_strtod_l+0x8b8>
 8007746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800774a:	0d1b      	lsrs	r3, r3, #20
 800774c:	051b      	lsls	r3, r3, #20
 800774e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007752:	d961      	bls.n	8007818 <_strtod_l+0x8b8>
 8007754:	6963      	ldr	r3, [r4, #20]
 8007756:	b913      	cbnz	r3, 800775e <_strtod_l+0x7fe>
 8007758:	6923      	ldr	r3, [r4, #16]
 800775a:	2b01      	cmp	r3, #1
 800775c:	dd5c      	ble.n	8007818 <_strtod_l+0x8b8>
 800775e:	4621      	mov	r1, r4
 8007760:	2201      	movs	r2, #1
 8007762:	9805      	ldr	r0, [sp, #20]
 8007764:	f7ff f984 	bl	8006a70 <__lshift>
 8007768:	4641      	mov	r1, r8
 800776a:	4604      	mov	r4, r0
 800776c:	f7ff f9ec 	bl	8006b48 <__mcmp>
 8007770:	2800      	cmp	r0, #0
 8007772:	dd51      	ble.n	8007818 <_strtod_l+0x8b8>
 8007774:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007778:	9a08      	ldr	r2, [sp, #32]
 800777a:	0d1b      	lsrs	r3, r3, #20
 800777c:	051b      	lsls	r3, r3, #20
 800777e:	2a00      	cmp	r2, #0
 8007780:	d06b      	beq.n	800785a <_strtod_l+0x8fa>
 8007782:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007786:	d868      	bhi.n	800785a <_strtod_l+0x8fa>
 8007788:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800778c:	f67f ae9d 	bls.w	80074ca <_strtod_l+0x56a>
 8007790:	4b0a      	ldr	r3, [pc, #40]	@ (80077bc <_strtod_l+0x85c>)
 8007792:	4650      	mov	r0, sl
 8007794:	4659      	mov	r1, fp
 8007796:	2200      	movs	r2, #0
 8007798:	f7f8 ff2e 	bl	80005f8 <__aeabi_dmul>
 800779c:	4b08      	ldr	r3, [pc, #32]	@ (80077c0 <_strtod_l+0x860>)
 800779e:	400b      	ands	r3, r1
 80077a0:	4682      	mov	sl, r0
 80077a2:	468b      	mov	fp, r1
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f47f ae05 	bne.w	80073b4 <_strtod_l+0x454>
 80077aa:	9a05      	ldr	r2, [sp, #20]
 80077ac:	2322      	movs	r3, #34	@ 0x22
 80077ae:	6013      	str	r3, [r2, #0]
 80077b0:	e600      	b.n	80073b4 <_strtod_l+0x454>
 80077b2:	bf00      	nop
 80077b4:	08009070 	.word	0x08009070
 80077b8:	fffffc02 	.word	0xfffffc02
 80077bc:	39500000 	.word	0x39500000
 80077c0:	7ff00000 	.word	0x7ff00000
 80077c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80077c8:	d165      	bne.n	8007896 <_strtod_l+0x936>
 80077ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80077cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077d0:	b35a      	cbz	r2, 800782a <_strtod_l+0x8ca>
 80077d2:	4a9f      	ldr	r2, [pc, #636]	@ (8007a50 <_strtod_l+0xaf0>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d12b      	bne.n	8007830 <_strtod_l+0x8d0>
 80077d8:	9b08      	ldr	r3, [sp, #32]
 80077da:	4651      	mov	r1, sl
 80077dc:	b303      	cbz	r3, 8007820 <_strtod_l+0x8c0>
 80077de:	4b9d      	ldr	r3, [pc, #628]	@ (8007a54 <_strtod_l+0xaf4>)
 80077e0:	465a      	mov	r2, fp
 80077e2:	4013      	ands	r3, r2
 80077e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80077e8:	f04f 32ff 	mov.w	r2, #4294967295
 80077ec:	d81b      	bhi.n	8007826 <_strtod_l+0x8c6>
 80077ee:	0d1b      	lsrs	r3, r3, #20
 80077f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80077f4:	fa02 f303 	lsl.w	r3, r2, r3
 80077f8:	4299      	cmp	r1, r3
 80077fa:	d119      	bne.n	8007830 <_strtod_l+0x8d0>
 80077fc:	4b96      	ldr	r3, [pc, #600]	@ (8007a58 <_strtod_l+0xaf8>)
 80077fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007800:	429a      	cmp	r2, r3
 8007802:	d102      	bne.n	800780a <_strtod_l+0x8aa>
 8007804:	3101      	adds	r1, #1
 8007806:	f43f adca 	beq.w	800739e <_strtod_l+0x43e>
 800780a:	4b92      	ldr	r3, [pc, #584]	@ (8007a54 <_strtod_l+0xaf4>)
 800780c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800780e:	401a      	ands	r2, r3
 8007810:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007814:	f04f 0a00 	mov.w	sl, #0
 8007818:	9b08      	ldr	r3, [sp, #32]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1b8      	bne.n	8007790 <_strtod_l+0x830>
 800781e:	e5c9      	b.n	80073b4 <_strtod_l+0x454>
 8007820:	f04f 33ff 	mov.w	r3, #4294967295
 8007824:	e7e8      	b.n	80077f8 <_strtod_l+0x898>
 8007826:	4613      	mov	r3, r2
 8007828:	e7e6      	b.n	80077f8 <_strtod_l+0x898>
 800782a:	ea53 030a 	orrs.w	r3, r3, sl
 800782e:	d0a1      	beq.n	8007774 <_strtod_l+0x814>
 8007830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007832:	b1db      	cbz	r3, 800786c <_strtod_l+0x90c>
 8007834:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007836:	4213      	tst	r3, r2
 8007838:	d0ee      	beq.n	8007818 <_strtod_l+0x8b8>
 800783a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800783c:	9a08      	ldr	r2, [sp, #32]
 800783e:	4650      	mov	r0, sl
 8007840:	4659      	mov	r1, fp
 8007842:	b1bb      	cbz	r3, 8007874 <_strtod_l+0x914>
 8007844:	f7ff fb6e 	bl	8006f24 <sulp>
 8007848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800784c:	ec53 2b10 	vmov	r2, r3, d0
 8007850:	f7f8 fd1c 	bl	800028c <__adddf3>
 8007854:	4682      	mov	sl, r0
 8007856:	468b      	mov	fp, r1
 8007858:	e7de      	b.n	8007818 <_strtod_l+0x8b8>
 800785a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800785e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007862:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007866:	f04f 3aff 	mov.w	sl, #4294967295
 800786a:	e7d5      	b.n	8007818 <_strtod_l+0x8b8>
 800786c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800786e:	ea13 0f0a 	tst.w	r3, sl
 8007872:	e7e1      	b.n	8007838 <_strtod_l+0x8d8>
 8007874:	f7ff fb56 	bl	8006f24 <sulp>
 8007878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800787c:	ec53 2b10 	vmov	r2, r3, d0
 8007880:	f7f8 fd02 	bl	8000288 <__aeabi_dsub>
 8007884:	2200      	movs	r2, #0
 8007886:	2300      	movs	r3, #0
 8007888:	4682      	mov	sl, r0
 800788a:	468b      	mov	fp, r1
 800788c:	f7f9 f91c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007890:	2800      	cmp	r0, #0
 8007892:	d0c1      	beq.n	8007818 <_strtod_l+0x8b8>
 8007894:	e619      	b.n	80074ca <_strtod_l+0x56a>
 8007896:	4641      	mov	r1, r8
 8007898:	4620      	mov	r0, r4
 800789a:	f7ff facd 	bl	8006e38 <__ratio>
 800789e:	ec57 6b10 	vmov	r6, r7, d0
 80078a2:	2200      	movs	r2, #0
 80078a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80078a8:	4630      	mov	r0, r6
 80078aa:	4639      	mov	r1, r7
 80078ac:	f7f9 f920 	bl	8000af0 <__aeabi_dcmple>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d06f      	beq.n	8007994 <_strtod_l+0xa34>
 80078b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d17a      	bne.n	80079b0 <_strtod_l+0xa50>
 80078ba:	f1ba 0f00 	cmp.w	sl, #0
 80078be:	d158      	bne.n	8007972 <_strtod_l+0xa12>
 80078c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d15a      	bne.n	8007980 <_strtod_l+0xa20>
 80078ca:	4b64      	ldr	r3, [pc, #400]	@ (8007a5c <_strtod_l+0xafc>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	4630      	mov	r0, r6
 80078d0:	4639      	mov	r1, r7
 80078d2:	f7f9 f903 	bl	8000adc <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d159      	bne.n	800798e <_strtod_l+0xa2e>
 80078da:	4630      	mov	r0, r6
 80078dc:	4639      	mov	r1, r7
 80078de:	4b60      	ldr	r3, [pc, #384]	@ (8007a60 <_strtod_l+0xb00>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 fe89 	bl	80005f8 <__aeabi_dmul>
 80078e6:	4606      	mov	r6, r0
 80078e8:	460f      	mov	r7, r1
 80078ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80078ee:	9606      	str	r6, [sp, #24]
 80078f0:	9307      	str	r3, [sp, #28]
 80078f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078f6:	4d57      	ldr	r5, [pc, #348]	@ (8007a54 <_strtod_l+0xaf4>)
 80078f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80078fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078fe:	401d      	ands	r5, r3
 8007900:	4b58      	ldr	r3, [pc, #352]	@ (8007a64 <_strtod_l+0xb04>)
 8007902:	429d      	cmp	r5, r3
 8007904:	f040 80b2 	bne.w	8007a6c <_strtod_l+0xb0c>
 8007908:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800790a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800790e:	ec4b ab10 	vmov	d0, sl, fp
 8007912:	f7ff f9c9 	bl	8006ca8 <__ulp>
 8007916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800791a:	ec51 0b10 	vmov	r0, r1, d0
 800791e:	f7f8 fe6b 	bl	80005f8 <__aeabi_dmul>
 8007922:	4652      	mov	r2, sl
 8007924:	465b      	mov	r3, fp
 8007926:	f7f8 fcb1 	bl	800028c <__adddf3>
 800792a:	460b      	mov	r3, r1
 800792c:	4949      	ldr	r1, [pc, #292]	@ (8007a54 <_strtod_l+0xaf4>)
 800792e:	4a4e      	ldr	r2, [pc, #312]	@ (8007a68 <_strtod_l+0xb08>)
 8007930:	4019      	ands	r1, r3
 8007932:	4291      	cmp	r1, r2
 8007934:	4682      	mov	sl, r0
 8007936:	d942      	bls.n	80079be <_strtod_l+0xa5e>
 8007938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800793a:	4b47      	ldr	r3, [pc, #284]	@ (8007a58 <_strtod_l+0xaf8>)
 800793c:	429a      	cmp	r2, r3
 800793e:	d103      	bne.n	8007948 <_strtod_l+0x9e8>
 8007940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007942:	3301      	adds	r3, #1
 8007944:	f43f ad2b 	beq.w	800739e <_strtod_l+0x43e>
 8007948:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007a58 <_strtod_l+0xaf8>
 800794c:	f04f 3aff 	mov.w	sl, #4294967295
 8007950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007952:	9805      	ldr	r0, [sp, #20]
 8007954:	f7fe fe74 	bl	8006640 <_Bfree>
 8007958:	9805      	ldr	r0, [sp, #20]
 800795a:	4649      	mov	r1, r9
 800795c:	f7fe fe70 	bl	8006640 <_Bfree>
 8007960:	9805      	ldr	r0, [sp, #20]
 8007962:	4641      	mov	r1, r8
 8007964:	f7fe fe6c 	bl	8006640 <_Bfree>
 8007968:	9805      	ldr	r0, [sp, #20]
 800796a:	4621      	mov	r1, r4
 800796c:	f7fe fe68 	bl	8006640 <_Bfree>
 8007970:	e618      	b.n	80075a4 <_strtod_l+0x644>
 8007972:	f1ba 0f01 	cmp.w	sl, #1
 8007976:	d103      	bne.n	8007980 <_strtod_l+0xa20>
 8007978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800797a:	2b00      	cmp	r3, #0
 800797c:	f43f ada5 	beq.w	80074ca <_strtod_l+0x56a>
 8007980:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007a30 <_strtod_l+0xad0>
 8007984:	4f35      	ldr	r7, [pc, #212]	@ (8007a5c <_strtod_l+0xafc>)
 8007986:	ed8d 7b06 	vstr	d7, [sp, #24]
 800798a:	2600      	movs	r6, #0
 800798c:	e7b1      	b.n	80078f2 <_strtod_l+0x992>
 800798e:	4f34      	ldr	r7, [pc, #208]	@ (8007a60 <_strtod_l+0xb00>)
 8007990:	2600      	movs	r6, #0
 8007992:	e7aa      	b.n	80078ea <_strtod_l+0x98a>
 8007994:	4b32      	ldr	r3, [pc, #200]	@ (8007a60 <_strtod_l+0xb00>)
 8007996:	4630      	mov	r0, r6
 8007998:	4639      	mov	r1, r7
 800799a:	2200      	movs	r2, #0
 800799c:	f7f8 fe2c 	bl	80005f8 <__aeabi_dmul>
 80079a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079a2:	4606      	mov	r6, r0
 80079a4:	460f      	mov	r7, r1
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d09f      	beq.n	80078ea <_strtod_l+0x98a>
 80079aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80079ae:	e7a0      	b.n	80078f2 <_strtod_l+0x992>
 80079b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007a38 <_strtod_l+0xad8>
 80079b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079b8:	ec57 6b17 	vmov	r6, r7, d7
 80079bc:	e799      	b.n	80078f2 <_strtod_l+0x992>
 80079be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1c1      	bne.n	8007950 <_strtod_l+0x9f0>
 80079cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80079d0:	0d1b      	lsrs	r3, r3, #20
 80079d2:	051b      	lsls	r3, r3, #20
 80079d4:	429d      	cmp	r5, r3
 80079d6:	d1bb      	bne.n	8007950 <_strtod_l+0x9f0>
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f9 f954 	bl	8000c88 <__aeabi_d2lz>
 80079e0:	f7f8 fddc 	bl	800059c <__aeabi_l2d>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f7f8 fc4c 	bl	8000288 <__aeabi_dsub>
 80079f0:	460b      	mov	r3, r1
 80079f2:	4602      	mov	r2, r0
 80079f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80079f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80079fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079fe:	ea46 060a 	orr.w	r6, r6, sl
 8007a02:	431e      	orrs	r6, r3
 8007a04:	d06f      	beq.n	8007ae6 <_strtod_l+0xb86>
 8007a06:	a30e      	add	r3, pc, #56	@ (adr r3, 8007a40 <_strtod_l+0xae0>)
 8007a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0c:	f7f9 f866 	bl	8000adc <__aeabi_dcmplt>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	f47f accf 	bne.w	80073b4 <_strtod_l+0x454>
 8007a16:	a30c      	add	r3, pc, #48	@ (adr r3, 8007a48 <_strtod_l+0xae8>)
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a20:	f7f9 f87a 	bl	8000b18 <__aeabi_dcmpgt>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	d093      	beq.n	8007950 <_strtod_l+0x9f0>
 8007a28:	e4c4      	b.n	80073b4 <_strtod_l+0x454>
 8007a2a:	bf00      	nop
 8007a2c:	f3af 8000 	nop.w
 8007a30:	00000000 	.word	0x00000000
 8007a34:	bff00000 	.word	0xbff00000
 8007a38:	00000000 	.word	0x00000000
 8007a3c:	3ff00000 	.word	0x3ff00000
 8007a40:	94a03595 	.word	0x94a03595
 8007a44:	3fdfffff 	.word	0x3fdfffff
 8007a48:	35afe535 	.word	0x35afe535
 8007a4c:	3fe00000 	.word	0x3fe00000
 8007a50:	000fffff 	.word	0x000fffff
 8007a54:	7ff00000 	.word	0x7ff00000
 8007a58:	7fefffff 	.word	0x7fefffff
 8007a5c:	3ff00000 	.word	0x3ff00000
 8007a60:	3fe00000 	.word	0x3fe00000
 8007a64:	7fe00000 	.word	0x7fe00000
 8007a68:	7c9fffff 	.word	0x7c9fffff
 8007a6c:	9b08      	ldr	r3, [sp, #32]
 8007a6e:	b323      	cbz	r3, 8007aba <_strtod_l+0xb5a>
 8007a70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007a74:	d821      	bhi.n	8007aba <_strtod_l+0xb5a>
 8007a76:	a328      	add	r3, pc, #160	@ (adr r3, 8007b18 <_strtod_l+0xbb8>)
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	4639      	mov	r1, r7
 8007a80:	f7f9 f836 	bl	8000af0 <__aeabi_dcmple>
 8007a84:	b1a0      	cbz	r0, 8007ab0 <_strtod_l+0xb50>
 8007a86:	4639      	mov	r1, r7
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f7f9 f88d 	bl	8000ba8 <__aeabi_d2uiz>
 8007a8e:	2801      	cmp	r0, #1
 8007a90:	bf38      	it	cc
 8007a92:	2001      	movcc	r0, #1
 8007a94:	f7f8 fd36 	bl	8000504 <__aeabi_ui2d>
 8007a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a9a:	4606      	mov	r6, r0
 8007a9c:	460f      	mov	r7, r1
 8007a9e:	b9fb      	cbnz	r3, 8007ae0 <_strtod_l+0xb80>
 8007aa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007aa4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007aa6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007aa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007aac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ab0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ab2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007ab6:	1b5b      	subs	r3, r3, r5
 8007ab8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007aba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007abe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007ac2:	f7ff f8f1 	bl	8006ca8 <__ulp>
 8007ac6:	4650      	mov	r0, sl
 8007ac8:	ec53 2b10 	vmov	r2, r3, d0
 8007acc:	4659      	mov	r1, fp
 8007ace:	f7f8 fd93 	bl	80005f8 <__aeabi_dmul>
 8007ad2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ad6:	f7f8 fbd9 	bl	800028c <__adddf3>
 8007ada:	4682      	mov	sl, r0
 8007adc:	468b      	mov	fp, r1
 8007ade:	e770      	b.n	80079c2 <_strtod_l+0xa62>
 8007ae0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007ae4:	e7e0      	b.n	8007aa8 <_strtod_l+0xb48>
 8007ae6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007b20 <_strtod_l+0xbc0>)
 8007ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aec:	f7f8 fff6 	bl	8000adc <__aeabi_dcmplt>
 8007af0:	e798      	b.n	8007a24 <_strtod_l+0xac4>
 8007af2:	2300      	movs	r3, #0
 8007af4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007af6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007af8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	f7ff ba6d 	b.w	8006fda <_strtod_l+0x7a>
 8007b00:	2a65      	cmp	r2, #101	@ 0x65
 8007b02:	f43f ab66 	beq.w	80071d2 <_strtod_l+0x272>
 8007b06:	2a45      	cmp	r2, #69	@ 0x45
 8007b08:	f43f ab63 	beq.w	80071d2 <_strtod_l+0x272>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	f7ff bb9e 	b.w	800724e <_strtod_l+0x2ee>
 8007b12:	bf00      	nop
 8007b14:	f3af 8000 	nop.w
 8007b18:	ffc00000 	.word	0xffc00000
 8007b1c:	41dfffff 	.word	0x41dfffff
 8007b20:	94a03595 	.word	0x94a03595
 8007b24:	3fcfffff 	.word	0x3fcfffff

08007b28 <_strtod_r>:
 8007b28:	4b01      	ldr	r3, [pc, #4]	@ (8007b30 <_strtod_r+0x8>)
 8007b2a:	f7ff ba19 	b.w	8006f60 <_strtod_l>
 8007b2e:	bf00      	nop
 8007b30:	20000068 	.word	0x20000068

08007b34 <_strtol_l.constprop.0>:
 8007b34:	2b24      	cmp	r3, #36	@ 0x24
 8007b36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b3a:	4686      	mov	lr, r0
 8007b3c:	4690      	mov	r8, r2
 8007b3e:	d801      	bhi.n	8007b44 <_strtol_l.constprop.0+0x10>
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d106      	bne.n	8007b52 <_strtol_l.constprop.0+0x1e>
 8007b44:	f7fd fdba 	bl	80056bc <__errno>
 8007b48:	2316      	movs	r3, #22
 8007b4a:	6003      	str	r3, [r0, #0]
 8007b4c:	2000      	movs	r0, #0
 8007b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b52:	4834      	ldr	r0, [pc, #208]	@ (8007c24 <_strtol_l.constprop.0+0xf0>)
 8007b54:	460d      	mov	r5, r1
 8007b56:	462a      	mov	r2, r5
 8007b58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b5c:	5d06      	ldrb	r6, [r0, r4]
 8007b5e:	f016 0608 	ands.w	r6, r6, #8
 8007b62:	d1f8      	bne.n	8007b56 <_strtol_l.constprop.0+0x22>
 8007b64:	2c2d      	cmp	r4, #45	@ 0x2d
 8007b66:	d12d      	bne.n	8007bc4 <_strtol_l.constprop.0+0x90>
 8007b68:	782c      	ldrb	r4, [r5, #0]
 8007b6a:	2601      	movs	r6, #1
 8007b6c:	1c95      	adds	r5, r2, #2
 8007b6e:	f033 0210 	bics.w	r2, r3, #16
 8007b72:	d109      	bne.n	8007b88 <_strtol_l.constprop.0+0x54>
 8007b74:	2c30      	cmp	r4, #48	@ 0x30
 8007b76:	d12a      	bne.n	8007bce <_strtol_l.constprop.0+0x9a>
 8007b78:	782a      	ldrb	r2, [r5, #0]
 8007b7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007b7e:	2a58      	cmp	r2, #88	@ 0x58
 8007b80:	d125      	bne.n	8007bce <_strtol_l.constprop.0+0x9a>
 8007b82:	786c      	ldrb	r4, [r5, #1]
 8007b84:	2310      	movs	r3, #16
 8007b86:	3502      	adds	r5, #2
 8007b88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007b8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007b90:	2200      	movs	r2, #0
 8007b92:	fbbc f9f3 	udiv	r9, ip, r3
 8007b96:	4610      	mov	r0, r2
 8007b98:	fb03 ca19 	mls	sl, r3, r9, ip
 8007b9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007ba0:	2f09      	cmp	r7, #9
 8007ba2:	d81b      	bhi.n	8007bdc <_strtol_l.constprop.0+0xa8>
 8007ba4:	463c      	mov	r4, r7
 8007ba6:	42a3      	cmp	r3, r4
 8007ba8:	dd27      	ble.n	8007bfa <_strtol_l.constprop.0+0xc6>
 8007baa:	1c57      	adds	r7, r2, #1
 8007bac:	d007      	beq.n	8007bbe <_strtol_l.constprop.0+0x8a>
 8007bae:	4581      	cmp	r9, r0
 8007bb0:	d320      	bcc.n	8007bf4 <_strtol_l.constprop.0+0xc0>
 8007bb2:	d101      	bne.n	8007bb8 <_strtol_l.constprop.0+0x84>
 8007bb4:	45a2      	cmp	sl, r4
 8007bb6:	db1d      	blt.n	8007bf4 <_strtol_l.constprop.0+0xc0>
 8007bb8:	fb00 4003 	mla	r0, r0, r3, r4
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bc2:	e7eb      	b.n	8007b9c <_strtol_l.constprop.0+0x68>
 8007bc4:	2c2b      	cmp	r4, #43	@ 0x2b
 8007bc6:	bf04      	itt	eq
 8007bc8:	782c      	ldrbeq	r4, [r5, #0]
 8007bca:	1c95      	addeq	r5, r2, #2
 8007bcc:	e7cf      	b.n	8007b6e <_strtol_l.constprop.0+0x3a>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1da      	bne.n	8007b88 <_strtol_l.constprop.0+0x54>
 8007bd2:	2c30      	cmp	r4, #48	@ 0x30
 8007bd4:	bf0c      	ite	eq
 8007bd6:	2308      	moveq	r3, #8
 8007bd8:	230a      	movne	r3, #10
 8007bda:	e7d5      	b.n	8007b88 <_strtol_l.constprop.0+0x54>
 8007bdc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007be0:	2f19      	cmp	r7, #25
 8007be2:	d801      	bhi.n	8007be8 <_strtol_l.constprop.0+0xb4>
 8007be4:	3c37      	subs	r4, #55	@ 0x37
 8007be6:	e7de      	b.n	8007ba6 <_strtol_l.constprop.0+0x72>
 8007be8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007bec:	2f19      	cmp	r7, #25
 8007bee:	d804      	bhi.n	8007bfa <_strtol_l.constprop.0+0xc6>
 8007bf0:	3c57      	subs	r4, #87	@ 0x57
 8007bf2:	e7d8      	b.n	8007ba6 <_strtol_l.constprop.0+0x72>
 8007bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf8:	e7e1      	b.n	8007bbe <_strtol_l.constprop.0+0x8a>
 8007bfa:	1c53      	adds	r3, r2, #1
 8007bfc:	d108      	bne.n	8007c10 <_strtol_l.constprop.0+0xdc>
 8007bfe:	2322      	movs	r3, #34	@ 0x22
 8007c00:	f8ce 3000 	str.w	r3, [lr]
 8007c04:	4660      	mov	r0, ip
 8007c06:	f1b8 0f00 	cmp.w	r8, #0
 8007c0a:	d0a0      	beq.n	8007b4e <_strtol_l.constprop.0+0x1a>
 8007c0c:	1e69      	subs	r1, r5, #1
 8007c0e:	e006      	b.n	8007c1e <_strtol_l.constprop.0+0xea>
 8007c10:	b106      	cbz	r6, 8007c14 <_strtol_l.constprop.0+0xe0>
 8007c12:	4240      	negs	r0, r0
 8007c14:	f1b8 0f00 	cmp.w	r8, #0
 8007c18:	d099      	beq.n	8007b4e <_strtol_l.constprop.0+0x1a>
 8007c1a:	2a00      	cmp	r2, #0
 8007c1c:	d1f6      	bne.n	8007c0c <_strtol_l.constprop.0+0xd8>
 8007c1e:	f8c8 1000 	str.w	r1, [r8]
 8007c22:	e794      	b.n	8007b4e <_strtol_l.constprop.0+0x1a>
 8007c24:	08009099 	.word	0x08009099

08007c28 <_strtol_r>:
 8007c28:	f7ff bf84 	b.w	8007b34 <_strtol_l.constprop.0>

08007c2c <__ssputs_r>:
 8007c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c30:	688e      	ldr	r6, [r1, #8]
 8007c32:	461f      	mov	r7, r3
 8007c34:	42be      	cmp	r6, r7
 8007c36:	680b      	ldr	r3, [r1, #0]
 8007c38:	4682      	mov	sl, r0
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	4690      	mov	r8, r2
 8007c3e:	d82d      	bhi.n	8007c9c <__ssputs_r+0x70>
 8007c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c48:	d026      	beq.n	8007c98 <__ssputs_r+0x6c>
 8007c4a:	6965      	ldr	r5, [r4, #20]
 8007c4c:	6909      	ldr	r1, [r1, #16]
 8007c4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c52:	eba3 0901 	sub.w	r9, r3, r1
 8007c56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c5a:	1c7b      	adds	r3, r7, #1
 8007c5c:	444b      	add	r3, r9
 8007c5e:	106d      	asrs	r5, r5, #1
 8007c60:	429d      	cmp	r5, r3
 8007c62:	bf38      	it	cc
 8007c64:	461d      	movcc	r5, r3
 8007c66:	0553      	lsls	r3, r2, #21
 8007c68:	d527      	bpl.n	8007cba <__ssputs_r+0x8e>
 8007c6a:	4629      	mov	r1, r5
 8007c6c:	f7fe fc1c 	bl	80064a8 <_malloc_r>
 8007c70:	4606      	mov	r6, r0
 8007c72:	b360      	cbz	r0, 8007cce <__ssputs_r+0xa2>
 8007c74:	6921      	ldr	r1, [r4, #16]
 8007c76:	464a      	mov	r2, r9
 8007c78:	f000 fa18 	bl	80080ac <memcpy>
 8007c7c:	89a3      	ldrh	r3, [r4, #12]
 8007c7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c86:	81a3      	strh	r3, [r4, #12]
 8007c88:	6126      	str	r6, [r4, #16]
 8007c8a:	6165      	str	r5, [r4, #20]
 8007c8c:	444e      	add	r6, r9
 8007c8e:	eba5 0509 	sub.w	r5, r5, r9
 8007c92:	6026      	str	r6, [r4, #0]
 8007c94:	60a5      	str	r5, [r4, #8]
 8007c96:	463e      	mov	r6, r7
 8007c98:	42be      	cmp	r6, r7
 8007c9a:	d900      	bls.n	8007c9e <__ssputs_r+0x72>
 8007c9c:	463e      	mov	r6, r7
 8007c9e:	6820      	ldr	r0, [r4, #0]
 8007ca0:	4632      	mov	r2, r6
 8007ca2:	4641      	mov	r1, r8
 8007ca4:	f000 f9c6 	bl	8008034 <memmove>
 8007ca8:	68a3      	ldr	r3, [r4, #8]
 8007caa:	1b9b      	subs	r3, r3, r6
 8007cac:	60a3      	str	r3, [r4, #8]
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	4433      	add	r3, r6
 8007cb2:	6023      	str	r3, [r4, #0]
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cba:	462a      	mov	r2, r5
 8007cbc:	f000 fd89 	bl	80087d2 <_realloc_r>
 8007cc0:	4606      	mov	r6, r0
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d1e0      	bne.n	8007c88 <__ssputs_r+0x5c>
 8007cc6:	6921      	ldr	r1, [r4, #16]
 8007cc8:	4650      	mov	r0, sl
 8007cca:	f7fe fb79 	bl	80063c0 <_free_r>
 8007cce:	230c      	movs	r3, #12
 8007cd0:	f8ca 3000 	str.w	r3, [sl]
 8007cd4:	89a3      	ldrh	r3, [r4, #12]
 8007cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cda:	81a3      	strh	r3, [r4, #12]
 8007cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce0:	e7e9      	b.n	8007cb6 <__ssputs_r+0x8a>
	...

08007ce4 <_svfiprintf_r>:
 8007ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce8:	4698      	mov	r8, r3
 8007cea:	898b      	ldrh	r3, [r1, #12]
 8007cec:	061b      	lsls	r3, r3, #24
 8007cee:	b09d      	sub	sp, #116	@ 0x74
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	460d      	mov	r5, r1
 8007cf4:	4614      	mov	r4, r2
 8007cf6:	d510      	bpl.n	8007d1a <_svfiprintf_r+0x36>
 8007cf8:	690b      	ldr	r3, [r1, #16]
 8007cfa:	b973      	cbnz	r3, 8007d1a <_svfiprintf_r+0x36>
 8007cfc:	2140      	movs	r1, #64	@ 0x40
 8007cfe:	f7fe fbd3 	bl	80064a8 <_malloc_r>
 8007d02:	6028      	str	r0, [r5, #0]
 8007d04:	6128      	str	r0, [r5, #16]
 8007d06:	b930      	cbnz	r0, 8007d16 <_svfiprintf_r+0x32>
 8007d08:	230c      	movs	r3, #12
 8007d0a:	603b      	str	r3, [r7, #0]
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d10:	b01d      	add	sp, #116	@ 0x74
 8007d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d16:	2340      	movs	r3, #64	@ 0x40
 8007d18:	616b      	str	r3, [r5, #20]
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d1e:	2320      	movs	r3, #32
 8007d20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d24:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d28:	2330      	movs	r3, #48	@ 0x30
 8007d2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ec8 <_svfiprintf_r+0x1e4>
 8007d2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d32:	f04f 0901 	mov.w	r9, #1
 8007d36:	4623      	mov	r3, r4
 8007d38:	469a      	mov	sl, r3
 8007d3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d3e:	b10a      	cbz	r2, 8007d44 <_svfiprintf_r+0x60>
 8007d40:	2a25      	cmp	r2, #37	@ 0x25
 8007d42:	d1f9      	bne.n	8007d38 <_svfiprintf_r+0x54>
 8007d44:	ebba 0b04 	subs.w	fp, sl, r4
 8007d48:	d00b      	beq.n	8007d62 <_svfiprintf_r+0x7e>
 8007d4a:	465b      	mov	r3, fp
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4638      	mov	r0, r7
 8007d52:	f7ff ff6b 	bl	8007c2c <__ssputs_r>
 8007d56:	3001      	adds	r0, #1
 8007d58:	f000 80a7 	beq.w	8007eaa <_svfiprintf_r+0x1c6>
 8007d5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d5e:	445a      	add	r2, fp
 8007d60:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d62:	f89a 3000 	ldrb.w	r3, [sl]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 809f 	beq.w	8007eaa <_svfiprintf_r+0x1c6>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d76:	f10a 0a01 	add.w	sl, sl, #1
 8007d7a:	9304      	str	r3, [sp, #16]
 8007d7c:	9307      	str	r3, [sp, #28]
 8007d7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d82:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d84:	4654      	mov	r4, sl
 8007d86:	2205      	movs	r2, #5
 8007d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8c:	484e      	ldr	r0, [pc, #312]	@ (8007ec8 <_svfiprintf_r+0x1e4>)
 8007d8e:	f7f8 fa1f 	bl	80001d0 <memchr>
 8007d92:	9a04      	ldr	r2, [sp, #16]
 8007d94:	b9d8      	cbnz	r0, 8007dce <_svfiprintf_r+0xea>
 8007d96:	06d0      	lsls	r0, r2, #27
 8007d98:	bf44      	itt	mi
 8007d9a:	2320      	movmi	r3, #32
 8007d9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007da0:	0711      	lsls	r1, r2, #28
 8007da2:	bf44      	itt	mi
 8007da4:	232b      	movmi	r3, #43	@ 0x2b
 8007da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007daa:	f89a 3000 	ldrb.w	r3, [sl]
 8007dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8007db0:	d015      	beq.n	8007dde <_svfiprintf_r+0xfa>
 8007db2:	9a07      	ldr	r2, [sp, #28]
 8007db4:	4654      	mov	r4, sl
 8007db6:	2000      	movs	r0, #0
 8007db8:	f04f 0c0a 	mov.w	ip, #10
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dc2:	3b30      	subs	r3, #48	@ 0x30
 8007dc4:	2b09      	cmp	r3, #9
 8007dc6:	d94b      	bls.n	8007e60 <_svfiprintf_r+0x17c>
 8007dc8:	b1b0      	cbz	r0, 8007df8 <_svfiprintf_r+0x114>
 8007dca:	9207      	str	r2, [sp, #28]
 8007dcc:	e014      	b.n	8007df8 <_svfiprintf_r+0x114>
 8007dce:	eba0 0308 	sub.w	r3, r0, r8
 8007dd2:	fa09 f303 	lsl.w	r3, r9, r3
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	9304      	str	r3, [sp, #16]
 8007dda:	46a2      	mov	sl, r4
 8007ddc:	e7d2      	b.n	8007d84 <_svfiprintf_r+0xa0>
 8007dde:	9b03      	ldr	r3, [sp, #12]
 8007de0:	1d19      	adds	r1, r3, #4
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	9103      	str	r1, [sp, #12]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	bfbb      	ittet	lt
 8007dea:	425b      	neglt	r3, r3
 8007dec:	f042 0202 	orrlt.w	r2, r2, #2
 8007df0:	9307      	strge	r3, [sp, #28]
 8007df2:	9307      	strlt	r3, [sp, #28]
 8007df4:	bfb8      	it	lt
 8007df6:	9204      	strlt	r2, [sp, #16]
 8007df8:	7823      	ldrb	r3, [r4, #0]
 8007dfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8007dfc:	d10a      	bne.n	8007e14 <_svfiprintf_r+0x130>
 8007dfe:	7863      	ldrb	r3, [r4, #1]
 8007e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e02:	d132      	bne.n	8007e6a <_svfiprintf_r+0x186>
 8007e04:	9b03      	ldr	r3, [sp, #12]
 8007e06:	1d1a      	adds	r2, r3, #4
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	9203      	str	r2, [sp, #12]
 8007e0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e10:	3402      	adds	r4, #2
 8007e12:	9305      	str	r3, [sp, #20]
 8007e14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ed8 <_svfiprintf_r+0x1f4>
 8007e18:	7821      	ldrb	r1, [r4, #0]
 8007e1a:	2203      	movs	r2, #3
 8007e1c:	4650      	mov	r0, sl
 8007e1e:	f7f8 f9d7 	bl	80001d0 <memchr>
 8007e22:	b138      	cbz	r0, 8007e34 <_svfiprintf_r+0x150>
 8007e24:	9b04      	ldr	r3, [sp, #16]
 8007e26:	eba0 000a 	sub.w	r0, r0, sl
 8007e2a:	2240      	movs	r2, #64	@ 0x40
 8007e2c:	4082      	lsls	r2, r0
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	3401      	adds	r4, #1
 8007e32:	9304      	str	r3, [sp, #16]
 8007e34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e38:	4824      	ldr	r0, [pc, #144]	@ (8007ecc <_svfiprintf_r+0x1e8>)
 8007e3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e3e:	2206      	movs	r2, #6
 8007e40:	f7f8 f9c6 	bl	80001d0 <memchr>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d036      	beq.n	8007eb6 <_svfiprintf_r+0x1d2>
 8007e48:	4b21      	ldr	r3, [pc, #132]	@ (8007ed0 <_svfiprintf_r+0x1ec>)
 8007e4a:	bb1b      	cbnz	r3, 8007e94 <_svfiprintf_r+0x1b0>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	3307      	adds	r3, #7
 8007e50:	f023 0307 	bic.w	r3, r3, #7
 8007e54:	3308      	adds	r3, #8
 8007e56:	9303      	str	r3, [sp, #12]
 8007e58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e5a:	4433      	add	r3, r6
 8007e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e5e:	e76a      	b.n	8007d36 <_svfiprintf_r+0x52>
 8007e60:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e64:	460c      	mov	r4, r1
 8007e66:	2001      	movs	r0, #1
 8007e68:	e7a8      	b.n	8007dbc <_svfiprintf_r+0xd8>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	3401      	adds	r4, #1
 8007e6e:	9305      	str	r3, [sp, #20]
 8007e70:	4619      	mov	r1, r3
 8007e72:	f04f 0c0a 	mov.w	ip, #10
 8007e76:	4620      	mov	r0, r4
 8007e78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e7c:	3a30      	subs	r2, #48	@ 0x30
 8007e7e:	2a09      	cmp	r2, #9
 8007e80:	d903      	bls.n	8007e8a <_svfiprintf_r+0x1a6>
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0c6      	beq.n	8007e14 <_svfiprintf_r+0x130>
 8007e86:	9105      	str	r1, [sp, #20]
 8007e88:	e7c4      	b.n	8007e14 <_svfiprintf_r+0x130>
 8007e8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e8e:	4604      	mov	r4, r0
 8007e90:	2301      	movs	r3, #1
 8007e92:	e7f0      	b.n	8007e76 <_svfiprintf_r+0x192>
 8007e94:	ab03      	add	r3, sp, #12
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	462a      	mov	r2, r5
 8007e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8007ed4 <_svfiprintf_r+0x1f0>)
 8007e9c:	a904      	add	r1, sp, #16
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	f7fc fcc8 	bl	8004834 <_printf_float>
 8007ea4:	1c42      	adds	r2, r0, #1
 8007ea6:	4606      	mov	r6, r0
 8007ea8:	d1d6      	bne.n	8007e58 <_svfiprintf_r+0x174>
 8007eaa:	89ab      	ldrh	r3, [r5, #12]
 8007eac:	065b      	lsls	r3, r3, #25
 8007eae:	f53f af2d 	bmi.w	8007d0c <_svfiprintf_r+0x28>
 8007eb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007eb4:	e72c      	b.n	8007d10 <_svfiprintf_r+0x2c>
 8007eb6:	ab03      	add	r3, sp, #12
 8007eb8:	9300      	str	r3, [sp, #0]
 8007eba:	462a      	mov	r2, r5
 8007ebc:	4b05      	ldr	r3, [pc, #20]	@ (8007ed4 <_svfiprintf_r+0x1f0>)
 8007ebe:	a904      	add	r1, sp, #16
 8007ec0:	4638      	mov	r0, r7
 8007ec2:	f7fc ff4f 	bl	8004d64 <_printf_i>
 8007ec6:	e7ed      	b.n	8007ea4 <_svfiprintf_r+0x1c0>
 8007ec8:	08009199 	.word	0x08009199
 8007ecc:	080091a3 	.word	0x080091a3
 8007ed0:	08004835 	.word	0x08004835
 8007ed4:	08007c2d 	.word	0x08007c2d
 8007ed8:	0800919f 	.word	0x0800919f

08007edc <__sflush_r>:
 8007edc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee4:	0716      	lsls	r6, r2, #28
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	460c      	mov	r4, r1
 8007eea:	d454      	bmi.n	8007f96 <__sflush_r+0xba>
 8007eec:	684b      	ldr	r3, [r1, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	dc02      	bgt.n	8007ef8 <__sflush_r+0x1c>
 8007ef2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	dd48      	ble.n	8007f8a <__sflush_r+0xae>
 8007ef8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007efa:	2e00      	cmp	r6, #0
 8007efc:	d045      	beq.n	8007f8a <__sflush_r+0xae>
 8007efe:	2300      	movs	r3, #0
 8007f00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f04:	682f      	ldr	r7, [r5, #0]
 8007f06:	6a21      	ldr	r1, [r4, #32]
 8007f08:	602b      	str	r3, [r5, #0]
 8007f0a:	d030      	beq.n	8007f6e <__sflush_r+0x92>
 8007f0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	0759      	lsls	r1, r3, #29
 8007f12:	d505      	bpl.n	8007f20 <__sflush_r+0x44>
 8007f14:	6863      	ldr	r3, [r4, #4]
 8007f16:	1ad2      	subs	r2, r2, r3
 8007f18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f1a:	b10b      	cbz	r3, 8007f20 <__sflush_r+0x44>
 8007f1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	2300      	movs	r3, #0
 8007f22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f24:	6a21      	ldr	r1, [r4, #32]
 8007f26:	4628      	mov	r0, r5
 8007f28:	47b0      	blx	r6
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	d106      	bne.n	8007f3e <__sflush_r+0x62>
 8007f30:	6829      	ldr	r1, [r5, #0]
 8007f32:	291d      	cmp	r1, #29
 8007f34:	d82b      	bhi.n	8007f8e <__sflush_r+0xb2>
 8007f36:	4a2a      	ldr	r2, [pc, #168]	@ (8007fe0 <__sflush_r+0x104>)
 8007f38:	410a      	asrs	r2, r1
 8007f3a:	07d6      	lsls	r6, r2, #31
 8007f3c:	d427      	bmi.n	8007f8e <__sflush_r+0xb2>
 8007f3e:	2200      	movs	r2, #0
 8007f40:	6062      	str	r2, [r4, #4]
 8007f42:	04d9      	lsls	r1, r3, #19
 8007f44:	6922      	ldr	r2, [r4, #16]
 8007f46:	6022      	str	r2, [r4, #0]
 8007f48:	d504      	bpl.n	8007f54 <__sflush_r+0x78>
 8007f4a:	1c42      	adds	r2, r0, #1
 8007f4c:	d101      	bne.n	8007f52 <__sflush_r+0x76>
 8007f4e:	682b      	ldr	r3, [r5, #0]
 8007f50:	b903      	cbnz	r3, 8007f54 <__sflush_r+0x78>
 8007f52:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f56:	602f      	str	r7, [r5, #0]
 8007f58:	b1b9      	cbz	r1, 8007f8a <__sflush_r+0xae>
 8007f5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f5e:	4299      	cmp	r1, r3
 8007f60:	d002      	beq.n	8007f68 <__sflush_r+0x8c>
 8007f62:	4628      	mov	r0, r5
 8007f64:	f7fe fa2c 	bl	80063c0 <_free_r>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f6c:	e00d      	b.n	8007f8a <__sflush_r+0xae>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	4628      	mov	r0, r5
 8007f72:	47b0      	blx	r6
 8007f74:	4602      	mov	r2, r0
 8007f76:	1c50      	adds	r0, r2, #1
 8007f78:	d1c9      	bne.n	8007f0e <__sflush_r+0x32>
 8007f7a:	682b      	ldr	r3, [r5, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d0c6      	beq.n	8007f0e <__sflush_r+0x32>
 8007f80:	2b1d      	cmp	r3, #29
 8007f82:	d001      	beq.n	8007f88 <__sflush_r+0xac>
 8007f84:	2b16      	cmp	r3, #22
 8007f86:	d11e      	bne.n	8007fc6 <__sflush_r+0xea>
 8007f88:	602f      	str	r7, [r5, #0]
 8007f8a:	2000      	movs	r0, #0
 8007f8c:	e022      	b.n	8007fd4 <__sflush_r+0xf8>
 8007f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f92:	b21b      	sxth	r3, r3
 8007f94:	e01b      	b.n	8007fce <__sflush_r+0xf2>
 8007f96:	690f      	ldr	r7, [r1, #16]
 8007f98:	2f00      	cmp	r7, #0
 8007f9a:	d0f6      	beq.n	8007f8a <__sflush_r+0xae>
 8007f9c:	0793      	lsls	r3, r2, #30
 8007f9e:	680e      	ldr	r6, [r1, #0]
 8007fa0:	bf08      	it	eq
 8007fa2:	694b      	ldreq	r3, [r1, #20]
 8007fa4:	600f      	str	r7, [r1, #0]
 8007fa6:	bf18      	it	ne
 8007fa8:	2300      	movne	r3, #0
 8007faa:	eba6 0807 	sub.w	r8, r6, r7
 8007fae:	608b      	str	r3, [r1, #8]
 8007fb0:	f1b8 0f00 	cmp.w	r8, #0
 8007fb4:	dde9      	ble.n	8007f8a <__sflush_r+0xae>
 8007fb6:	6a21      	ldr	r1, [r4, #32]
 8007fb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fba:	4643      	mov	r3, r8
 8007fbc:	463a      	mov	r2, r7
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	47b0      	blx	r6
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	dc08      	bgt.n	8007fd8 <__sflush_r+0xfc>
 8007fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd8:	4407      	add	r7, r0
 8007fda:	eba8 0800 	sub.w	r8, r8, r0
 8007fde:	e7e7      	b.n	8007fb0 <__sflush_r+0xd4>
 8007fe0:	dfbffffe 	.word	0xdfbffffe

08007fe4 <_fflush_r>:
 8007fe4:	b538      	push	{r3, r4, r5, lr}
 8007fe6:	690b      	ldr	r3, [r1, #16]
 8007fe8:	4605      	mov	r5, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	b913      	cbnz	r3, 8007ff4 <_fflush_r+0x10>
 8007fee:	2500      	movs	r5, #0
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	b118      	cbz	r0, 8007ffe <_fflush_r+0x1a>
 8007ff6:	6a03      	ldr	r3, [r0, #32]
 8007ff8:	b90b      	cbnz	r3, 8007ffe <_fflush_r+0x1a>
 8007ffa:	f7fd fa73 	bl	80054e4 <__sinit>
 8007ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d0f3      	beq.n	8007fee <_fflush_r+0xa>
 8008006:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008008:	07d0      	lsls	r0, r2, #31
 800800a:	d404      	bmi.n	8008016 <_fflush_r+0x32>
 800800c:	0599      	lsls	r1, r3, #22
 800800e:	d402      	bmi.n	8008016 <_fflush_r+0x32>
 8008010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008012:	f7fd fb7e 	bl	8005712 <__retarget_lock_acquire_recursive>
 8008016:	4628      	mov	r0, r5
 8008018:	4621      	mov	r1, r4
 800801a:	f7ff ff5f 	bl	8007edc <__sflush_r>
 800801e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008020:	07da      	lsls	r2, r3, #31
 8008022:	4605      	mov	r5, r0
 8008024:	d4e4      	bmi.n	8007ff0 <_fflush_r+0xc>
 8008026:	89a3      	ldrh	r3, [r4, #12]
 8008028:	059b      	lsls	r3, r3, #22
 800802a:	d4e1      	bmi.n	8007ff0 <_fflush_r+0xc>
 800802c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800802e:	f7fd fb71 	bl	8005714 <__retarget_lock_release_recursive>
 8008032:	e7dd      	b.n	8007ff0 <_fflush_r+0xc>

08008034 <memmove>:
 8008034:	4288      	cmp	r0, r1
 8008036:	b510      	push	{r4, lr}
 8008038:	eb01 0402 	add.w	r4, r1, r2
 800803c:	d902      	bls.n	8008044 <memmove+0x10>
 800803e:	4284      	cmp	r4, r0
 8008040:	4623      	mov	r3, r4
 8008042:	d807      	bhi.n	8008054 <memmove+0x20>
 8008044:	1e43      	subs	r3, r0, #1
 8008046:	42a1      	cmp	r1, r4
 8008048:	d008      	beq.n	800805c <memmove+0x28>
 800804a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800804e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008052:	e7f8      	b.n	8008046 <memmove+0x12>
 8008054:	4402      	add	r2, r0
 8008056:	4601      	mov	r1, r0
 8008058:	428a      	cmp	r2, r1
 800805a:	d100      	bne.n	800805e <memmove+0x2a>
 800805c:	bd10      	pop	{r4, pc}
 800805e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008066:	e7f7      	b.n	8008058 <memmove+0x24>

08008068 <strncmp>:
 8008068:	b510      	push	{r4, lr}
 800806a:	b16a      	cbz	r2, 8008088 <strncmp+0x20>
 800806c:	3901      	subs	r1, #1
 800806e:	1884      	adds	r4, r0, r2
 8008070:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008074:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008078:	429a      	cmp	r2, r3
 800807a:	d103      	bne.n	8008084 <strncmp+0x1c>
 800807c:	42a0      	cmp	r0, r4
 800807e:	d001      	beq.n	8008084 <strncmp+0x1c>
 8008080:	2a00      	cmp	r2, #0
 8008082:	d1f5      	bne.n	8008070 <strncmp+0x8>
 8008084:	1ad0      	subs	r0, r2, r3
 8008086:	bd10      	pop	{r4, pc}
 8008088:	4610      	mov	r0, r2
 800808a:	e7fc      	b.n	8008086 <strncmp+0x1e>

0800808c <_sbrk_r>:
 800808c:	b538      	push	{r3, r4, r5, lr}
 800808e:	4d06      	ldr	r5, [pc, #24]	@ (80080a8 <_sbrk_r+0x1c>)
 8008090:	2300      	movs	r3, #0
 8008092:	4604      	mov	r4, r0
 8008094:	4608      	mov	r0, r1
 8008096:	602b      	str	r3, [r5, #0]
 8008098:	f7f9 fa20 	bl	80014dc <_sbrk>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d102      	bne.n	80080a6 <_sbrk_r+0x1a>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	b103      	cbz	r3, 80080a6 <_sbrk_r+0x1a>
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	20000458 	.word	0x20000458

080080ac <memcpy>:
 80080ac:	440a      	add	r2, r1
 80080ae:	4291      	cmp	r1, r2
 80080b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80080b4:	d100      	bne.n	80080b8 <memcpy+0xc>
 80080b6:	4770      	bx	lr
 80080b8:	b510      	push	{r4, lr}
 80080ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080c2:	4291      	cmp	r1, r2
 80080c4:	d1f9      	bne.n	80080ba <memcpy+0xe>
 80080c6:	bd10      	pop	{r4, pc}

080080c8 <nan>:
 80080c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80080d0 <nan+0x8>
 80080cc:	4770      	bx	lr
 80080ce:	bf00      	nop
 80080d0:	00000000 	.word	0x00000000
 80080d4:	7ff80000 	.word	0x7ff80000

080080d8 <__assert_func>:
 80080d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080da:	4614      	mov	r4, r2
 80080dc:	461a      	mov	r2, r3
 80080de:	4b09      	ldr	r3, [pc, #36]	@ (8008104 <__assert_func+0x2c>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4605      	mov	r5, r0
 80080e4:	68d8      	ldr	r0, [r3, #12]
 80080e6:	b954      	cbnz	r4, 80080fe <__assert_func+0x26>
 80080e8:	4b07      	ldr	r3, [pc, #28]	@ (8008108 <__assert_func+0x30>)
 80080ea:	461c      	mov	r4, r3
 80080ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080f0:	9100      	str	r1, [sp, #0]
 80080f2:	462b      	mov	r3, r5
 80080f4:	4905      	ldr	r1, [pc, #20]	@ (800810c <__assert_func+0x34>)
 80080f6:	f000 fba7 	bl	8008848 <fiprintf>
 80080fa:	f000 fbb7 	bl	800886c <abort>
 80080fe:	4b04      	ldr	r3, [pc, #16]	@ (8008110 <__assert_func+0x38>)
 8008100:	e7f4      	b.n	80080ec <__assert_func+0x14>
 8008102:	bf00      	nop
 8008104:	20000018 	.word	0x20000018
 8008108:	080091ed 	.word	0x080091ed
 800810c:	080091bf 	.word	0x080091bf
 8008110:	080091b2 	.word	0x080091b2

08008114 <_calloc_r>:
 8008114:	b570      	push	{r4, r5, r6, lr}
 8008116:	fba1 5402 	umull	r5, r4, r1, r2
 800811a:	b93c      	cbnz	r4, 800812c <_calloc_r+0x18>
 800811c:	4629      	mov	r1, r5
 800811e:	f7fe f9c3 	bl	80064a8 <_malloc_r>
 8008122:	4606      	mov	r6, r0
 8008124:	b928      	cbnz	r0, 8008132 <_calloc_r+0x1e>
 8008126:	2600      	movs	r6, #0
 8008128:	4630      	mov	r0, r6
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	220c      	movs	r2, #12
 800812e:	6002      	str	r2, [r0, #0]
 8008130:	e7f9      	b.n	8008126 <_calloc_r+0x12>
 8008132:	462a      	mov	r2, r5
 8008134:	4621      	mov	r1, r4
 8008136:	f7fd fa6e 	bl	8005616 <memset>
 800813a:	e7f5      	b.n	8008128 <_calloc_r+0x14>

0800813c <rshift>:
 800813c:	6903      	ldr	r3, [r0, #16]
 800813e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008142:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008146:	ea4f 1261 	mov.w	r2, r1, asr #5
 800814a:	f100 0414 	add.w	r4, r0, #20
 800814e:	dd45      	ble.n	80081dc <rshift+0xa0>
 8008150:	f011 011f 	ands.w	r1, r1, #31
 8008154:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008158:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800815c:	d10c      	bne.n	8008178 <rshift+0x3c>
 800815e:	f100 0710 	add.w	r7, r0, #16
 8008162:	4629      	mov	r1, r5
 8008164:	42b1      	cmp	r1, r6
 8008166:	d334      	bcc.n	80081d2 <rshift+0x96>
 8008168:	1a9b      	subs	r3, r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	1eea      	subs	r2, r5, #3
 800816e:	4296      	cmp	r6, r2
 8008170:	bf38      	it	cc
 8008172:	2300      	movcc	r3, #0
 8008174:	4423      	add	r3, r4
 8008176:	e015      	b.n	80081a4 <rshift+0x68>
 8008178:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800817c:	f1c1 0820 	rsb	r8, r1, #32
 8008180:	40cf      	lsrs	r7, r1
 8008182:	f105 0e04 	add.w	lr, r5, #4
 8008186:	46a1      	mov	r9, r4
 8008188:	4576      	cmp	r6, lr
 800818a:	46f4      	mov	ip, lr
 800818c:	d815      	bhi.n	80081ba <rshift+0x7e>
 800818e:	1a9a      	subs	r2, r3, r2
 8008190:	0092      	lsls	r2, r2, #2
 8008192:	3a04      	subs	r2, #4
 8008194:	3501      	adds	r5, #1
 8008196:	42ae      	cmp	r6, r5
 8008198:	bf38      	it	cc
 800819a:	2200      	movcc	r2, #0
 800819c:	18a3      	adds	r3, r4, r2
 800819e:	50a7      	str	r7, [r4, r2]
 80081a0:	b107      	cbz	r7, 80081a4 <rshift+0x68>
 80081a2:	3304      	adds	r3, #4
 80081a4:	1b1a      	subs	r2, r3, r4
 80081a6:	42a3      	cmp	r3, r4
 80081a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80081ac:	bf08      	it	eq
 80081ae:	2300      	moveq	r3, #0
 80081b0:	6102      	str	r2, [r0, #16]
 80081b2:	bf08      	it	eq
 80081b4:	6143      	streq	r3, [r0, #20]
 80081b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ba:	f8dc c000 	ldr.w	ip, [ip]
 80081be:	fa0c fc08 	lsl.w	ip, ip, r8
 80081c2:	ea4c 0707 	orr.w	r7, ip, r7
 80081c6:	f849 7b04 	str.w	r7, [r9], #4
 80081ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80081ce:	40cf      	lsrs	r7, r1
 80081d0:	e7da      	b.n	8008188 <rshift+0x4c>
 80081d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80081d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80081da:	e7c3      	b.n	8008164 <rshift+0x28>
 80081dc:	4623      	mov	r3, r4
 80081de:	e7e1      	b.n	80081a4 <rshift+0x68>

080081e0 <__hexdig_fun>:
 80081e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80081e4:	2b09      	cmp	r3, #9
 80081e6:	d802      	bhi.n	80081ee <__hexdig_fun+0xe>
 80081e8:	3820      	subs	r0, #32
 80081ea:	b2c0      	uxtb	r0, r0
 80081ec:	4770      	bx	lr
 80081ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80081f2:	2b05      	cmp	r3, #5
 80081f4:	d801      	bhi.n	80081fa <__hexdig_fun+0x1a>
 80081f6:	3847      	subs	r0, #71	@ 0x47
 80081f8:	e7f7      	b.n	80081ea <__hexdig_fun+0xa>
 80081fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80081fe:	2b05      	cmp	r3, #5
 8008200:	d801      	bhi.n	8008206 <__hexdig_fun+0x26>
 8008202:	3827      	subs	r0, #39	@ 0x27
 8008204:	e7f1      	b.n	80081ea <__hexdig_fun+0xa>
 8008206:	2000      	movs	r0, #0
 8008208:	4770      	bx	lr
	...

0800820c <__gethex>:
 800820c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008210:	b085      	sub	sp, #20
 8008212:	468a      	mov	sl, r1
 8008214:	9302      	str	r3, [sp, #8]
 8008216:	680b      	ldr	r3, [r1, #0]
 8008218:	9001      	str	r0, [sp, #4]
 800821a:	4690      	mov	r8, r2
 800821c:	1c9c      	adds	r4, r3, #2
 800821e:	46a1      	mov	r9, r4
 8008220:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008224:	2830      	cmp	r0, #48	@ 0x30
 8008226:	d0fa      	beq.n	800821e <__gethex+0x12>
 8008228:	eba9 0303 	sub.w	r3, r9, r3
 800822c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008230:	f7ff ffd6 	bl	80081e0 <__hexdig_fun>
 8008234:	4605      	mov	r5, r0
 8008236:	2800      	cmp	r0, #0
 8008238:	d168      	bne.n	800830c <__gethex+0x100>
 800823a:	49a0      	ldr	r1, [pc, #640]	@ (80084bc <__gethex+0x2b0>)
 800823c:	2201      	movs	r2, #1
 800823e:	4648      	mov	r0, r9
 8008240:	f7ff ff12 	bl	8008068 <strncmp>
 8008244:	4607      	mov	r7, r0
 8008246:	2800      	cmp	r0, #0
 8008248:	d167      	bne.n	800831a <__gethex+0x10e>
 800824a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800824e:	4626      	mov	r6, r4
 8008250:	f7ff ffc6 	bl	80081e0 <__hexdig_fun>
 8008254:	2800      	cmp	r0, #0
 8008256:	d062      	beq.n	800831e <__gethex+0x112>
 8008258:	4623      	mov	r3, r4
 800825a:	7818      	ldrb	r0, [r3, #0]
 800825c:	2830      	cmp	r0, #48	@ 0x30
 800825e:	4699      	mov	r9, r3
 8008260:	f103 0301 	add.w	r3, r3, #1
 8008264:	d0f9      	beq.n	800825a <__gethex+0x4e>
 8008266:	f7ff ffbb 	bl	80081e0 <__hexdig_fun>
 800826a:	fab0 f580 	clz	r5, r0
 800826e:	096d      	lsrs	r5, r5, #5
 8008270:	f04f 0b01 	mov.w	fp, #1
 8008274:	464a      	mov	r2, r9
 8008276:	4616      	mov	r6, r2
 8008278:	3201      	adds	r2, #1
 800827a:	7830      	ldrb	r0, [r6, #0]
 800827c:	f7ff ffb0 	bl	80081e0 <__hexdig_fun>
 8008280:	2800      	cmp	r0, #0
 8008282:	d1f8      	bne.n	8008276 <__gethex+0x6a>
 8008284:	498d      	ldr	r1, [pc, #564]	@ (80084bc <__gethex+0x2b0>)
 8008286:	2201      	movs	r2, #1
 8008288:	4630      	mov	r0, r6
 800828a:	f7ff feed 	bl	8008068 <strncmp>
 800828e:	2800      	cmp	r0, #0
 8008290:	d13f      	bne.n	8008312 <__gethex+0x106>
 8008292:	b944      	cbnz	r4, 80082a6 <__gethex+0x9a>
 8008294:	1c74      	adds	r4, r6, #1
 8008296:	4622      	mov	r2, r4
 8008298:	4616      	mov	r6, r2
 800829a:	3201      	adds	r2, #1
 800829c:	7830      	ldrb	r0, [r6, #0]
 800829e:	f7ff ff9f 	bl	80081e0 <__hexdig_fun>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d1f8      	bne.n	8008298 <__gethex+0x8c>
 80082a6:	1ba4      	subs	r4, r4, r6
 80082a8:	00a7      	lsls	r7, r4, #2
 80082aa:	7833      	ldrb	r3, [r6, #0]
 80082ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80082b0:	2b50      	cmp	r3, #80	@ 0x50
 80082b2:	d13e      	bne.n	8008332 <__gethex+0x126>
 80082b4:	7873      	ldrb	r3, [r6, #1]
 80082b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80082b8:	d033      	beq.n	8008322 <__gethex+0x116>
 80082ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80082bc:	d034      	beq.n	8008328 <__gethex+0x11c>
 80082be:	1c71      	adds	r1, r6, #1
 80082c0:	2400      	movs	r4, #0
 80082c2:	7808      	ldrb	r0, [r1, #0]
 80082c4:	f7ff ff8c 	bl	80081e0 <__hexdig_fun>
 80082c8:	1e43      	subs	r3, r0, #1
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b18      	cmp	r3, #24
 80082ce:	d830      	bhi.n	8008332 <__gethex+0x126>
 80082d0:	f1a0 0210 	sub.w	r2, r0, #16
 80082d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082d8:	f7ff ff82 	bl	80081e0 <__hexdig_fun>
 80082dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80082e0:	fa5f fc8c 	uxtb.w	ip, ip
 80082e4:	f1bc 0f18 	cmp.w	ip, #24
 80082e8:	f04f 030a 	mov.w	r3, #10
 80082ec:	d91e      	bls.n	800832c <__gethex+0x120>
 80082ee:	b104      	cbz	r4, 80082f2 <__gethex+0xe6>
 80082f0:	4252      	negs	r2, r2
 80082f2:	4417      	add	r7, r2
 80082f4:	f8ca 1000 	str.w	r1, [sl]
 80082f8:	b1ed      	cbz	r5, 8008336 <__gethex+0x12a>
 80082fa:	f1bb 0f00 	cmp.w	fp, #0
 80082fe:	bf0c      	ite	eq
 8008300:	2506      	moveq	r5, #6
 8008302:	2500      	movne	r5, #0
 8008304:	4628      	mov	r0, r5
 8008306:	b005      	add	sp, #20
 8008308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830c:	2500      	movs	r5, #0
 800830e:	462c      	mov	r4, r5
 8008310:	e7b0      	b.n	8008274 <__gethex+0x68>
 8008312:	2c00      	cmp	r4, #0
 8008314:	d1c7      	bne.n	80082a6 <__gethex+0x9a>
 8008316:	4627      	mov	r7, r4
 8008318:	e7c7      	b.n	80082aa <__gethex+0x9e>
 800831a:	464e      	mov	r6, r9
 800831c:	462f      	mov	r7, r5
 800831e:	2501      	movs	r5, #1
 8008320:	e7c3      	b.n	80082aa <__gethex+0x9e>
 8008322:	2400      	movs	r4, #0
 8008324:	1cb1      	adds	r1, r6, #2
 8008326:	e7cc      	b.n	80082c2 <__gethex+0xb6>
 8008328:	2401      	movs	r4, #1
 800832a:	e7fb      	b.n	8008324 <__gethex+0x118>
 800832c:	fb03 0002 	mla	r0, r3, r2, r0
 8008330:	e7ce      	b.n	80082d0 <__gethex+0xc4>
 8008332:	4631      	mov	r1, r6
 8008334:	e7de      	b.n	80082f4 <__gethex+0xe8>
 8008336:	eba6 0309 	sub.w	r3, r6, r9
 800833a:	3b01      	subs	r3, #1
 800833c:	4629      	mov	r1, r5
 800833e:	2b07      	cmp	r3, #7
 8008340:	dc0a      	bgt.n	8008358 <__gethex+0x14c>
 8008342:	9801      	ldr	r0, [sp, #4]
 8008344:	f7fe f93c 	bl	80065c0 <_Balloc>
 8008348:	4604      	mov	r4, r0
 800834a:	b940      	cbnz	r0, 800835e <__gethex+0x152>
 800834c:	4b5c      	ldr	r3, [pc, #368]	@ (80084c0 <__gethex+0x2b4>)
 800834e:	4602      	mov	r2, r0
 8008350:	21e4      	movs	r1, #228	@ 0xe4
 8008352:	485c      	ldr	r0, [pc, #368]	@ (80084c4 <__gethex+0x2b8>)
 8008354:	f7ff fec0 	bl	80080d8 <__assert_func>
 8008358:	3101      	adds	r1, #1
 800835a:	105b      	asrs	r3, r3, #1
 800835c:	e7ef      	b.n	800833e <__gethex+0x132>
 800835e:	f100 0a14 	add.w	sl, r0, #20
 8008362:	2300      	movs	r3, #0
 8008364:	4655      	mov	r5, sl
 8008366:	469b      	mov	fp, r3
 8008368:	45b1      	cmp	r9, r6
 800836a:	d337      	bcc.n	80083dc <__gethex+0x1d0>
 800836c:	f845 bb04 	str.w	fp, [r5], #4
 8008370:	eba5 050a 	sub.w	r5, r5, sl
 8008374:	10ad      	asrs	r5, r5, #2
 8008376:	6125      	str	r5, [r4, #16]
 8008378:	4658      	mov	r0, fp
 800837a:	f7fe fa13 	bl	80067a4 <__hi0bits>
 800837e:	016d      	lsls	r5, r5, #5
 8008380:	f8d8 6000 	ldr.w	r6, [r8]
 8008384:	1a2d      	subs	r5, r5, r0
 8008386:	42b5      	cmp	r5, r6
 8008388:	dd54      	ble.n	8008434 <__gethex+0x228>
 800838a:	1bad      	subs	r5, r5, r6
 800838c:	4629      	mov	r1, r5
 800838e:	4620      	mov	r0, r4
 8008390:	f7fe fda7 	bl	8006ee2 <__any_on>
 8008394:	4681      	mov	r9, r0
 8008396:	b178      	cbz	r0, 80083b8 <__gethex+0x1ac>
 8008398:	1e6b      	subs	r3, r5, #1
 800839a:	1159      	asrs	r1, r3, #5
 800839c:	f003 021f 	and.w	r2, r3, #31
 80083a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80083a4:	f04f 0901 	mov.w	r9, #1
 80083a8:	fa09 f202 	lsl.w	r2, r9, r2
 80083ac:	420a      	tst	r2, r1
 80083ae:	d003      	beq.n	80083b8 <__gethex+0x1ac>
 80083b0:	454b      	cmp	r3, r9
 80083b2:	dc36      	bgt.n	8008422 <__gethex+0x216>
 80083b4:	f04f 0902 	mov.w	r9, #2
 80083b8:	4629      	mov	r1, r5
 80083ba:	4620      	mov	r0, r4
 80083bc:	f7ff febe 	bl	800813c <rshift>
 80083c0:	442f      	add	r7, r5
 80083c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083c6:	42bb      	cmp	r3, r7
 80083c8:	da42      	bge.n	8008450 <__gethex+0x244>
 80083ca:	9801      	ldr	r0, [sp, #4]
 80083cc:	4621      	mov	r1, r4
 80083ce:	f7fe f937 	bl	8006640 <_Bfree>
 80083d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083d4:	2300      	movs	r3, #0
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	25a3      	movs	r5, #163	@ 0xa3
 80083da:	e793      	b.n	8008304 <__gethex+0xf8>
 80083dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80083e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80083e2:	d012      	beq.n	800840a <__gethex+0x1fe>
 80083e4:	2b20      	cmp	r3, #32
 80083e6:	d104      	bne.n	80083f2 <__gethex+0x1e6>
 80083e8:	f845 bb04 	str.w	fp, [r5], #4
 80083ec:	f04f 0b00 	mov.w	fp, #0
 80083f0:	465b      	mov	r3, fp
 80083f2:	7830      	ldrb	r0, [r6, #0]
 80083f4:	9303      	str	r3, [sp, #12]
 80083f6:	f7ff fef3 	bl	80081e0 <__hexdig_fun>
 80083fa:	9b03      	ldr	r3, [sp, #12]
 80083fc:	f000 000f 	and.w	r0, r0, #15
 8008400:	4098      	lsls	r0, r3
 8008402:	ea4b 0b00 	orr.w	fp, fp, r0
 8008406:	3304      	adds	r3, #4
 8008408:	e7ae      	b.n	8008368 <__gethex+0x15c>
 800840a:	45b1      	cmp	r9, r6
 800840c:	d8ea      	bhi.n	80083e4 <__gethex+0x1d8>
 800840e:	492b      	ldr	r1, [pc, #172]	@ (80084bc <__gethex+0x2b0>)
 8008410:	9303      	str	r3, [sp, #12]
 8008412:	2201      	movs	r2, #1
 8008414:	4630      	mov	r0, r6
 8008416:	f7ff fe27 	bl	8008068 <strncmp>
 800841a:	9b03      	ldr	r3, [sp, #12]
 800841c:	2800      	cmp	r0, #0
 800841e:	d1e1      	bne.n	80083e4 <__gethex+0x1d8>
 8008420:	e7a2      	b.n	8008368 <__gethex+0x15c>
 8008422:	1ea9      	subs	r1, r5, #2
 8008424:	4620      	mov	r0, r4
 8008426:	f7fe fd5c 	bl	8006ee2 <__any_on>
 800842a:	2800      	cmp	r0, #0
 800842c:	d0c2      	beq.n	80083b4 <__gethex+0x1a8>
 800842e:	f04f 0903 	mov.w	r9, #3
 8008432:	e7c1      	b.n	80083b8 <__gethex+0x1ac>
 8008434:	da09      	bge.n	800844a <__gethex+0x23e>
 8008436:	1b75      	subs	r5, r6, r5
 8008438:	4621      	mov	r1, r4
 800843a:	9801      	ldr	r0, [sp, #4]
 800843c:	462a      	mov	r2, r5
 800843e:	f7fe fb17 	bl	8006a70 <__lshift>
 8008442:	1b7f      	subs	r7, r7, r5
 8008444:	4604      	mov	r4, r0
 8008446:	f100 0a14 	add.w	sl, r0, #20
 800844a:	f04f 0900 	mov.w	r9, #0
 800844e:	e7b8      	b.n	80083c2 <__gethex+0x1b6>
 8008450:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008454:	42bd      	cmp	r5, r7
 8008456:	dd6f      	ble.n	8008538 <__gethex+0x32c>
 8008458:	1bed      	subs	r5, r5, r7
 800845a:	42ae      	cmp	r6, r5
 800845c:	dc34      	bgt.n	80084c8 <__gethex+0x2bc>
 800845e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008462:	2b02      	cmp	r3, #2
 8008464:	d022      	beq.n	80084ac <__gethex+0x2a0>
 8008466:	2b03      	cmp	r3, #3
 8008468:	d024      	beq.n	80084b4 <__gethex+0x2a8>
 800846a:	2b01      	cmp	r3, #1
 800846c:	d115      	bne.n	800849a <__gethex+0x28e>
 800846e:	42ae      	cmp	r6, r5
 8008470:	d113      	bne.n	800849a <__gethex+0x28e>
 8008472:	2e01      	cmp	r6, #1
 8008474:	d10b      	bne.n	800848e <__gethex+0x282>
 8008476:	9a02      	ldr	r2, [sp, #8]
 8008478:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	2301      	movs	r3, #1
 8008480:	6123      	str	r3, [r4, #16]
 8008482:	f8ca 3000 	str.w	r3, [sl]
 8008486:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008488:	2562      	movs	r5, #98	@ 0x62
 800848a:	601c      	str	r4, [r3, #0]
 800848c:	e73a      	b.n	8008304 <__gethex+0xf8>
 800848e:	1e71      	subs	r1, r6, #1
 8008490:	4620      	mov	r0, r4
 8008492:	f7fe fd26 	bl	8006ee2 <__any_on>
 8008496:	2800      	cmp	r0, #0
 8008498:	d1ed      	bne.n	8008476 <__gethex+0x26a>
 800849a:	9801      	ldr	r0, [sp, #4]
 800849c:	4621      	mov	r1, r4
 800849e:	f7fe f8cf 	bl	8006640 <_Bfree>
 80084a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084a4:	2300      	movs	r3, #0
 80084a6:	6013      	str	r3, [r2, #0]
 80084a8:	2550      	movs	r5, #80	@ 0x50
 80084aa:	e72b      	b.n	8008304 <__gethex+0xf8>
 80084ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1f3      	bne.n	800849a <__gethex+0x28e>
 80084b2:	e7e0      	b.n	8008476 <__gethex+0x26a>
 80084b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1dd      	bne.n	8008476 <__gethex+0x26a>
 80084ba:	e7ee      	b.n	800849a <__gethex+0x28e>
 80084bc:	08009040 	.word	0x08009040
 80084c0:	08008ed5 	.word	0x08008ed5
 80084c4:	080091ee 	.word	0x080091ee
 80084c8:	1e6f      	subs	r7, r5, #1
 80084ca:	f1b9 0f00 	cmp.w	r9, #0
 80084ce:	d130      	bne.n	8008532 <__gethex+0x326>
 80084d0:	b127      	cbz	r7, 80084dc <__gethex+0x2d0>
 80084d2:	4639      	mov	r1, r7
 80084d4:	4620      	mov	r0, r4
 80084d6:	f7fe fd04 	bl	8006ee2 <__any_on>
 80084da:	4681      	mov	r9, r0
 80084dc:	117a      	asrs	r2, r7, #5
 80084de:	2301      	movs	r3, #1
 80084e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80084e4:	f007 071f 	and.w	r7, r7, #31
 80084e8:	40bb      	lsls	r3, r7
 80084ea:	4213      	tst	r3, r2
 80084ec:	4629      	mov	r1, r5
 80084ee:	4620      	mov	r0, r4
 80084f0:	bf18      	it	ne
 80084f2:	f049 0902 	orrne.w	r9, r9, #2
 80084f6:	f7ff fe21 	bl	800813c <rshift>
 80084fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80084fe:	1b76      	subs	r6, r6, r5
 8008500:	2502      	movs	r5, #2
 8008502:	f1b9 0f00 	cmp.w	r9, #0
 8008506:	d047      	beq.n	8008598 <__gethex+0x38c>
 8008508:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800850c:	2b02      	cmp	r3, #2
 800850e:	d015      	beq.n	800853c <__gethex+0x330>
 8008510:	2b03      	cmp	r3, #3
 8008512:	d017      	beq.n	8008544 <__gethex+0x338>
 8008514:	2b01      	cmp	r3, #1
 8008516:	d109      	bne.n	800852c <__gethex+0x320>
 8008518:	f019 0f02 	tst.w	r9, #2
 800851c:	d006      	beq.n	800852c <__gethex+0x320>
 800851e:	f8da 3000 	ldr.w	r3, [sl]
 8008522:	ea49 0903 	orr.w	r9, r9, r3
 8008526:	f019 0f01 	tst.w	r9, #1
 800852a:	d10e      	bne.n	800854a <__gethex+0x33e>
 800852c:	f045 0510 	orr.w	r5, r5, #16
 8008530:	e032      	b.n	8008598 <__gethex+0x38c>
 8008532:	f04f 0901 	mov.w	r9, #1
 8008536:	e7d1      	b.n	80084dc <__gethex+0x2d0>
 8008538:	2501      	movs	r5, #1
 800853a:	e7e2      	b.n	8008502 <__gethex+0x2f6>
 800853c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800853e:	f1c3 0301 	rsb	r3, r3, #1
 8008542:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0f0      	beq.n	800852c <__gethex+0x320>
 800854a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800854e:	f104 0314 	add.w	r3, r4, #20
 8008552:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008556:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800855a:	f04f 0c00 	mov.w	ip, #0
 800855e:	4618      	mov	r0, r3
 8008560:	f853 2b04 	ldr.w	r2, [r3], #4
 8008564:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008568:	d01b      	beq.n	80085a2 <__gethex+0x396>
 800856a:	3201      	adds	r2, #1
 800856c:	6002      	str	r2, [r0, #0]
 800856e:	2d02      	cmp	r5, #2
 8008570:	f104 0314 	add.w	r3, r4, #20
 8008574:	d13c      	bne.n	80085f0 <__gethex+0x3e4>
 8008576:	f8d8 2000 	ldr.w	r2, [r8]
 800857a:	3a01      	subs	r2, #1
 800857c:	42b2      	cmp	r2, r6
 800857e:	d109      	bne.n	8008594 <__gethex+0x388>
 8008580:	1171      	asrs	r1, r6, #5
 8008582:	2201      	movs	r2, #1
 8008584:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008588:	f006 061f 	and.w	r6, r6, #31
 800858c:	fa02 f606 	lsl.w	r6, r2, r6
 8008590:	421e      	tst	r6, r3
 8008592:	d13a      	bne.n	800860a <__gethex+0x3fe>
 8008594:	f045 0520 	orr.w	r5, r5, #32
 8008598:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800859a:	601c      	str	r4, [r3, #0]
 800859c:	9b02      	ldr	r3, [sp, #8]
 800859e:	601f      	str	r7, [r3, #0]
 80085a0:	e6b0      	b.n	8008304 <__gethex+0xf8>
 80085a2:	4299      	cmp	r1, r3
 80085a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80085a8:	d8d9      	bhi.n	800855e <__gethex+0x352>
 80085aa:	68a3      	ldr	r3, [r4, #8]
 80085ac:	459b      	cmp	fp, r3
 80085ae:	db17      	blt.n	80085e0 <__gethex+0x3d4>
 80085b0:	6861      	ldr	r1, [r4, #4]
 80085b2:	9801      	ldr	r0, [sp, #4]
 80085b4:	3101      	adds	r1, #1
 80085b6:	f7fe f803 	bl	80065c0 <_Balloc>
 80085ba:	4681      	mov	r9, r0
 80085bc:	b918      	cbnz	r0, 80085c6 <__gethex+0x3ba>
 80085be:	4b1a      	ldr	r3, [pc, #104]	@ (8008628 <__gethex+0x41c>)
 80085c0:	4602      	mov	r2, r0
 80085c2:	2184      	movs	r1, #132	@ 0x84
 80085c4:	e6c5      	b.n	8008352 <__gethex+0x146>
 80085c6:	6922      	ldr	r2, [r4, #16]
 80085c8:	3202      	adds	r2, #2
 80085ca:	f104 010c 	add.w	r1, r4, #12
 80085ce:	0092      	lsls	r2, r2, #2
 80085d0:	300c      	adds	r0, #12
 80085d2:	f7ff fd6b 	bl	80080ac <memcpy>
 80085d6:	4621      	mov	r1, r4
 80085d8:	9801      	ldr	r0, [sp, #4]
 80085da:	f7fe f831 	bl	8006640 <_Bfree>
 80085de:	464c      	mov	r4, r9
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085e8:	6122      	str	r2, [r4, #16]
 80085ea:	2201      	movs	r2, #1
 80085ec:	615a      	str	r2, [r3, #20]
 80085ee:	e7be      	b.n	800856e <__gethex+0x362>
 80085f0:	6922      	ldr	r2, [r4, #16]
 80085f2:	455a      	cmp	r2, fp
 80085f4:	dd0b      	ble.n	800860e <__gethex+0x402>
 80085f6:	2101      	movs	r1, #1
 80085f8:	4620      	mov	r0, r4
 80085fa:	f7ff fd9f 	bl	800813c <rshift>
 80085fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008602:	3701      	adds	r7, #1
 8008604:	42bb      	cmp	r3, r7
 8008606:	f6ff aee0 	blt.w	80083ca <__gethex+0x1be>
 800860a:	2501      	movs	r5, #1
 800860c:	e7c2      	b.n	8008594 <__gethex+0x388>
 800860e:	f016 061f 	ands.w	r6, r6, #31
 8008612:	d0fa      	beq.n	800860a <__gethex+0x3fe>
 8008614:	4453      	add	r3, sl
 8008616:	f1c6 0620 	rsb	r6, r6, #32
 800861a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800861e:	f7fe f8c1 	bl	80067a4 <__hi0bits>
 8008622:	42b0      	cmp	r0, r6
 8008624:	dbe7      	blt.n	80085f6 <__gethex+0x3ea>
 8008626:	e7f0      	b.n	800860a <__gethex+0x3fe>
 8008628:	08008ed5 	.word	0x08008ed5

0800862c <L_shift>:
 800862c:	f1c2 0208 	rsb	r2, r2, #8
 8008630:	0092      	lsls	r2, r2, #2
 8008632:	b570      	push	{r4, r5, r6, lr}
 8008634:	f1c2 0620 	rsb	r6, r2, #32
 8008638:	6843      	ldr	r3, [r0, #4]
 800863a:	6804      	ldr	r4, [r0, #0]
 800863c:	fa03 f506 	lsl.w	r5, r3, r6
 8008640:	432c      	orrs	r4, r5
 8008642:	40d3      	lsrs	r3, r2
 8008644:	6004      	str	r4, [r0, #0]
 8008646:	f840 3f04 	str.w	r3, [r0, #4]!
 800864a:	4288      	cmp	r0, r1
 800864c:	d3f4      	bcc.n	8008638 <L_shift+0xc>
 800864e:	bd70      	pop	{r4, r5, r6, pc}

08008650 <__match>:
 8008650:	b530      	push	{r4, r5, lr}
 8008652:	6803      	ldr	r3, [r0, #0]
 8008654:	3301      	adds	r3, #1
 8008656:	f811 4b01 	ldrb.w	r4, [r1], #1
 800865a:	b914      	cbnz	r4, 8008662 <__match+0x12>
 800865c:	6003      	str	r3, [r0, #0]
 800865e:	2001      	movs	r0, #1
 8008660:	bd30      	pop	{r4, r5, pc}
 8008662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008666:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800866a:	2d19      	cmp	r5, #25
 800866c:	bf98      	it	ls
 800866e:	3220      	addls	r2, #32
 8008670:	42a2      	cmp	r2, r4
 8008672:	d0f0      	beq.n	8008656 <__match+0x6>
 8008674:	2000      	movs	r0, #0
 8008676:	e7f3      	b.n	8008660 <__match+0x10>

08008678 <__hexnan>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	680b      	ldr	r3, [r1, #0]
 800867e:	6801      	ldr	r1, [r0, #0]
 8008680:	115e      	asrs	r6, r3, #5
 8008682:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008686:	f013 031f 	ands.w	r3, r3, #31
 800868a:	b087      	sub	sp, #28
 800868c:	bf18      	it	ne
 800868e:	3604      	addne	r6, #4
 8008690:	2500      	movs	r5, #0
 8008692:	1f37      	subs	r7, r6, #4
 8008694:	4682      	mov	sl, r0
 8008696:	4690      	mov	r8, r2
 8008698:	9301      	str	r3, [sp, #4]
 800869a:	f846 5c04 	str.w	r5, [r6, #-4]
 800869e:	46b9      	mov	r9, r7
 80086a0:	463c      	mov	r4, r7
 80086a2:	9502      	str	r5, [sp, #8]
 80086a4:	46ab      	mov	fp, r5
 80086a6:	784a      	ldrb	r2, [r1, #1]
 80086a8:	1c4b      	adds	r3, r1, #1
 80086aa:	9303      	str	r3, [sp, #12]
 80086ac:	b342      	cbz	r2, 8008700 <__hexnan+0x88>
 80086ae:	4610      	mov	r0, r2
 80086b0:	9105      	str	r1, [sp, #20]
 80086b2:	9204      	str	r2, [sp, #16]
 80086b4:	f7ff fd94 	bl	80081e0 <__hexdig_fun>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d151      	bne.n	8008760 <__hexnan+0xe8>
 80086bc:	9a04      	ldr	r2, [sp, #16]
 80086be:	9905      	ldr	r1, [sp, #20]
 80086c0:	2a20      	cmp	r2, #32
 80086c2:	d818      	bhi.n	80086f6 <__hexnan+0x7e>
 80086c4:	9b02      	ldr	r3, [sp, #8]
 80086c6:	459b      	cmp	fp, r3
 80086c8:	dd13      	ble.n	80086f2 <__hexnan+0x7a>
 80086ca:	454c      	cmp	r4, r9
 80086cc:	d206      	bcs.n	80086dc <__hexnan+0x64>
 80086ce:	2d07      	cmp	r5, #7
 80086d0:	dc04      	bgt.n	80086dc <__hexnan+0x64>
 80086d2:	462a      	mov	r2, r5
 80086d4:	4649      	mov	r1, r9
 80086d6:	4620      	mov	r0, r4
 80086d8:	f7ff ffa8 	bl	800862c <L_shift>
 80086dc:	4544      	cmp	r4, r8
 80086de:	d952      	bls.n	8008786 <__hexnan+0x10e>
 80086e0:	2300      	movs	r3, #0
 80086e2:	f1a4 0904 	sub.w	r9, r4, #4
 80086e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80086ea:	f8cd b008 	str.w	fp, [sp, #8]
 80086ee:	464c      	mov	r4, r9
 80086f0:	461d      	mov	r5, r3
 80086f2:	9903      	ldr	r1, [sp, #12]
 80086f4:	e7d7      	b.n	80086a6 <__hexnan+0x2e>
 80086f6:	2a29      	cmp	r2, #41	@ 0x29
 80086f8:	d157      	bne.n	80087aa <__hexnan+0x132>
 80086fa:	3102      	adds	r1, #2
 80086fc:	f8ca 1000 	str.w	r1, [sl]
 8008700:	f1bb 0f00 	cmp.w	fp, #0
 8008704:	d051      	beq.n	80087aa <__hexnan+0x132>
 8008706:	454c      	cmp	r4, r9
 8008708:	d206      	bcs.n	8008718 <__hexnan+0xa0>
 800870a:	2d07      	cmp	r5, #7
 800870c:	dc04      	bgt.n	8008718 <__hexnan+0xa0>
 800870e:	462a      	mov	r2, r5
 8008710:	4649      	mov	r1, r9
 8008712:	4620      	mov	r0, r4
 8008714:	f7ff ff8a 	bl	800862c <L_shift>
 8008718:	4544      	cmp	r4, r8
 800871a:	d936      	bls.n	800878a <__hexnan+0x112>
 800871c:	f1a8 0204 	sub.w	r2, r8, #4
 8008720:	4623      	mov	r3, r4
 8008722:	f853 1b04 	ldr.w	r1, [r3], #4
 8008726:	f842 1f04 	str.w	r1, [r2, #4]!
 800872a:	429f      	cmp	r7, r3
 800872c:	d2f9      	bcs.n	8008722 <__hexnan+0xaa>
 800872e:	1b3b      	subs	r3, r7, r4
 8008730:	f023 0303 	bic.w	r3, r3, #3
 8008734:	3304      	adds	r3, #4
 8008736:	3401      	adds	r4, #1
 8008738:	3e03      	subs	r6, #3
 800873a:	42b4      	cmp	r4, r6
 800873c:	bf88      	it	hi
 800873e:	2304      	movhi	r3, #4
 8008740:	4443      	add	r3, r8
 8008742:	2200      	movs	r2, #0
 8008744:	f843 2b04 	str.w	r2, [r3], #4
 8008748:	429f      	cmp	r7, r3
 800874a:	d2fb      	bcs.n	8008744 <__hexnan+0xcc>
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	b91b      	cbnz	r3, 8008758 <__hexnan+0xe0>
 8008750:	4547      	cmp	r7, r8
 8008752:	d128      	bne.n	80087a6 <__hexnan+0x12e>
 8008754:	2301      	movs	r3, #1
 8008756:	603b      	str	r3, [r7, #0]
 8008758:	2005      	movs	r0, #5
 800875a:	b007      	add	sp, #28
 800875c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008760:	3501      	adds	r5, #1
 8008762:	2d08      	cmp	r5, #8
 8008764:	f10b 0b01 	add.w	fp, fp, #1
 8008768:	dd06      	ble.n	8008778 <__hexnan+0x100>
 800876a:	4544      	cmp	r4, r8
 800876c:	d9c1      	bls.n	80086f2 <__hexnan+0x7a>
 800876e:	2300      	movs	r3, #0
 8008770:	f844 3c04 	str.w	r3, [r4, #-4]
 8008774:	2501      	movs	r5, #1
 8008776:	3c04      	subs	r4, #4
 8008778:	6822      	ldr	r2, [r4, #0]
 800877a:	f000 000f 	and.w	r0, r0, #15
 800877e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008782:	6020      	str	r0, [r4, #0]
 8008784:	e7b5      	b.n	80086f2 <__hexnan+0x7a>
 8008786:	2508      	movs	r5, #8
 8008788:	e7b3      	b.n	80086f2 <__hexnan+0x7a>
 800878a:	9b01      	ldr	r3, [sp, #4]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d0dd      	beq.n	800874c <__hexnan+0xd4>
 8008790:	f1c3 0320 	rsb	r3, r3, #32
 8008794:	f04f 32ff 	mov.w	r2, #4294967295
 8008798:	40da      	lsrs	r2, r3
 800879a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800879e:	4013      	ands	r3, r2
 80087a0:	f846 3c04 	str.w	r3, [r6, #-4]
 80087a4:	e7d2      	b.n	800874c <__hexnan+0xd4>
 80087a6:	3f04      	subs	r7, #4
 80087a8:	e7d0      	b.n	800874c <__hexnan+0xd4>
 80087aa:	2004      	movs	r0, #4
 80087ac:	e7d5      	b.n	800875a <__hexnan+0xe2>

080087ae <__ascii_mbtowc>:
 80087ae:	b082      	sub	sp, #8
 80087b0:	b901      	cbnz	r1, 80087b4 <__ascii_mbtowc+0x6>
 80087b2:	a901      	add	r1, sp, #4
 80087b4:	b142      	cbz	r2, 80087c8 <__ascii_mbtowc+0x1a>
 80087b6:	b14b      	cbz	r3, 80087cc <__ascii_mbtowc+0x1e>
 80087b8:	7813      	ldrb	r3, [r2, #0]
 80087ba:	600b      	str	r3, [r1, #0]
 80087bc:	7812      	ldrb	r2, [r2, #0]
 80087be:	1e10      	subs	r0, r2, #0
 80087c0:	bf18      	it	ne
 80087c2:	2001      	movne	r0, #1
 80087c4:	b002      	add	sp, #8
 80087c6:	4770      	bx	lr
 80087c8:	4610      	mov	r0, r2
 80087ca:	e7fb      	b.n	80087c4 <__ascii_mbtowc+0x16>
 80087cc:	f06f 0001 	mvn.w	r0, #1
 80087d0:	e7f8      	b.n	80087c4 <__ascii_mbtowc+0x16>

080087d2 <_realloc_r>:
 80087d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087d6:	4680      	mov	r8, r0
 80087d8:	4615      	mov	r5, r2
 80087da:	460c      	mov	r4, r1
 80087dc:	b921      	cbnz	r1, 80087e8 <_realloc_r+0x16>
 80087de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087e2:	4611      	mov	r1, r2
 80087e4:	f7fd be60 	b.w	80064a8 <_malloc_r>
 80087e8:	b92a      	cbnz	r2, 80087f6 <_realloc_r+0x24>
 80087ea:	f7fd fde9 	bl	80063c0 <_free_r>
 80087ee:	2400      	movs	r4, #0
 80087f0:	4620      	mov	r0, r4
 80087f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087f6:	f000 f840 	bl	800887a <_malloc_usable_size_r>
 80087fa:	4285      	cmp	r5, r0
 80087fc:	4606      	mov	r6, r0
 80087fe:	d802      	bhi.n	8008806 <_realloc_r+0x34>
 8008800:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008804:	d8f4      	bhi.n	80087f0 <_realloc_r+0x1e>
 8008806:	4629      	mov	r1, r5
 8008808:	4640      	mov	r0, r8
 800880a:	f7fd fe4d 	bl	80064a8 <_malloc_r>
 800880e:	4607      	mov	r7, r0
 8008810:	2800      	cmp	r0, #0
 8008812:	d0ec      	beq.n	80087ee <_realloc_r+0x1c>
 8008814:	42b5      	cmp	r5, r6
 8008816:	462a      	mov	r2, r5
 8008818:	4621      	mov	r1, r4
 800881a:	bf28      	it	cs
 800881c:	4632      	movcs	r2, r6
 800881e:	f7ff fc45 	bl	80080ac <memcpy>
 8008822:	4621      	mov	r1, r4
 8008824:	4640      	mov	r0, r8
 8008826:	f7fd fdcb 	bl	80063c0 <_free_r>
 800882a:	463c      	mov	r4, r7
 800882c:	e7e0      	b.n	80087f0 <_realloc_r+0x1e>

0800882e <__ascii_wctomb>:
 800882e:	4603      	mov	r3, r0
 8008830:	4608      	mov	r0, r1
 8008832:	b141      	cbz	r1, 8008846 <__ascii_wctomb+0x18>
 8008834:	2aff      	cmp	r2, #255	@ 0xff
 8008836:	d904      	bls.n	8008842 <__ascii_wctomb+0x14>
 8008838:	228a      	movs	r2, #138	@ 0x8a
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	f04f 30ff 	mov.w	r0, #4294967295
 8008840:	4770      	bx	lr
 8008842:	700a      	strb	r2, [r1, #0]
 8008844:	2001      	movs	r0, #1
 8008846:	4770      	bx	lr

08008848 <fiprintf>:
 8008848:	b40e      	push	{r1, r2, r3}
 800884a:	b503      	push	{r0, r1, lr}
 800884c:	4601      	mov	r1, r0
 800884e:	ab03      	add	r3, sp, #12
 8008850:	4805      	ldr	r0, [pc, #20]	@ (8008868 <fiprintf+0x20>)
 8008852:	f853 2b04 	ldr.w	r2, [r3], #4
 8008856:	6800      	ldr	r0, [r0, #0]
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	f000 f83f 	bl	80088dc <_vfiprintf_r>
 800885e:	b002      	add	sp, #8
 8008860:	f85d eb04 	ldr.w	lr, [sp], #4
 8008864:	b003      	add	sp, #12
 8008866:	4770      	bx	lr
 8008868:	20000018 	.word	0x20000018

0800886c <abort>:
 800886c:	b508      	push	{r3, lr}
 800886e:	2006      	movs	r0, #6
 8008870:	f000 fa08 	bl	8008c84 <raise>
 8008874:	2001      	movs	r0, #1
 8008876:	f7f8 fdb9 	bl	80013ec <_exit>

0800887a <_malloc_usable_size_r>:
 800887a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800887e:	1f18      	subs	r0, r3, #4
 8008880:	2b00      	cmp	r3, #0
 8008882:	bfbc      	itt	lt
 8008884:	580b      	ldrlt	r3, [r1, r0]
 8008886:	18c0      	addlt	r0, r0, r3
 8008888:	4770      	bx	lr

0800888a <__sfputc_r>:
 800888a:	6893      	ldr	r3, [r2, #8]
 800888c:	3b01      	subs	r3, #1
 800888e:	2b00      	cmp	r3, #0
 8008890:	b410      	push	{r4}
 8008892:	6093      	str	r3, [r2, #8]
 8008894:	da08      	bge.n	80088a8 <__sfputc_r+0x1e>
 8008896:	6994      	ldr	r4, [r2, #24]
 8008898:	42a3      	cmp	r3, r4
 800889a:	db01      	blt.n	80088a0 <__sfputc_r+0x16>
 800889c:	290a      	cmp	r1, #10
 800889e:	d103      	bne.n	80088a8 <__sfputc_r+0x1e>
 80088a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088a4:	f000 b932 	b.w	8008b0c <__swbuf_r>
 80088a8:	6813      	ldr	r3, [r2, #0]
 80088aa:	1c58      	adds	r0, r3, #1
 80088ac:	6010      	str	r0, [r2, #0]
 80088ae:	7019      	strb	r1, [r3, #0]
 80088b0:	4608      	mov	r0, r1
 80088b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <__sfputs_r>:
 80088b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ba:	4606      	mov	r6, r0
 80088bc:	460f      	mov	r7, r1
 80088be:	4614      	mov	r4, r2
 80088c0:	18d5      	adds	r5, r2, r3
 80088c2:	42ac      	cmp	r4, r5
 80088c4:	d101      	bne.n	80088ca <__sfputs_r+0x12>
 80088c6:	2000      	movs	r0, #0
 80088c8:	e007      	b.n	80088da <__sfputs_r+0x22>
 80088ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ce:	463a      	mov	r2, r7
 80088d0:	4630      	mov	r0, r6
 80088d2:	f7ff ffda 	bl	800888a <__sfputc_r>
 80088d6:	1c43      	adds	r3, r0, #1
 80088d8:	d1f3      	bne.n	80088c2 <__sfputs_r+0xa>
 80088da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080088dc <_vfiprintf_r>:
 80088dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e0:	460d      	mov	r5, r1
 80088e2:	b09d      	sub	sp, #116	@ 0x74
 80088e4:	4614      	mov	r4, r2
 80088e6:	4698      	mov	r8, r3
 80088e8:	4606      	mov	r6, r0
 80088ea:	b118      	cbz	r0, 80088f4 <_vfiprintf_r+0x18>
 80088ec:	6a03      	ldr	r3, [r0, #32]
 80088ee:	b90b      	cbnz	r3, 80088f4 <_vfiprintf_r+0x18>
 80088f0:	f7fc fdf8 	bl	80054e4 <__sinit>
 80088f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088f6:	07d9      	lsls	r1, r3, #31
 80088f8:	d405      	bmi.n	8008906 <_vfiprintf_r+0x2a>
 80088fa:	89ab      	ldrh	r3, [r5, #12]
 80088fc:	059a      	lsls	r2, r3, #22
 80088fe:	d402      	bmi.n	8008906 <_vfiprintf_r+0x2a>
 8008900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008902:	f7fc ff06 	bl	8005712 <__retarget_lock_acquire_recursive>
 8008906:	89ab      	ldrh	r3, [r5, #12]
 8008908:	071b      	lsls	r3, r3, #28
 800890a:	d501      	bpl.n	8008910 <_vfiprintf_r+0x34>
 800890c:	692b      	ldr	r3, [r5, #16]
 800890e:	b99b      	cbnz	r3, 8008938 <_vfiprintf_r+0x5c>
 8008910:	4629      	mov	r1, r5
 8008912:	4630      	mov	r0, r6
 8008914:	f000 f938 	bl	8008b88 <__swsetup_r>
 8008918:	b170      	cbz	r0, 8008938 <_vfiprintf_r+0x5c>
 800891a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800891c:	07dc      	lsls	r4, r3, #31
 800891e:	d504      	bpl.n	800892a <_vfiprintf_r+0x4e>
 8008920:	f04f 30ff 	mov.w	r0, #4294967295
 8008924:	b01d      	add	sp, #116	@ 0x74
 8008926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800892a:	89ab      	ldrh	r3, [r5, #12]
 800892c:	0598      	lsls	r0, r3, #22
 800892e:	d4f7      	bmi.n	8008920 <_vfiprintf_r+0x44>
 8008930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008932:	f7fc feef 	bl	8005714 <__retarget_lock_release_recursive>
 8008936:	e7f3      	b.n	8008920 <_vfiprintf_r+0x44>
 8008938:	2300      	movs	r3, #0
 800893a:	9309      	str	r3, [sp, #36]	@ 0x24
 800893c:	2320      	movs	r3, #32
 800893e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008942:	f8cd 800c 	str.w	r8, [sp, #12]
 8008946:	2330      	movs	r3, #48	@ 0x30
 8008948:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008af8 <_vfiprintf_r+0x21c>
 800894c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008950:	f04f 0901 	mov.w	r9, #1
 8008954:	4623      	mov	r3, r4
 8008956:	469a      	mov	sl, r3
 8008958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800895c:	b10a      	cbz	r2, 8008962 <_vfiprintf_r+0x86>
 800895e:	2a25      	cmp	r2, #37	@ 0x25
 8008960:	d1f9      	bne.n	8008956 <_vfiprintf_r+0x7a>
 8008962:	ebba 0b04 	subs.w	fp, sl, r4
 8008966:	d00b      	beq.n	8008980 <_vfiprintf_r+0xa4>
 8008968:	465b      	mov	r3, fp
 800896a:	4622      	mov	r2, r4
 800896c:	4629      	mov	r1, r5
 800896e:	4630      	mov	r0, r6
 8008970:	f7ff ffa2 	bl	80088b8 <__sfputs_r>
 8008974:	3001      	adds	r0, #1
 8008976:	f000 80a7 	beq.w	8008ac8 <_vfiprintf_r+0x1ec>
 800897a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800897c:	445a      	add	r2, fp
 800897e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008980:	f89a 3000 	ldrb.w	r3, [sl]
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 809f 	beq.w	8008ac8 <_vfiprintf_r+0x1ec>
 800898a:	2300      	movs	r3, #0
 800898c:	f04f 32ff 	mov.w	r2, #4294967295
 8008990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008994:	f10a 0a01 	add.w	sl, sl, #1
 8008998:	9304      	str	r3, [sp, #16]
 800899a:	9307      	str	r3, [sp, #28]
 800899c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80089a2:	4654      	mov	r4, sl
 80089a4:	2205      	movs	r2, #5
 80089a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089aa:	4853      	ldr	r0, [pc, #332]	@ (8008af8 <_vfiprintf_r+0x21c>)
 80089ac:	f7f7 fc10 	bl	80001d0 <memchr>
 80089b0:	9a04      	ldr	r2, [sp, #16]
 80089b2:	b9d8      	cbnz	r0, 80089ec <_vfiprintf_r+0x110>
 80089b4:	06d1      	lsls	r1, r2, #27
 80089b6:	bf44      	itt	mi
 80089b8:	2320      	movmi	r3, #32
 80089ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089be:	0713      	lsls	r3, r2, #28
 80089c0:	bf44      	itt	mi
 80089c2:	232b      	movmi	r3, #43	@ 0x2b
 80089c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089c8:	f89a 3000 	ldrb.w	r3, [sl]
 80089cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80089ce:	d015      	beq.n	80089fc <_vfiprintf_r+0x120>
 80089d0:	9a07      	ldr	r2, [sp, #28]
 80089d2:	4654      	mov	r4, sl
 80089d4:	2000      	movs	r0, #0
 80089d6:	f04f 0c0a 	mov.w	ip, #10
 80089da:	4621      	mov	r1, r4
 80089dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089e0:	3b30      	subs	r3, #48	@ 0x30
 80089e2:	2b09      	cmp	r3, #9
 80089e4:	d94b      	bls.n	8008a7e <_vfiprintf_r+0x1a2>
 80089e6:	b1b0      	cbz	r0, 8008a16 <_vfiprintf_r+0x13a>
 80089e8:	9207      	str	r2, [sp, #28]
 80089ea:	e014      	b.n	8008a16 <_vfiprintf_r+0x13a>
 80089ec:	eba0 0308 	sub.w	r3, r0, r8
 80089f0:	fa09 f303 	lsl.w	r3, r9, r3
 80089f4:	4313      	orrs	r3, r2
 80089f6:	9304      	str	r3, [sp, #16]
 80089f8:	46a2      	mov	sl, r4
 80089fa:	e7d2      	b.n	80089a2 <_vfiprintf_r+0xc6>
 80089fc:	9b03      	ldr	r3, [sp, #12]
 80089fe:	1d19      	adds	r1, r3, #4
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	9103      	str	r1, [sp, #12]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	bfbb      	ittet	lt
 8008a08:	425b      	neglt	r3, r3
 8008a0a:	f042 0202 	orrlt.w	r2, r2, #2
 8008a0e:	9307      	strge	r3, [sp, #28]
 8008a10:	9307      	strlt	r3, [sp, #28]
 8008a12:	bfb8      	it	lt
 8008a14:	9204      	strlt	r2, [sp, #16]
 8008a16:	7823      	ldrb	r3, [r4, #0]
 8008a18:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a1a:	d10a      	bne.n	8008a32 <_vfiprintf_r+0x156>
 8008a1c:	7863      	ldrb	r3, [r4, #1]
 8008a1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a20:	d132      	bne.n	8008a88 <_vfiprintf_r+0x1ac>
 8008a22:	9b03      	ldr	r3, [sp, #12]
 8008a24:	1d1a      	adds	r2, r3, #4
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	9203      	str	r2, [sp, #12]
 8008a2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a2e:	3402      	adds	r4, #2
 8008a30:	9305      	str	r3, [sp, #20]
 8008a32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b08 <_vfiprintf_r+0x22c>
 8008a36:	7821      	ldrb	r1, [r4, #0]
 8008a38:	2203      	movs	r2, #3
 8008a3a:	4650      	mov	r0, sl
 8008a3c:	f7f7 fbc8 	bl	80001d0 <memchr>
 8008a40:	b138      	cbz	r0, 8008a52 <_vfiprintf_r+0x176>
 8008a42:	9b04      	ldr	r3, [sp, #16]
 8008a44:	eba0 000a 	sub.w	r0, r0, sl
 8008a48:	2240      	movs	r2, #64	@ 0x40
 8008a4a:	4082      	lsls	r2, r0
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	3401      	adds	r4, #1
 8008a50:	9304      	str	r3, [sp, #16]
 8008a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a56:	4829      	ldr	r0, [pc, #164]	@ (8008afc <_vfiprintf_r+0x220>)
 8008a58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a5c:	2206      	movs	r2, #6
 8008a5e:	f7f7 fbb7 	bl	80001d0 <memchr>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	d03f      	beq.n	8008ae6 <_vfiprintf_r+0x20a>
 8008a66:	4b26      	ldr	r3, [pc, #152]	@ (8008b00 <_vfiprintf_r+0x224>)
 8008a68:	bb1b      	cbnz	r3, 8008ab2 <_vfiprintf_r+0x1d6>
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	3307      	adds	r3, #7
 8008a6e:	f023 0307 	bic.w	r3, r3, #7
 8008a72:	3308      	adds	r3, #8
 8008a74:	9303      	str	r3, [sp, #12]
 8008a76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a78:	443b      	add	r3, r7
 8008a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a7c:	e76a      	b.n	8008954 <_vfiprintf_r+0x78>
 8008a7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a82:	460c      	mov	r4, r1
 8008a84:	2001      	movs	r0, #1
 8008a86:	e7a8      	b.n	80089da <_vfiprintf_r+0xfe>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	3401      	adds	r4, #1
 8008a8c:	9305      	str	r3, [sp, #20]
 8008a8e:	4619      	mov	r1, r3
 8008a90:	f04f 0c0a 	mov.w	ip, #10
 8008a94:	4620      	mov	r0, r4
 8008a96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a9a:	3a30      	subs	r2, #48	@ 0x30
 8008a9c:	2a09      	cmp	r2, #9
 8008a9e:	d903      	bls.n	8008aa8 <_vfiprintf_r+0x1cc>
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d0c6      	beq.n	8008a32 <_vfiprintf_r+0x156>
 8008aa4:	9105      	str	r1, [sp, #20]
 8008aa6:	e7c4      	b.n	8008a32 <_vfiprintf_r+0x156>
 8008aa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aac:	4604      	mov	r4, r0
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e7f0      	b.n	8008a94 <_vfiprintf_r+0x1b8>
 8008ab2:	ab03      	add	r3, sp, #12
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	462a      	mov	r2, r5
 8008ab8:	4b12      	ldr	r3, [pc, #72]	@ (8008b04 <_vfiprintf_r+0x228>)
 8008aba:	a904      	add	r1, sp, #16
 8008abc:	4630      	mov	r0, r6
 8008abe:	f7fb feb9 	bl	8004834 <_printf_float>
 8008ac2:	4607      	mov	r7, r0
 8008ac4:	1c78      	adds	r0, r7, #1
 8008ac6:	d1d6      	bne.n	8008a76 <_vfiprintf_r+0x19a>
 8008ac8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008aca:	07d9      	lsls	r1, r3, #31
 8008acc:	d405      	bmi.n	8008ada <_vfiprintf_r+0x1fe>
 8008ace:	89ab      	ldrh	r3, [r5, #12]
 8008ad0:	059a      	lsls	r2, r3, #22
 8008ad2:	d402      	bmi.n	8008ada <_vfiprintf_r+0x1fe>
 8008ad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ad6:	f7fc fe1d 	bl	8005714 <__retarget_lock_release_recursive>
 8008ada:	89ab      	ldrh	r3, [r5, #12]
 8008adc:	065b      	lsls	r3, r3, #25
 8008ade:	f53f af1f 	bmi.w	8008920 <_vfiprintf_r+0x44>
 8008ae2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ae4:	e71e      	b.n	8008924 <_vfiprintf_r+0x48>
 8008ae6:	ab03      	add	r3, sp, #12
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	462a      	mov	r2, r5
 8008aec:	4b05      	ldr	r3, [pc, #20]	@ (8008b04 <_vfiprintf_r+0x228>)
 8008aee:	a904      	add	r1, sp, #16
 8008af0:	4630      	mov	r0, r6
 8008af2:	f7fc f937 	bl	8004d64 <_printf_i>
 8008af6:	e7e4      	b.n	8008ac2 <_vfiprintf_r+0x1e6>
 8008af8:	08009199 	.word	0x08009199
 8008afc:	080091a3 	.word	0x080091a3
 8008b00:	08004835 	.word	0x08004835
 8008b04:	080088b9 	.word	0x080088b9
 8008b08:	0800919f 	.word	0x0800919f

08008b0c <__swbuf_r>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	460e      	mov	r6, r1
 8008b10:	4614      	mov	r4, r2
 8008b12:	4605      	mov	r5, r0
 8008b14:	b118      	cbz	r0, 8008b1e <__swbuf_r+0x12>
 8008b16:	6a03      	ldr	r3, [r0, #32]
 8008b18:	b90b      	cbnz	r3, 8008b1e <__swbuf_r+0x12>
 8008b1a:	f7fc fce3 	bl	80054e4 <__sinit>
 8008b1e:	69a3      	ldr	r3, [r4, #24]
 8008b20:	60a3      	str	r3, [r4, #8]
 8008b22:	89a3      	ldrh	r3, [r4, #12]
 8008b24:	071a      	lsls	r2, r3, #28
 8008b26:	d501      	bpl.n	8008b2c <__swbuf_r+0x20>
 8008b28:	6923      	ldr	r3, [r4, #16]
 8008b2a:	b943      	cbnz	r3, 8008b3e <__swbuf_r+0x32>
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	4628      	mov	r0, r5
 8008b30:	f000 f82a 	bl	8008b88 <__swsetup_r>
 8008b34:	b118      	cbz	r0, 8008b3e <__swbuf_r+0x32>
 8008b36:	f04f 37ff 	mov.w	r7, #4294967295
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	6922      	ldr	r2, [r4, #16]
 8008b42:	1a98      	subs	r0, r3, r2
 8008b44:	6963      	ldr	r3, [r4, #20]
 8008b46:	b2f6      	uxtb	r6, r6
 8008b48:	4283      	cmp	r3, r0
 8008b4a:	4637      	mov	r7, r6
 8008b4c:	dc05      	bgt.n	8008b5a <__swbuf_r+0x4e>
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4628      	mov	r0, r5
 8008b52:	f7ff fa47 	bl	8007fe4 <_fflush_r>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	d1ed      	bne.n	8008b36 <__swbuf_r+0x2a>
 8008b5a:	68a3      	ldr	r3, [r4, #8]
 8008b5c:	3b01      	subs	r3, #1
 8008b5e:	60a3      	str	r3, [r4, #8]
 8008b60:	6823      	ldr	r3, [r4, #0]
 8008b62:	1c5a      	adds	r2, r3, #1
 8008b64:	6022      	str	r2, [r4, #0]
 8008b66:	701e      	strb	r6, [r3, #0]
 8008b68:	6962      	ldr	r2, [r4, #20]
 8008b6a:	1c43      	adds	r3, r0, #1
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d004      	beq.n	8008b7a <__swbuf_r+0x6e>
 8008b70:	89a3      	ldrh	r3, [r4, #12]
 8008b72:	07db      	lsls	r3, r3, #31
 8008b74:	d5e1      	bpl.n	8008b3a <__swbuf_r+0x2e>
 8008b76:	2e0a      	cmp	r6, #10
 8008b78:	d1df      	bne.n	8008b3a <__swbuf_r+0x2e>
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	f7ff fa31 	bl	8007fe4 <_fflush_r>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d0d9      	beq.n	8008b3a <__swbuf_r+0x2e>
 8008b86:	e7d6      	b.n	8008b36 <__swbuf_r+0x2a>

08008b88 <__swsetup_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	4b29      	ldr	r3, [pc, #164]	@ (8008c30 <__swsetup_r+0xa8>)
 8008b8c:	4605      	mov	r5, r0
 8008b8e:	6818      	ldr	r0, [r3, #0]
 8008b90:	460c      	mov	r4, r1
 8008b92:	b118      	cbz	r0, 8008b9c <__swsetup_r+0x14>
 8008b94:	6a03      	ldr	r3, [r0, #32]
 8008b96:	b90b      	cbnz	r3, 8008b9c <__swsetup_r+0x14>
 8008b98:	f7fc fca4 	bl	80054e4 <__sinit>
 8008b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba0:	0719      	lsls	r1, r3, #28
 8008ba2:	d422      	bmi.n	8008bea <__swsetup_r+0x62>
 8008ba4:	06da      	lsls	r2, r3, #27
 8008ba6:	d407      	bmi.n	8008bb8 <__swsetup_r+0x30>
 8008ba8:	2209      	movs	r2, #9
 8008baa:	602a      	str	r2, [r5, #0]
 8008bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bb0:	81a3      	strh	r3, [r4, #12]
 8008bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb6:	e033      	b.n	8008c20 <__swsetup_r+0x98>
 8008bb8:	0758      	lsls	r0, r3, #29
 8008bba:	d512      	bpl.n	8008be2 <__swsetup_r+0x5a>
 8008bbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bbe:	b141      	cbz	r1, 8008bd2 <__swsetup_r+0x4a>
 8008bc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bc4:	4299      	cmp	r1, r3
 8008bc6:	d002      	beq.n	8008bce <__swsetup_r+0x46>
 8008bc8:	4628      	mov	r0, r5
 8008bca:	f7fd fbf9 	bl	80063c0 <_free_r>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008bd8:	81a3      	strh	r3, [r4, #12]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	6063      	str	r3, [r4, #4]
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	f043 0308 	orr.w	r3, r3, #8
 8008be8:	81a3      	strh	r3, [r4, #12]
 8008bea:	6923      	ldr	r3, [r4, #16]
 8008bec:	b94b      	cbnz	r3, 8008c02 <__swsetup_r+0x7a>
 8008bee:	89a3      	ldrh	r3, [r4, #12]
 8008bf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bf8:	d003      	beq.n	8008c02 <__swsetup_r+0x7a>
 8008bfa:	4621      	mov	r1, r4
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	f000 f883 	bl	8008d08 <__smakebuf_r>
 8008c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c06:	f013 0201 	ands.w	r2, r3, #1
 8008c0a:	d00a      	beq.n	8008c22 <__swsetup_r+0x9a>
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	60a2      	str	r2, [r4, #8]
 8008c10:	6962      	ldr	r2, [r4, #20]
 8008c12:	4252      	negs	r2, r2
 8008c14:	61a2      	str	r2, [r4, #24]
 8008c16:	6922      	ldr	r2, [r4, #16]
 8008c18:	b942      	cbnz	r2, 8008c2c <__swsetup_r+0xa4>
 8008c1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c1e:	d1c5      	bne.n	8008bac <__swsetup_r+0x24>
 8008c20:	bd38      	pop	{r3, r4, r5, pc}
 8008c22:	0799      	lsls	r1, r3, #30
 8008c24:	bf58      	it	pl
 8008c26:	6962      	ldrpl	r2, [r4, #20]
 8008c28:	60a2      	str	r2, [r4, #8]
 8008c2a:	e7f4      	b.n	8008c16 <__swsetup_r+0x8e>
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	e7f7      	b.n	8008c20 <__swsetup_r+0x98>
 8008c30:	20000018 	.word	0x20000018

08008c34 <_raise_r>:
 8008c34:	291f      	cmp	r1, #31
 8008c36:	b538      	push	{r3, r4, r5, lr}
 8008c38:	4605      	mov	r5, r0
 8008c3a:	460c      	mov	r4, r1
 8008c3c:	d904      	bls.n	8008c48 <_raise_r+0x14>
 8008c3e:	2316      	movs	r3, #22
 8008c40:	6003      	str	r3, [r0, #0]
 8008c42:	f04f 30ff 	mov.w	r0, #4294967295
 8008c46:	bd38      	pop	{r3, r4, r5, pc}
 8008c48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c4a:	b112      	cbz	r2, 8008c52 <_raise_r+0x1e>
 8008c4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c50:	b94b      	cbnz	r3, 8008c66 <_raise_r+0x32>
 8008c52:	4628      	mov	r0, r5
 8008c54:	f000 f830 	bl	8008cb8 <_getpid_r>
 8008c58:	4622      	mov	r2, r4
 8008c5a:	4601      	mov	r1, r0
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c62:	f000 b817 	b.w	8008c94 <_kill_r>
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d00a      	beq.n	8008c80 <_raise_r+0x4c>
 8008c6a:	1c59      	adds	r1, r3, #1
 8008c6c:	d103      	bne.n	8008c76 <_raise_r+0x42>
 8008c6e:	2316      	movs	r3, #22
 8008c70:	6003      	str	r3, [r0, #0]
 8008c72:	2001      	movs	r0, #1
 8008c74:	e7e7      	b.n	8008c46 <_raise_r+0x12>
 8008c76:	2100      	movs	r1, #0
 8008c78:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	4798      	blx	r3
 8008c80:	2000      	movs	r0, #0
 8008c82:	e7e0      	b.n	8008c46 <_raise_r+0x12>

08008c84 <raise>:
 8008c84:	4b02      	ldr	r3, [pc, #8]	@ (8008c90 <raise+0xc>)
 8008c86:	4601      	mov	r1, r0
 8008c88:	6818      	ldr	r0, [r3, #0]
 8008c8a:	f7ff bfd3 	b.w	8008c34 <_raise_r>
 8008c8e:	bf00      	nop
 8008c90:	20000018 	.word	0x20000018

08008c94 <_kill_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	4d07      	ldr	r5, [pc, #28]	@ (8008cb4 <_kill_r+0x20>)
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	4608      	mov	r0, r1
 8008c9e:	4611      	mov	r1, r2
 8008ca0:	602b      	str	r3, [r5, #0]
 8008ca2:	f7f8 fb93 	bl	80013cc <_kill>
 8008ca6:	1c43      	adds	r3, r0, #1
 8008ca8:	d102      	bne.n	8008cb0 <_kill_r+0x1c>
 8008caa:	682b      	ldr	r3, [r5, #0]
 8008cac:	b103      	cbz	r3, 8008cb0 <_kill_r+0x1c>
 8008cae:	6023      	str	r3, [r4, #0]
 8008cb0:	bd38      	pop	{r3, r4, r5, pc}
 8008cb2:	bf00      	nop
 8008cb4:	20000458 	.word	0x20000458

08008cb8 <_getpid_r>:
 8008cb8:	f7f8 bb80 	b.w	80013bc <_getpid>

08008cbc <__swhatbuf_r>:
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	b096      	sub	sp, #88	@ 0x58
 8008cc8:	4615      	mov	r5, r2
 8008cca:	461e      	mov	r6, r3
 8008ccc:	da0d      	bge.n	8008cea <__swhatbuf_r+0x2e>
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cd4:	f04f 0100 	mov.w	r1, #0
 8008cd8:	bf14      	ite	ne
 8008cda:	2340      	movne	r3, #64	@ 0x40
 8008cdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	6031      	str	r1, [r6, #0]
 8008ce4:	602b      	str	r3, [r5, #0]
 8008ce6:	b016      	add	sp, #88	@ 0x58
 8008ce8:	bd70      	pop	{r4, r5, r6, pc}
 8008cea:	466a      	mov	r2, sp
 8008cec:	f000 f848 	bl	8008d80 <_fstat_r>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	dbec      	blt.n	8008cce <__swhatbuf_r+0x12>
 8008cf4:	9901      	ldr	r1, [sp, #4]
 8008cf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cfe:	4259      	negs	r1, r3
 8008d00:	4159      	adcs	r1, r3
 8008d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d06:	e7eb      	b.n	8008ce0 <__swhatbuf_r+0x24>

08008d08 <__smakebuf_r>:
 8008d08:	898b      	ldrh	r3, [r1, #12]
 8008d0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d0c:	079d      	lsls	r5, r3, #30
 8008d0e:	4606      	mov	r6, r0
 8008d10:	460c      	mov	r4, r1
 8008d12:	d507      	bpl.n	8008d24 <__smakebuf_r+0x1c>
 8008d14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	6123      	str	r3, [r4, #16]
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	6163      	str	r3, [r4, #20]
 8008d20:	b003      	add	sp, #12
 8008d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d24:	ab01      	add	r3, sp, #4
 8008d26:	466a      	mov	r2, sp
 8008d28:	f7ff ffc8 	bl	8008cbc <__swhatbuf_r>
 8008d2c:	9f00      	ldr	r7, [sp, #0]
 8008d2e:	4605      	mov	r5, r0
 8008d30:	4639      	mov	r1, r7
 8008d32:	4630      	mov	r0, r6
 8008d34:	f7fd fbb8 	bl	80064a8 <_malloc_r>
 8008d38:	b948      	cbnz	r0, 8008d4e <__smakebuf_r+0x46>
 8008d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d3e:	059a      	lsls	r2, r3, #22
 8008d40:	d4ee      	bmi.n	8008d20 <__smakebuf_r+0x18>
 8008d42:	f023 0303 	bic.w	r3, r3, #3
 8008d46:	f043 0302 	orr.w	r3, r3, #2
 8008d4a:	81a3      	strh	r3, [r4, #12]
 8008d4c:	e7e2      	b.n	8008d14 <__smakebuf_r+0xc>
 8008d4e:	89a3      	ldrh	r3, [r4, #12]
 8008d50:	6020      	str	r0, [r4, #0]
 8008d52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d56:	81a3      	strh	r3, [r4, #12]
 8008d58:	9b01      	ldr	r3, [sp, #4]
 8008d5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d5e:	b15b      	cbz	r3, 8008d78 <__smakebuf_r+0x70>
 8008d60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d64:	4630      	mov	r0, r6
 8008d66:	f000 f81d 	bl	8008da4 <_isatty_r>
 8008d6a:	b128      	cbz	r0, 8008d78 <__smakebuf_r+0x70>
 8008d6c:	89a3      	ldrh	r3, [r4, #12]
 8008d6e:	f023 0303 	bic.w	r3, r3, #3
 8008d72:	f043 0301 	orr.w	r3, r3, #1
 8008d76:	81a3      	strh	r3, [r4, #12]
 8008d78:	89a3      	ldrh	r3, [r4, #12]
 8008d7a:	431d      	orrs	r5, r3
 8008d7c:	81a5      	strh	r5, [r4, #12]
 8008d7e:	e7cf      	b.n	8008d20 <__smakebuf_r+0x18>

08008d80 <_fstat_r>:
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	4d07      	ldr	r5, [pc, #28]	@ (8008da0 <_fstat_r+0x20>)
 8008d84:	2300      	movs	r3, #0
 8008d86:	4604      	mov	r4, r0
 8008d88:	4608      	mov	r0, r1
 8008d8a:	4611      	mov	r1, r2
 8008d8c:	602b      	str	r3, [r5, #0]
 8008d8e:	f7f8 fb7d 	bl	800148c <_fstat>
 8008d92:	1c43      	adds	r3, r0, #1
 8008d94:	d102      	bne.n	8008d9c <_fstat_r+0x1c>
 8008d96:	682b      	ldr	r3, [r5, #0]
 8008d98:	b103      	cbz	r3, 8008d9c <_fstat_r+0x1c>
 8008d9a:	6023      	str	r3, [r4, #0]
 8008d9c:	bd38      	pop	{r3, r4, r5, pc}
 8008d9e:	bf00      	nop
 8008da0:	20000458 	.word	0x20000458

08008da4 <_isatty_r>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	4d06      	ldr	r5, [pc, #24]	@ (8008dc0 <_isatty_r+0x1c>)
 8008da8:	2300      	movs	r3, #0
 8008daa:	4604      	mov	r4, r0
 8008dac:	4608      	mov	r0, r1
 8008dae:	602b      	str	r3, [r5, #0]
 8008db0:	f7f8 fb7c 	bl	80014ac <_isatty>
 8008db4:	1c43      	adds	r3, r0, #1
 8008db6:	d102      	bne.n	8008dbe <_isatty_r+0x1a>
 8008db8:	682b      	ldr	r3, [r5, #0]
 8008dba:	b103      	cbz	r3, 8008dbe <_isatty_r+0x1a>
 8008dbc:	6023      	str	r3, [r4, #0]
 8008dbe:	bd38      	pop	{r3, r4, r5, pc}
 8008dc0:	20000458 	.word	0x20000458

08008dc4 <_init>:
 8008dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc6:	bf00      	nop
 8008dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dca:	bc08      	pop	{r3}
 8008dcc:	469e      	mov	lr, r3
 8008dce:	4770      	bx	lr

08008dd0 <_fini>:
 8008dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd2:	bf00      	nop
 8008dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dd6:	bc08      	pop	{r3}
 8008dd8:	469e      	mov	lr, r3
 8008dda:	4770      	bx	lr
