<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="383" />
   <clocksource preferredWidth="381" />
   <frequency preferredWidth="364" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect,Project,Library/Interface Protocols,Library/Interface Protocols/Ethernet,Library/Peripherals,Library" />
 <window width="1280" height="846" x="17" y="21" />
 <generation
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
