{
    "id": "1569380263",
    "title": "Dual-rail random switching logic: a countermeasure to reduce side channel leakage",
    "venue": "cryptographic hardware and embedded systems",
    "year": 2006,
    "authors": [
        {
            "name": "Zhimin Chen",
            "id": "2422636390",
            "org": "Shanghai Jiao Tong University, China#TAB#"
        },
        {
            "name": "Yujie Zhou",
            "id": "2677739289",
            "org": "Shanghai Jiao Tong University, China#TAB#"
        }
    ],
    "fields_of_study": [
        "Pass transistor logic",
        "Parallel computing",
        "Logic gate",
        "Computer science",
        "Telecommunications",
        "Dynamic logic (digital electronics)",
        "AND-OR-Invert",
        "NMOS logic",
        "Electronic circuit",
        "Real-time computing",
        "Three-input universal logic gate",
        "Sequential logic"
    ],
    "references": [
        "83781150",
        "130371449",
        "1481603678",
        "1506423869",
        "1506890909",
        "1511519716",
        "1512062395",
        "1522181683",
        "1548656471",
        "1575446397",
        "1592625985",
        "1594464909",
        "2099724084",
        "2144630005",
        "2154909745",
        "2164584813",
        "2612208439"
    ]
}