
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401270 <.init>:
  401270:	stp	x29, x30, [sp, #-16]!
  401274:	mov	x29, sp
  401278:	bl	401640 <ferror@plt+0x60>
  40127c:	ldp	x29, x30, [sp], #16
  401280:	ret

Disassembly of section .plt:

0000000000401290 <mbrtowc@plt-0x20>:
  401290:	stp	x16, x30, [sp, #-16]!
  401294:	adrp	x16, 414000 <ferror@plt+0x12a20>
  401298:	ldr	x17, [x16, #4088]
  40129c:	add	x16, x16, #0xff8
  4012a0:	br	x17
  4012a4:	nop
  4012a8:	nop
  4012ac:	nop

00000000004012b0 <mbrtowc@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4012b4:	ldr	x17, [x16]
  4012b8:	add	x16, x16, #0x0
  4012bc:	br	x17

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4012c4:	ldr	x17, [x16, #8]
  4012c8:	add	x16, x16, #0x8
  4012cc:	br	x17

00000000004012d0 <memmove@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4012d4:	ldr	x17, [x16, #16]
  4012d8:	add	x16, x16, #0x10
  4012dc:	br	x17

00000000004012e0 <strlen@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4012e4:	ldr	x17, [x16, #24]
  4012e8:	add	x16, x16, #0x18
  4012ec:	br	x17

00000000004012f0 <fputs@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4012f4:	ldr	x17, [x16, #32]
  4012f8:	add	x16, x16, #0x20
  4012fc:	br	x17

0000000000401300 <exit@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401304:	ldr	x17, [x16, #40]
  401308:	add	x16, x16, #0x28
  40130c:	br	x17

0000000000401310 <error@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401314:	ldr	x17, [x16, #48]
  401318:	add	x16, x16, #0x30
  40131c:	br	x17

0000000000401320 <strnlen@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401324:	ldr	x17, [x16, #56]
  401328:	add	x16, x16, #0x38
  40132c:	br	x17

0000000000401330 <iconv_close@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401334:	ldr	x17, [x16, #64]
  401338:	add	x16, x16, #0x40
  40133c:	br	x17

0000000000401340 <sprintf@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401344:	ldr	x17, [x16, #72]
  401348:	add	x16, x16, #0x48
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401354:	ldr	x17, [x16, #80]
  401358:	add	x16, x16, #0x50
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401364:	ldr	x17, [x16, #88]
  401368:	add	x16, x16, #0x58
  40136c:	br	x17

0000000000401370 <iswcntrl@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401374:	ldr	x17, [x16, #96]
  401378:	add	x16, x16, #0x60
  40137c:	br	x17

0000000000401380 <fclose@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401384:	ldr	x17, [x16, #104]
  401388:	add	x16, x16, #0x68
  40138c:	br	x17

0000000000401390 <iswspace@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401394:	ldr	x17, [x16, #112]
  401398:	add	x16, x16, #0x70
  40139c:	br	x17

00000000004013a0 <nl_langinfo@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013a4:	ldr	x17, [x16, #120]
  4013a8:	add	x16, x16, #0x78
  4013ac:	br	x17

00000000004013b0 <malloc@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013b4:	ldr	x17, [x16, #128]
  4013b8:	add	x16, x16, #0x80
  4013bc:	br	x17

00000000004013c0 <wcwidth@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013c4:	ldr	x17, [x16, #136]
  4013c8:	add	x16, x16, #0x88
  4013cc:	br	x17

00000000004013d0 <strncmp@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013d4:	ldr	x17, [x16, #144]
  4013d8:	add	x16, x16, #0x90
  4013dc:	br	x17

00000000004013e0 <bindtextdomain@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013e4:	ldr	x17, [x16, #152]
  4013e8:	add	x16, x16, #0x98
  4013ec:	br	x17

00000000004013f0 <__libc_start_main@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4013f4:	ldr	x17, [x16, #160]
  4013f8:	add	x16, x16, #0xa0
  4013fc:	br	x17

0000000000401400 <memset@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401404:	ldr	x17, [x16, #168]
  401408:	add	x16, x16, #0xa8
  40140c:	br	x17

0000000000401410 <calloc@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401414:	ldr	x17, [x16, #176]
  401418:	add	x16, x16, #0xb0
  40141c:	br	x17

0000000000401420 <bcmp@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401424:	ldr	x17, [x16, #184]
  401428:	add	x16, x16, #0xb8
  40142c:	br	x17

0000000000401430 <realloc@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401434:	ldr	x17, [x16, #192]
  401438:	add	x16, x16, #0xc0
  40143c:	br	x17

0000000000401440 <strdup@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401444:	ldr	x17, [x16, #200]
  401448:	add	x16, x16, #0xc8
  40144c:	br	x17

0000000000401450 <strrchr@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401454:	ldr	x17, [x16, #208]
  401458:	add	x16, x16, #0xd0
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401464:	ldr	x17, [x16, #216]
  401468:	add	x16, x16, #0xd8
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401474:	ldr	x17, [x16, #224]
  401478:	add	x16, x16, #0xe0
  40147c:	br	x17

0000000000401480 <mbsinit@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401484:	ldr	x17, [x16, #232]
  401488:	add	x16, x16, #0xe8
  40148c:	br	x17

0000000000401490 <textdomain@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401494:	ldr	x17, [x16, #240]
  401498:	add	x16, x16, #0xf0
  40149c:	br	x17

00000000004014a0 <getopt_long@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014a4:	ldr	x17, [x16, #248]
  4014a8:	add	x16, x16, #0xf8
  4014ac:	br	x17

00000000004014b0 <strcmp@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014b4:	ldr	x17, [x16, #256]
  4014b8:	add	x16, x16, #0x100
  4014bc:	br	x17

00000000004014c0 <basename@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014c4:	ldr	x17, [x16, #264]
  4014c8:	add	x16, x16, #0x108
  4014cc:	br	x17

00000000004014d0 <iconv@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014d4:	ldr	x17, [x16, #272]
  4014d8:	add	x16, x16, #0x110
  4014dc:	br	x17

00000000004014e0 <__ctype_b_loc@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014e4:	ldr	x17, [x16, #280]
  4014e8:	add	x16, x16, #0x118
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4014f4:	ldr	x17, [x16, #288]
  4014f8:	add	x16, x16, #0x120
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401504:	ldr	x17, [x16, #296]
  401508:	add	x16, x16, #0x128
  40150c:	br	x17

0000000000401510 <strchr@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401514:	ldr	x17, [x16, #304]
  401518:	add	x16, x16, #0x130
  40151c:	br	x17

0000000000401520 <fflush@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401524:	ldr	x17, [x16, #312]
  401528:	add	x16, x16, #0x138
  40152c:	br	x17

0000000000401530 <iconv_open@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401534:	ldr	x17, [x16, #320]
  401538:	add	x16, x16, #0x140
  40153c:	br	x17

0000000000401540 <memchr@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401544:	ldr	x17, [x16, #328]
  401548:	add	x16, x16, #0x148
  40154c:	br	x17

0000000000401550 <iswalnum@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401554:	ldr	x17, [x16, #336]
  401558:	add	x16, x16, #0x150
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401564:	ldr	x17, [x16, #344]
  401568:	add	x16, x16, #0x158
  40156c:	br	x17

0000000000401570 <printf@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401574:	ldr	x17, [x16, #352]
  401578:	add	x16, x16, #0x160
  40157c:	br	x17

0000000000401580 <__assert_fail@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401584:	ldr	x17, [x16, #360]
  401588:	add	x16, x16, #0x168
  40158c:	br	x17

0000000000401590 <__errno_location@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13a20>
  401594:	ldr	x17, [x16, #368]
  401598:	add	x16, x16, #0x170
  40159c:	br	x17

00000000004015a0 <getenv@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4015a4:	ldr	x17, [x16, #376]
  4015a8:	add	x16, x16, #0x178
  4015ac:	br	x17

00000000004015b0 <putchar@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4015b4:	ldr	x17, [x16, #384]
  4015b8:	add	x16, x16, #0x180
  4015bc:	br	x17

00000000004015c0 <fprintf@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4015c4:	ldr	x17, [x16, #392]
  4015c8:	add	x16, x16, #0x188
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4015d4:	ldr	x17, [x16, #400]
  4015d8:	add	x16, x16, #0x190
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13a20>
  4015e4:	ldr	x17, [x16, #408]
  4015e8:	add	x16, x16, #0x198
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	mov	x29, #0x0                   	// #0
  4015f4:	mov	x30, #0x0                   	// #0
  4015f8:	mov	x5, x0
  4015fc:	ldr	x1, [sp]
  401600:	add	x2, sp, #0x8
  401604:	mov	x6, sp
  401608:	movz	x0, #0x0, lsl #48
  40160c:	movk	x0, #0x0, lsl #32
  401610:	movk	x0, #0x40, lsl #16
  401614:	movk	x0, #0x16fc
  401618:	movz	x3, #0x0, lsl #48
  40161c:	movk	x3, #0x0, lsl #32
  401620:	movk	x3, #0x40, lsl #16
  401624:	movk	x3, #0x4170
  401628:	movz	x4, #0x0, lsl #48
  40162c:	movk	x4, #0x0, lsl #32
  401630:	movk	x4, #0x40, lsl #16
  401634:	movk	x4, #0x41f0
  401638:	bl	4013f0 <__libc_start_main@plt>
  40163c:	bl	401470 <abort@plt>
  401640:	adrp	x0, 414000 <ferror@plt+0x12a20>
  401644:	ldr	x0, [x0, #4064]
  401648:	cbz	x0, 401650 <ferror@plt+0x70>
  40164c:	b	401460 <__gmon_start__@plt>
  401650:	ret
  401654:	nop
  401658:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40165c:	add	x0, x0, #0x1b8
  401660:	adrp	x1, 415000 <ferror@plt+0x13a20>
  401664:	add	x1, x1, #0x1b8
  401668:	cmp	x1, x0
  40166c:	b.eq	401684 <ferror@plt+0xa4>  // b.none
  401670:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401674:	ldr	x1, [x1, #544]
  401678:	cbz	x1, 401684 <ferror@plt+0xa4>
  40167c:	mov	x16, x1
  401680:	br	x16
  401684:	ret
  401688:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40168c:	add	x0, x0, #0x1b8
  401690:	adrp	x1, 415000 <ferror@plt+0x13a20>
  401694:	add	x1, x1, #0x1b8
  401698:	sub	x1, x1, x0
  40169c:	lsr	x2, x1, #63
  4016a0:	add	x1, x2, x1, asr #3
  4016a4:	cmp	xzr, x1, asr #1
  4016a8:	asr	x1, x1, #1
  4016ac:	b.eq	4016c4 <ferror@plt+0xe4>  // b.none
  4016b0:	adrp	x2, 404000 <ferror@plt+0x2a20>
  4016b4:	ldr	x2, [x2, #552]
  4016b8:	cbz	x2, 4016c4 <ferror@plt+0xe4>
  4016bc:	mov	x16, x2
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	stp	x29, x30, [sp, #-32]!
  4016cc:	mov	x29, sp
  4016d0:	str	x19, [sp, #16]
  4016d4:	adrp	x19, 415000 <ferror@plt+0x13a20>
  4016d8:	ldrb	w0, [x19, #488]
  4016dc:	cbnz	w0, 4016ec <ferror@plt+0x10c>
  4016e0:	bl	401658 <ferror@plt+0x78>
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	strb	w0, [x19, #488]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	b	401688 <ferror@plt+0xa8>
  4016fc:	sub	sp, sp, #0x70
  401700:	stp	x22, x21, [sp, #80]
  401704:	mov	w22, w0
  401708:	adrp	x0, 404000 <ferror@plt+0x2a20>
  40170c:	add	x0, x0, #0x310
  401710:	stp	x29, x30, [sp, #16]
  401714:	stp	x28, x27, [sp, #32]
  401718:	stp	x26, x25, [sp, #48]
  40171c:	stp	x24, x23, [sp, #64]
  401720:	stp	x20, x19, [sp, #96]
  401724:	add	x29, sp, #0x10
  401728:	mov	x19, x1
  40172c:	bl	4015a0 <getenv@plt>
  401730:	mov	x28, x0
  401734:	adrp	x0, 404000 <ferror@plt+0x2a20>
  401738:	add	x0, x0, #0x31b
  40173c:	bl	4015a0 <getenv@plt>
  401740:	adrp	x9, 415000 <ferror@plt+0x13a20>
  401744:	mov	w10, #0x1                   	// #1
  401748:	adrp	x8, 415000 <ferror@plt+0x13a20>
  40174c:	strb	w10, [x9, #489]
  401750:	strb	wzr, [x8, #490]
  401754:	ldr	x8, [x19]
  401758:	str	x0, [sp]
  40175c:	mov	x0, x8
  401760:	bl	402184 <ferror@plt+0xba4>
  401764:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401768:	add	x1, x1, #0x6c4
  40176c:	mov	w0, #0x6                   	// #6
  401770:	bl	4015d0 <setlocale@plt>
  401774:	adrp	x21, 404000 <ferror@plt+0x2a20>
  401778:	add	x21, x21, #0x329
  40177c:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401780:	add	x1, x1, #0x339
  401784:	mov	x0, x21
  401788:	bl	4013e0 <bindtextdomain@plt>
  40178c:	mov	x0, x21
  401790:	bl	401490 <textdomain@plt>
  401794:	adrp	x0, 401000 <mbrtowc@plt-0x2b0>
  401798:	add	x0, x0, #0xfc4
  40179c:	bl	4041f8 <ferror@plt+0x2c18>
  4017a0:	adrp	x24, 404000 <ferror@plt+0x2a20>
  4017a4:	adrp	x25, 404000 <ferror@plt+0x2a20>
  4017a8:	adrp	x20, 404000 <ferror@plt+0x2a20>
  4017ac:	mov	w26, wzr
  4017b0:	mov	w23, wzr
  4017b4:	mov	w27, wzr
  4017b8:	add	x24, x24, #0x34b
  4017bc:	add	x25, x25, #0x250
  4017c0:	add	x20, x20, #0x230
  4017c4:	adrp	x21, 415000 <ferror@plt+0x13a20>
  4017c8:	str	xzr, [sp, #8]
  4017cc:	mov	w0, w22
  4017d0:	mov	x1, x19
  4017d4:	mov	x2, x24
  4017d8:	mov	x3, x25
  4017dc:	mov	x4, xzr
  4017e0:	bl	4014a0 <getopt_long@plt>
  4017e4:	cmp	w0, #0x55
  4017e8:	b.le	401814 <ferror@plt+0x234>
  4017ec:	sub	w8, w0, #0x63
  4017f0:	cmp	w8, #0xb
  4017f4:	b.hi	401824 <ferror@plt+0x244>  // b.pmore
  4017f8:	adr	x9, 401808 <ferror@plt+0x228>
  4017fc:	ldrb	w10, [x20, x8]
  401800:	add	x9, x9, x10, lsl #2
  401804:	br	x9
  401808:	ldr	x8, [x21, #456]
  40180c:	str	x8, [sp, #8]
  401810:	b	4017cc <ferror@plt+0x1ec>
  401814:	cbz	w0, 4017cc <ferror@plt+0x1ec>
  401818:	cmp	w0, #0x45
  40181c:	b.eq	4017cc <ferror@plt+0x1ec>  // b.none
  401820:	b	401870 <ferror@plt+0x290>
  401824:	cmp	w0, #0x56
  401828:	b.ne	401834 <ferror@plt+0x254>  // b.any
  40182c:	mov	w27, #0x1                   	// #1
  401830:	b	4017cc <ferror@plt+0x1ec>
  401834:	cmp	w0, #0x73
  401838:	b.ne	401914 <ferror@plt+0x334>  // b.any
  40183c:	mov	w23, #0x1                   	// #1
  401840:	b	4017cc <ferror@plt+0x1ec>
  401844:	mov	w26, #0x1                   	// #1
  401848:	b	4017cc <ferror@plt+0x1ec>
  40184c:	ldr	x28, [x21, #456]
  401850:	b	4017cc <ferror@plt+0x1ec>
  401854:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401858:	mov	w9, #0x1                   	// #1
  40185c:	strb	w9, [x8, #490]
  401860:	b	4017cc <ferror@plt+0x1ec>
  401864:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401868:	strb	wzr, [x8, #489]
  40186c:	b	4017cc <ferror@plt+0x1ec>
  401870:	cmn	w0, #0x1
  401874:	b.ne	401914 <ferror@plt+0x334>  // b.any
  401878:	tbz	w27, #0, 401908 <ferror@plt+0x328>
  40187c:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401880:	ldr	x0, [x8, #496]
  401884:	bl	4014c0 <basename@plt>
  401888:	mov	x1, x0
  40188c:	adrp	x0, 404000 <ferror@plt+0x2a20>
  401890:	adrp	x2, 404000 <ferror@plt+0x2a20>
  401894:	adrp	x3, 404000 <ferror@plt+0x2a20>
  401898:	add	x0, x0, #0x357
  40189c:	add	x2, x2, #0x329
  4018a0:	add	x3, x3, #0x367
  4018a4:	bl	401570 <printf@plt>
  4018a8:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4018ac:	add	x1, x1, #0x36e
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	mov	x0, xzr
  4018b8:	bl	401560 <dcgettext@plt>
  4018bc:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4018c0:	adrp	x2, 404000 <ferror@plt+0x2a20>
  4018c4:	add	x1, x1, #0x448
  4018c8:	add	x2, x2, #0x452
  4018cc:	bl	401570 <printf@plt>
  4018d0:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4018d4:	add	x1, x1, #0x474
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	mov	x0, xzr
  4018e0:	bl	401560 <dcgettext@plt>
  4018e4:	mov	x19, x0
  4018e8:	adrp	x0, 404000 <ferror@plt+0x2a20>
  4018ec:	add	x0, x0, #0x484
  4018f0:	bl	402228 <ferror@plt+0xc48>
  4018f4:	mov	x1, x0
  4018f8:	mov	x0, x19
  4018fc:	bl	401570 <printf@plt>
  401900:	mov	w0, wzr
  401904:	bl	401300 <exit@plt>
  401908:	tbz	w26, #0, 40191c <ferror@plt+0x33c>
  40190c:	mov	w0, wzr
  401910:	bl	401b20 <ferror@plt+0x540>
  401914:	mov	w0, #0x1                   	// #1
  401918:	bl	401b20 <ferror@plt+0x540>
  40191c:	adrp	x24, 415000 <ferror@plt+0x13a20>
  401920:	ldr	w8, [x24, #464]
  401924:	tbz	w23, #0, 401944 <ferror@plt+0x364>
  401928:	cmp	w8, w22
  40192c:	b.ge	401ae0 <ferror@plt+0x500>  // b.tcont
  401930:	cbz	x28, 401a54 <ferror@plt+0x474>
  401934:	ldrb	w9, [x28]
  401938:	cbnz	w9, 401a38 <ferror@plt+0x458>
  40193c:	mov	x28, xzr
  401940:	b	401a54 <ferror@plt+0x474>
  401944:	subs	w9, w22, w8
  401948:	b.eq	401998 <ferror@plt+0x3b8>  // b.none
  40194c:	cmp	w9, #0x1
  401950:	b.eq	4019c0 <ferror@plt+0x3e0>  // b.none
  401954:	cmp	w9, #0x2
  401958:	b.eq	401984 <ferror@plt+0x3a4>  // b.none
  40195c:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401960:	add	x1, x1, #0x493
  401964:	mov	w2, #0x5                   	// #5
  401968:	mov	x0, xzr
  40196c:	bl	401560 <dcgettext@plt>
  401970:	mov	x2, x0
  401974:	mov	w0, #0x1                   	// #1
  401978:	mov	w1, wzr
  40197c:	bl	401310 <error@plt>
  401980:	ldr	w8, [x24, #464]
  401984:	add	w9, w8, #0x1
  401988:	str	w9, [x24, #464]
  40198c:	ldr	x28, [x19, w8, sxtw #3]
  401990:	mov	w8, w9
  401994:	b	4019c0 <ferror@plt+0x3e0>
  401998:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40199c:	add	x1, x1, #0x4a6
  4019a0:	mov	w2, #0x5                   	// #5
  4019a4:	mov	x0, xzr
  4019a8:	bl	401560 <dcgettext@plt>
  4019ac:	mov	x2, x0
  4019b0:	mov	w0, #0x1                   	// #1
  4019b4:	mov	w1, wzr
  4019b8:	bl	401310 <error@plt>
  4019bc:	ldr	w8, [x24, #464]
  4019c0:	add	w9, w8, #0x1
  4019c4:	adrp	x10, 415000 <ferror@plt+0x13a20>
  4019c8:	ldrb	w10, [x10, #490]
  4019cc:	str	w9, [x24, #464]
  4019d0:	ldr	x19, [x19, w8, sxtw #3]
  4019d4:	cmp	w10, #0x1
  4019d8:	b.ne	4019e8 <ferror@plt+0x408>  // b.any
  4019dc:	mov	x0, x19
  4019e0:	bl	401d18 <ferror@plt+0x738>
  4019e4:	mov	x19, x0
  4019e8:	ldr	x1, [sp]
  4019ec:	cbz	x28, 4019f8 <ferror@plt+0x418>
  4019f0:	ldrb	w8, [x28]
  4019f4:	cbnz	w8, 401a08 <ferror@plt+0x428>
  4019f8:	adrp	x8, 415000 <ferror@plt+0x13a20>
  4019fc:	ldr	x1, [x8, #472]
  401a00:	mov	x0, x19
  401a04:	b	401b18 <ferror@plt+0x538>
  401a08:	cbz	x1, 401a1c <ferror@plt+0x43c>
  401a0c:	ldrb	w8, [x1]
  401a10:	cbz	w8, 401a1c <ferror@plt+0x43c>
  401a14:	mov	x0, x28
  401a18:	bl	4013e0 <bindtextdomain@plt>
  401a1c:	ldr	x1, [sp, #8]
  401a20:	cbnz	x1, 401b04 <ferror@plt+0x524>
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	mov	x0, x28
  401a2c:	mov	x1, x19
  401a30:	bl	401560 <dcgettext@plt>
  401a34:	b	401b10 <ferror@plt+0x530>
  401a38:	ldr	x1, [sp]
  401a3c:	cbz	x1, 401a54 <ferror@plt+0x474>
  401a40:	ldrb	w9, [x1]
  401a44:	cbz	w9, 401a54 <ferror@plt+0x474>
  401a48:	mov	x0, x28
  401a4c:	bl	4013e0 <bindtextdomain@plt>
  401a50:	ldr	w8, [x24, #464]
  401a54:	adrp	x20, 415000 <ferror@plt+0x13a20>
  401a58:	add	w9, w8, #0x1
  401a5c:	adrp	x10, 415000 <ferror@plt+0x13a20>
  401a60:	ldrb	w10, [x10, #490]
  401a64:	str	w9, [x24, #464]
  401a68:	ldr	x8, [x19, w8, sxtw #3]
  401a6c:	cmp	w10, #0x1
  401a70:	b.ne	401a80 <ferror@plt+0x4a0>  // b.any
  401a74:	mov	x0, x8
  401a78:	bl	401d18 <ferror@plt+0x738>
  401a7c:	mov	x8, x0
  401a80:	cbz	x28, 401ab0 <ferror@plt+0x4d0>
  401a84:	ldr	x1, [sp, #8]
  401a88:	cbnz	x1, 401aa0 <ferror@plt+0x4c0>
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	mov	x0, x28
  401a94:	mov	x1, x8
  401a98:	bl	401560 <dcgettext@plt>
  401a9c:	b	401aac <ferror@plt+0x4cc>
  401aa0:	mov	x0, x28
  401aa4:	mov	x2, x8
  401aa8:	bl	401f10 <ferror@plt+0x930>
  401aac:	mov	x8, x0
  401ab0:	ldr	x1, [x20, #472]
  401ab4:	mov	x0, x8
  401ab8:	bl	4012f0 <fputs@plt>
  401abc:	ldr	w8, [x24, #464]
  401ac0:	cmp	w8, w22
  401ac4:	b.ge	401ad8 <ferror@plt+0x4f8>  // b.tcont
  401ac8:	ldr	x1, [x20, #472]
  401acc:	mov	w0, #0x20                  	// #32
  401ad0:	bl	401360 <fputc@plt>
  401ad4:	ldr	w8, [x24, #464]
  401ad8:	cmp	w8, w22
  401adc:	b.lt	401a58 <ferror@plt+0x478>  // b.tstop
  401ae0:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401ae4:	ldrb	w8, [x8, #489]
  401ae8:	cmp	w8, #0x1
  401aec:	b.ne	401900 <ferror@plt+0x320>  // b.any
  401af0:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401af4:	ldr	x1, [x8, #472]
  401af8:	mov	w0, #0xa                   	// #10
  401afc:	bl	401360 <fputc@plt>
  401b00:	b	401900 <ferror@plt+0x320>
  401b04:	mov	x0, x28
  401b08:	mov	x2, x19
  401b0c:	bl	401f10 <ferror@plt+0x930>
  401b10:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401b14:	ldr	x1, [x8, #472]
  401b18:	bl	4012f0 <fputs@plt>
  401b1c:	b	401900 <ferror@plt+0x320>
  401b20:	stp	x29, x30, [sp, #-32]!
  401b24:	stp	x20, x19, [sp, #16]
  401b28:	mov	w19, w0
  401b2c:	mov	x29, sp
  401b30:	cbnz	w0, 401ce0 <ferror@plt+0x700>
  401b34:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401b38:	add	x1, x1, #0x508
  401b3c:	mov	w2, #0x5                   	// #5
  401b40:	mov	x0, xzr
  401b44:	bl	401560 <dcgettext@plt>
  401b48:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401b4c:	ldr	x1, [x8, #496]
  401b50:	mov	x2, x1
  401b54:	bl	401570 <printf@plt>
  401b58:	mov	w0, #0xa                   	// #10
  401b5c:	bl	4015b0 <putchar@plt>
  401b60:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401b64:	add	x1, x1, #0x552
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	mov	x0, xzr
  401b70:	bl	401560 <dcgettext@plt>
  401b74:	bl	401570 <printf@plt>
  401b78:	mov	w0, #0xa                   	// #10
  401b7c:	bl	4015b0 <putchar@plt>
  401b80:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401b84:	add	x1, x1, #0x58d
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	mov	x0, xzr
  401b90:	bl	401560 <dcgettext@plt>
  401b94:	bl	401570 <printf@plt>
  401b98:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401b9c:	add	x1, x1, #0x5d7
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	mov	x0, xzr
  401ba8:	bl	401560 <dcgettext@plt>
  401bac:	bl	401570 <printf@plt>
  401bb0:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401bb4:	add	x1, x1, #0x60e
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401560 <dcgettext@plt>
  401bc4:	bl	401570 <printf@plt>
  401bc8:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401bcc:	add	x1, x1, #0x655
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, xzr
  401bd8:	bl	401560 <dcgettext@plt>
  401bdc:	bl	401570 <printf@plt>
  401be0:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401be4:	add	x1, x1, #0x68c
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	bl	401560 <dcgettext@plt>
  401bf4:	bl	401570 <printf@plt>
  401bf8:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401bfc:	add	x1, x1, #0x6c5
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	mov	x0, xzr
  401c08:	bl	401560 <dcgettext@plt>
  401c0c:	bl	401570 <printf@plt>
  401c10:	mov	w0, #0xa                   	// #10
  401c14:	bl	4015b0 <putchar@plt>
  401c18:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401c1c:	add	x1, x1, #0x741
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401560 <dcgettext@plt>
  401c2c:	bl	401570 <printf@plt>
  401c30:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401c34:	add	x1, x1, #0x756
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	bl	401560 <dcgettext@plt>
  401c44:	bl	401570 <printf@plt>
  401c48:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401c4c:	add	x1, x1, #0x78e
  401c50:	mov	w2, #0x5                   	// #5
  401c54:	mov	x0, xzr
  401c58:	bl	401560 <dcgettext@plt>
  401c5c:	bl	401570 <printf@plt>
  401c60:	mov	w0, #0xa                   	// #10
  401c64:	bl	4015b0 <putchar@plt>
  401c68:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401c6c:	add	x1, x1, #0x7d0
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	401560 <dcgettext@plt>
  401c7c:	mov	x20, x0
  401c80:	adrp	x0, 404000 <ferror@plt+0x2a20>
  401c84:	add	x0, x0, #0x9af
  401c88:	bl	4015a0 <getenv@plt>
  401c8c:	adrp	x8, 404000 <ferror@plt+0x2a20>
  401c90:	adrp	x9, 404000 <ferror@plt+0x2a20>
  401c94:	add	x8, x8, #0x9bb
  401c98:	add	x9, x9, #0x339
  401c9c:	cmp	x0, #0x0
  401ca0:	csel	x1, x9, x8, eq  // eq = none
  401ca4:	mov	x0, x20
  401ca8:	bl	401570 <printf@plt>
  401cac:	mov	w0, #0xa                   	// #10
  401cb0:	bl	4015b0 <putchar@plt>
  401cb4:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401cb8:	add	x1, x1, #0x9c7
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401560 <dcgettext@plt>
  401cc8:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401ccc:	adrp	x2, 404000 <ferror@plt+0x2a20>
  401cd0:	add	x1, x1, #0xa04
  401cd4:	add	x2, x2, #0xa2e
  401cd8:	bl	401570 <printf@plt>
  401cdc:	b	401d10 <ferror@plt+0x730>
  401ce0:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401ce4:	ldr	x20, [x8, #448]
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401cec:	add	x1, x1, #0x4e1
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	mov	x0, xzr
  401cf8:	bl	401560 <dcgettext@plt>
  401cfc:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401d00:	ldr	x2, [x8, #496]
  401d04:	mov	x1, x0
  401d08:	mov	x0, x20
  401d0c:	bl	4015c0 <fprintf@plt>
  401d10:	mov	w0, w19
  401d14:	bl	401300 <exit@plt>
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	stp	x20, x19, [sp, #32]
  401d20:	adrp	x19, 404000 <ferror@plt+0x2a20>
  401d24:	stp	x22, x21, [sp, #16]
  401d28:	mov	x20, x0
  401d2c:	add	x19, x19, #0xa42
  401d30:	mov	x22, x0
  401d34:	mov	x29, sp
  401d38:	ldrb	w8, [x22]
  401d3c:	mov	x21, x22
  401d40:	cmp	w8, #0x5c
  401d44:	b.eq	401d54 <ferror@plt+0x774>  // b.none
  401d48:	cbz	w8, 401ef0 <ferror@plt+0x910>
  401d4c:	add	x22, x21, #0x1
  401d50:	b	401d38 <ferror@plt+0x758>
  401d54:	mov	x22, x21
  401d58:	ldrb	w1, [x22, #1]!
  401d5c:	cbz	w1, 401ef0 <ferror@plt+0x910>
  401d60:	mov	w2, #0x12                  	// #18
  401d64:	mov	x0, x19
  401d68:	bl	401540 <memchr@plt>
  401d6c:	cbz	x0, 401d38 <ferror@plt+0x758>
  401d70:	mov	x0, x20
  401d74:	bl	4012e0 <strlen@plt>
  401d78:	bl	402988 <ferror@plt+0x13a8>
  401d7c:	sub	x2, x21, x20
  401d80:	mov	x1, x20
  401d84:	mov	x19, x0
  401d88:	add	x22, x0, x2
  401d8c:	bl	4012c0 <memcpy@plt>
  401d90:	adrp	x8, 404000 <ferror@plt+0x2a20>
  401d94:	adrp	x14, 404000 <ferror@plt+0x2a20>
  401d98:	add	x8, x8, #0x247
  401d9c:	mov	w9, #0xa                   	// #10
  401da0:	mov	w10, #0xd                   	// #13
  401da4:	mov	w11, #0x9                   	// #9
  401da8:	mov	w12, #0xb                   	// #11
  401dac:	mov	w13, #0x5c                  	// #92
  401db0:	add	x14, x14, #0x23c
  401db4:	mov	w15, #0x7                   	// #7
  401db8:	mov	w16, #0x8                   	// #8
  401dbc:	adrp	x17, 415000 <ferror@plt+0x13a20>
  401dc0:	mov	w18, #0xc                   	// #12
  401dc4:	mov	x1, x21
  401dc8:	ldrb	w2, [x1, #1]!
  401dcc:	sub	w0, w2, #0x30
  401dd0:	cmp	w0, #0x8
  401dd4:	b.cc	401e00 <ferror@plt+0x820>  // b.lo, b.ul, b.last
  401dd8:	sub	w0, w2, #0x5c
  401ddc:	cmp	w0, #0xa
  401de0:	b.hi	401e4c <ferror@plt+0x86c>  // b.pmore
  401de4:	adr	x2, 401df4 <ferror@plt+0x814>
  401de8:	ldrb	w3, [x14, x0]
  401dec:	add	x2, x2, x3, lsl #2
  401df0:	br	x2
  401df4:	strb	w13, [x22]
  401df8:	add	x21, x21, #0x2
  401dfc:	b	401edc <ferror@plt+0x8fc>
  401e00:	mov	x1, x21
  401e04:	ldrb	w3, [x1, #2]!
  401e08:	and	w2, w3, #0xf8
  401e0c:	cmp	w2, #0x30
  401e10:	b.ne	401e40 <ferror@plt+0x860>  // b.any
  401e14:	mov	x1, x21
  401e18:	ldrb	w2, [x1, #3]!
  401e1c:	add	w0, w3, w0, lsl #3
  401e20:	sub	w0, w0, #0x30
  401e24:	and	w3, w2, #0xf8
  401e28:	cmp	w3, #0x30
  401e2c:	b.ne	401e40 <ferror@plt+0x860>  // b.any
  401e30:	add	w0, w2, w0, lsl #3
  401e34:	add	x21, x21, #0x4
  401e38:	sub	w0, w0, #0x30
  401e3c:	b	401e44 <ferror@plt+0x864>
  401e40:	mov	x21, x1
  401e44:	strb	w0, [x22]
  401e48:	b	401edc <ferror@plt+0x8fc>
  401e4c:	sub	w0, w2, #0x6e
  401e50:	cmp	w0, #0x8
  401e54:	b.hi	401ec8 <ferror@plt+0x8e8>  // b.pmore
  401e58:	adr	x2, 401e68 <ferror@plt+0x888>
  401e5c:	ldrb	w3, [x8, x0]
  401e60:	add	x2, x2, x3, lsl #2
  401e64:	br	x2
  401e68:	strb	w9, [x22], #1
  401e6c:	add	x21, x21, #0x2
  401e70:	b	401edc <ferror@plt+0x8fc>
  401e74:	strb	w15, [x22], #1
  401e78:	add	x21, x21, #0x2
  401e7c:	b	401edc <ferror@plt+0x8fc>
  401e80:	strb	w16, [x22], #1
  401e84:	add	x21, x21, #0x2
  401e88:	b	401edc <ferror@plt+0x8fc>
  401e8c:	strb	wzr, [x17, #489]
  401e90:	add	x21, x21, #0x2
  401e94:	b	401edc <ferror@plt+0x8fc>
  401e98:	strb	w18, [x22], #1
  401e9c:	add	x21, x21, #0x2
  401ea0:	b	401edc <ferror@plt+0x8fc>
  401ea4:	strb	w10, [x22], #1
  401ea8:	add	x21, x21, #0x2
  401eac:	b	401edc <ferror@plt+0x8fc>
  401eb0:	strb	w11, [x22], #1
  401eb4:	add	x21, x21, #0x2
  401eb8:	b	401edc <ferror@plt+0x8fc>
  401ebc:	strb	w12, [x22], #1
  401ec0:	add	x21, x21, #0x2
  401ec4:	b	401edc <ferror@plt+0x8fc>
  401ec8:	mov	x21, x1
  401ecc:	strb	w13, [x22]
  401ed0:	b	401edc <ferror@plt+0x8fc>
  401ed4:	add	x21, x21, #0x1
  401ed8:	strb	w0, [x22], #1
  401edc:	ldrb	w0, [x21]
  401ee0:	cbz	w0, 401ef8 <ferror@plt+0x918>
  401ee4:	cmp	w0, #0x5c
  401ee8:	b.ne	401ed4 <ferror@plt+0x8f4>  // b.any
  401eec:	b	401dc4 <ferror@plt+0x7e4>
  401ef0:	mov	x19, x20
  401ef4:	b	401efc <ferror@plt+0x91c>
  401ef8:	strb	wzr, [x22]
  401efc:	mov	x0, x19
  401f00:	ldp	x20, x19, [sp, #32]
  401f04:	ldp	x22, x21, [sp, #16]
  401f08:	ldp	x29, x30, [sp], #48
  401f0c:	ret
  401f10:	stp	x29, x30, [sp, #-80]!
  401f14:	stp	x22, x21, [sp, #48]
  401f18:	mov	x21, x0
  401f1c:	mov	x0, x1
  401f20:	str	x25, [sp, #16]
  401f24:	stp	x24, x23, [sp, #32]
  401f28:	stp	x20, x19, [sp, #64]
  401f2c:	mov	x29, sp
  401f30:	mov	x19, x2
  401f34:	mov	x20, x1
  401f38:	bl	4012e0 <strlen@plt>
  401f3c:	mov	x22, x0
  401f40:	add	x25, x0, #0x1
  401f44:	mov	x0, x19
  401f48:	bl	4012e0 <strlen@plt>
  401f4c:	add	x23, x0, #0x1
  401f50:	add	x8, x23, x25
  401f54:	add	x8, x8, #0xf
  401f58:	and	x8, x8, #0xfffffffffffffff0
  401f5c:	mov	x9, sp
  401f60:	sub	x24, x9, x8
  401f64:	mov	sp, x24
  401f68:	mov	x0, x24
  401f6c:	mov	x1, x20
  401f70:	mov	x2, x22
  401f74:	bl	4012c0 <memcpy@plt>
  401f78:	mov	w8, #0x4                   	// #4
  401f7c:	add	x0, x24, x25
  401f80:	mov	x1, x19
  401f84:	mov	x2, x23
  401f88:	strb	w8, [x24, x22]
  401f8c:	bl	4012c0 <memcpy@plt>
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	mov	x0, x21
  401f98:	mov	x1, x24
  401f9c:	bl	401560 <dcgettext@plt>
  401fa0:	cmp	x0, x24
  401fa4:	csel	x0, x19, x0, eq  // eq = none
  401fa8:	mov	sp, x29
  401fac:	ldp	x20, x19, [sp, #64]
  401fb0:	ldp	x22, x21, [sp, #48]
  401fb4:	ldp	x24, x23, [sp, #32]
  401fb8:	ldr	x25, [sp, #16]
  401fbc:	ldp	x29, x30, [sp], #80
  401fc0:	ret
  401fc4:	stp	x29, x30, [sp, #-48]!
  401fc8:	adrp	x8, 415000 <ferror@plt+0x13a20>
  401fcc:	ldr	x0, [x8, #472]
  401fd0:	str	x21, [sp, #16]
  401fd4:	stp	x20, x19, [sp, #32]
  401fd8:	mov	x29, sp
  401fdc:	bl	40217c <ferror@plt+0xb9c>
  401fe0:	mov	w20, w0
  401fe4:	bl	401590 <__errno_location@plt>
  401fe8:	mov	x19, x0
  401fec:	cbz	w20, 402020 <ferror@plt+0xa40>
  401ff0:	ldr	w20, [x19]
  401ff4:	adrp	x1, 404000 <ferror@plt+0x2a20>
  401ff8:	add	x1, x1, #0xa57
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	mov	x0, xzr
  402004:	bl	401560 <dcgettext@plt>
  402008:	adrp	x2, 404000 <ferror@plt+0x2a20>
  40200c:	mov	x3, x0
  402010:	add	x2, x2, #0xa54
  402014:	mov	w0, #0x1                   	// #1
  402018:	mov	w1, w20
  40201c:	bl	401310 <error@plt>
  402020:	str	wzr, [x19]
  402024:	adrp	x21, 415000 <ferror@plt+0x13a20>
  402028:	ldr	x20, [x21, #448]
  40202c:	mov	x0, x20
  402030:	bl	4015e0 <ferror@plt>
  402034:	cbnz	w0, 402070 <ferror@plt+0xa90>
  402038:	mov	x0, x20
  40203c:	bl	401520 <fflush@plt>
  402040:	ldr	x20, [x21, #448]
  402044:	cbnz	w0, 402070 <ferror@plt+0xa90>
  402048:	mov	x0, x20
  40204c:	bl	401380 <fclose@plt>
  402050:	cbz	w0, 402060 <ferror@plt+0xa80>
  402054:	ldr	w8, [x19]
  402058:	cmp	w8, #0x9
  40205c:	b.ne	402078 <ferror@plt+0xa98>  // b.any
  402060:	ldp	x20, x19, [sp, #32]
  402064:	ldr	x21, [sp, #16]
  402068:	ldp	x29, x30, [sp], #48
  40206c:	ret
  402070:	mov	x0, x20
  402074:	bl	401380 <fclose@plt>
  402078:	mov	w0, #0x1                   	// #1
  40207c:	bl	401300 <exit@plt>
  402080:	mov	w1, wzr
  402084:	b	402088 <ferror@plt+0xaa8>
  402088:	stp	x29, x30, [sp, #-48]!
  40208c:	adrp	x8, 415000 <ferror@plt+0x13a20>
  402090:	ldr	x8, [x8, #472]
  402094:	str	x21, [sp, #16]
  402098:	stp	x20, x19, [sp, #32]
  40209c:	mov	x20, x0
  4020a0:	cmp	x8, x0
  4020a4:	mov	w21, w1
  4020a8:	mov	x29, sp
  4020ac:	b.ne	4020cc <ferror@plt+0xaec>  // b.any
  4020b0:	adrp	x8, 415000 <ferror@plt+0x13a20>
  4020b4:	ldrb	w9, [x8, #491]
  4020b8:	tbz	w9, #0, 4020c4 <ferror@plt+0xae4>
  4020bc:	mov	w0, wzr
  4020c0:	b	40213c <ferror@plt+0xb5c>
  4020c4:	mov	w9, #0x1                   	// #1
  4020c8:	strb	w9, [x8, #491]
  4020cc:	bl	401590 <__errno_location@plt>
  4020d0:	mov	x19, x0
  4020d4:	str	wzr, [x0]
  4020d8:	mov	x0, x20
  4020dc:	bl	4015e0 <ferror@plt>
  4020e0:	cbz	w0, 402114 <ferror@plt+0xb34>
  4020e4:	mov	x0, x20
  4020e8:	bl	401520 <fflush@plt>
  4020ec:	cbnz	w0, 402124 <ferror@plt+0xb44>
  4020f0:	mov	x1, x20
  4020f4:	bl	401360 <fputc@plt>
  4020f8:	cmn	w0, #0x1
  4020fc:	b.eq	402124 <ferror@plt+0xb44>  // b.none
  402100:	mov	x0, x20
  402104:	bl	401520 <fflush@plt>
  402108:	cbnz	w0, 402124 <ferror@plt+0xb44>
  40210c:	str	wzr, [x19]
  402110:	b	402124 <ferror@plt+0xb44>
  402114:	tbz	w21, #0, 40214c <ferror@plt+0xb6c>
  402118:	mov	x0, x20
  40211c:	bl	401520 <fflush@plt>
  402120:	cbz	w0, 402160 <ferror@plt+0xb80>
  402124:	ldr	w21, [x19]
  402128:	mov	x0, x20
  40212c:	bl	401380 <fclose@plt>
  402130:	str	w21, [x19]
  402134:	cmp	w21, #0x20
  402138:	csetm	w0, ne  // ne = any
  40213c:	ldp	x20, x19, [sp, #32]
  402140:	ldr	x21, [sp, #16]
  402144:	ldp	x29, x30, [sp], #48
  402148:	ret
  40214c:	mov	x0, x20
  402150:	bl	401380 <fclose@plt>
  402154:	cbz	w0, 40213c <ferror@plt+0xb5c>
  402158:	ldr	w21, [x19]
  40215c:	b	402134 <ferror@plt+0xb54>
  402160:	mov	x0, x20
  402164:	bl	401380 <fclose@plt>
  402168:	cbz	w0, 40213c <ferror@plt+0xb5c>
  40216c:	ldr	w21, [x19]
  402170:	cmp	w21, #0x9
  402174:	b.eq	4020bc <ferror@plt+0xadc>  // b.none
  402178:	b	402134 <ferror@plt+0xb54>
  40217c:	mov	w1, #0x1                   	// #1
  402180:	b	402088 <ferror@plt+0xaa8>
  402184:	stp	x29, x30, [sp, #-32]!
  402188:	stp	x20, x19, [sp, #16]
  40218c:	mov	x29, sp
  402190:	cbz	x0, 402210 <ferror@plt+0xc30>
  402194:	mov	w1, #0x2f                  	// #47
  402198:	mov	x19, x0
  40219c:	bl	401450 <strrchr@plt>
  4021a0:	cmp	x0, #0x0
  4021a4:	csinc	x20, x19, x0, eq  // eq = none
  4021a8:	sub	x8, x20, x19
  4021ac:	cmp	x8, #0x7
  4021b0:	b.lt	4021f4 <ferror@plt+0xc14>  // b.tstop
  4021b4:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4021b8:	sub	x0, x20, #0x7
  4021bc:	add	x1, x1, #0xa9b
  4021c0:	mov	w2, #0x7                   	// #7
  4021c4:	bl	4013d0 <strncmp@plt>
  4021c8:	cbnz	w0, 4021f4 <ferror@plt+0xc14>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4021d0:	add	x1, x1, #0xaa3
  4021d4:	mov	w2, #0x3                   	// #3
  4021d8:	mov	x0, x20
  4021dc:	bl	4013d0 <strncmp@plt>
  4021e0:	mov	x19, x20
  4021e4:	cbnz	w0, 4021f4 <ferror@plt+0xc14>
  4021e8:	add	x19, x20, #0x3
  4021ec:	adrp	x8, 415000 <ferror@plt+0x13a20>
  4021f0:	str	x19, [x8, #480]
  4021f4:	adrp	x8, 415000 <ferror@plt+0x13a20>
  4021f8:	adrp	x9, 415000 <ferror@plt+0x13a20>
  4021fc:	str	x19, [x8, #496]
  402200:	str	x19, [x9, #440]
  402204:	ldp	x20, x19, [sp, #16]
  402208:	ldp	x29, x30, [sp], #32
  40220c:	ret
  402210:	adrp	x8, 415000 <ferror@plt+0x13a20>
  402214:	ldr	x1, [x8, #448]
  402218:	adrp	x0, 404000 <ferror@plt+0x2a20>
  40221c:	add	x0, x0, #0xa63
  402220:	bl	4012f0 <fputs@plt>
  402224:	bl	401470 <abort@plt>
  402228:	stp	x29, x30, [sp, #-48]!
  40222c:	stp	x20, x19, [sp, #32]
  402230:	mov	x19, x0
  402234:	mov	w2, #0x5                   	// #5
  402238:	mov	x0, xzr
  40223c:	mov	x1, x19
  402240:	str	x21, [sp, #16]
  402244:	mov	x29, sp
  402248:	bl	401560 <dcgettext@plt>
  40224c:	cmp	x0, x19
  402250:	b.eq	4022a8 <ferror@plt+0xcc8>  // b.none
  402254:	mov	x1, x19
  402258:	mov	x20, x0
  40225c:	bl	4022bc <ferror@plt+0xcdc>
  402260:	tbz	w0, #0, 40226c <ferror@plt+0xc8c>
  402264:	mov	x19, x20
  402268:	b	4022a8 <ferror@plt+0xcc8>
  40226c:	mov	x0, x20
  402270:	bl	4012e0 <strlen@plt>
  402274:	mov	x21, x0
  402278:	mov	x0, x19
  40227c:	bl	4012e0 <strlen@plt>
  402280:	add	x8, x21, x0
  402284:	add	x0, x8, #0x4
  402288:	bl	402988 <ferror@plt+0x13a8>
  40228c:	adrp	x1, 404000 <ferror@plt+0x2a20>
  402290:	add	x1, x1, #0xaa7
  402294:	mov	x2, x20
  402298:	mov	x3, x19
  40229c:	mov	x21, x0
  4022a0:	bl	401340 <sprintf@plt>
  4022a4:	mov	x19, x21
  4022a8:	mov	x0, x19
  4022ac:	ldp	x20, x19, [sp, #32]
  4022b0:	ldr	x21, [sp, #16]
  4022b4:	ldp	x29, x30, [sp], #48
  4022b8:	ret
  4022bc:	sub	sp, sp, #0xb0
  4022c0:	mov	x8, x1
  4022c4:	stp	x22, x21, [sp, #144]
  4022c8:	mov	x21, x0
  4022cc:	mov	w1, #0x2                   	// #2
  4022d0:	mov	x0, x8
  4022d4:	stp	x29, x30, [sp, #128]
  4022d8:	stp	x20, x19, [sp, #160]
  4022dc:	add	x29, sp, #0x80
  4022e0:	bl	402700 <ferror@plt+0x1120>
  4022e4:	ldrb	w8, [x21]
  4022e8:	mov	x19, x0
  4022ec:	cbz	w8, 4024b4 <ferror@plt+0xed4>
  4022f0:	mov	x0, x21
  4022f4:	mov	x1, x19
  4022f8:	bl	402e50 <ferror@plt+0x1870>
  4022fc:	mov	x20, x0
  402300:	cbz	x0, 4024b8 <ferror@plt+0xed8>
  402304:	bl	401500 <__ctype_get_mb_cur_max@plt>
  402308:	cmp	x0, #0x2
  40230c:	b.cc	40236c <ferror@plt+0xd8c>  // b.lo, b.ul, b.last
  402310:	cmp	x21, x20
  402314:	str	x21, [sp, #80]
  402318:	strb	wzr, [sp, #64]
  40231c:	stur	xzr, [sp, #68]
  402320:	strb	wzr, [sp, #76]
  402324:	b.cs	402390 <ferror@plt+0xdb0>  // b.hs, b.nlast
  402328:	add	x0, sp, #0x40
  40232c:	bl	40371c <ferror@plt+0x213c>
  402330:	ldrb	w8, [sp, #96]
  402334:	ldr	w0, [sp, #100]
  402338:	cbz	w8, 402340 <ferror@plt+0xd60>
  40233c:	cbz	w0, 4024e0 <ferror@plt+0xf00>
  402340:	ldp	x10, x9, [sp, #80]
  402344:	strb	wzr, [sp, #76]
  402348:	add	x9, x10, x9
  40234c:	cmp	x9, x20
  402350:	str	x9, [sp, #80]
  402354:	b.cc	402328 <ferror@plt+0xd48>  // b.lo, b.ul, b.last
  402358:	cbz	w8, 402390 <ferror@plt+0xdb0>
  40235c:	bl	401550 <iswalnum@plt>
  402360:	cmp	w0, #0x0
  402364:	cset	w21, eq  // eq = none
  402368:	b	402394 <ferror@plt+0xdb4>
  40236c:	cmp	x21, x20
  402370:	b.cs	402468 <ferror@plt+0xe88>  // b.hs, b.nlast
  402374:	bl	4014e0 <__ctype_b_loc@plt>
  402378:	ldr	x8, [x0]
  40237c:	ldurb	w9, [x20, #-1]
  402380:	ldrh	w8, [x8, x9, lsl #1]
  402384:	tst	w8, #0x8
  402388:	cset	w21, eq  // eq = none
  40238c:	b	40246c <ferror@plt+0xe8c>
  402390:	mov	w21, #0x1                   	// #1
  402394:	str	x20, [sp, #80]
  402398:	strb	wzr, [sp, #64]
  40239c:	stur	xzr, [sp, #68]
  4023a0:	strb	wzr, [sp, #76]
  4023a4:	str	x19, [sp, #16]
  4023a8:	strb	wzr, [sp]
  4023ac:	stur	xzr, [sp, #4]
  4023b0:	mov	x0, sp
  4023b4:	strb	wzr, [sp, #12]
  4023b8:	bl	40371c <ferror@plt+0x213c>
  4023bc:	ldrb	w8, [sp, #32]
  4023c0:	cbz	w8, 4023cc <ferror@plt+0xdec>
  4023c4:	ldr	w8, [sp, #36]
  4023c8:	cbz	w8, 402404 <ferror@plt+0xe24>
  4023cc:	add	x0, sp, #0x40
  4023d0:	bl	40371c <ferror@plt+0x213c>
  4023d4:	ldrb	w8, [sp, #96]
  4023d8:	cbz	w8, 4023e4 <ferror@plt+0xe04>
  4023dc:	ldr	w8, [sp, #100]
  4023e0:	cbz	w8, 4024e0 <ferror@plt+0xf00>
  4023e4:	ldp	x9, x8, [sp, #80]
  4023e8:	ldp	x11, x10, [sp, #16]
  4023ec:	strb	wzr, [sp, #76]
  4023f0:	add	x8, x9, x8
  4023f4:	add	x9, x11, x10
  4023f8:	str	x8, [sp, #80]
  4023fc:	str	x9, [sp, #16]
  402400:	b	4023b0 <ferror@plt+0xdd0>
  402404:	add	x0, sp, #0x40
  402408:	bl	40371c <ferror@plt+0x213c>
  40240c:	ldrb	w9, [sp, #96]
  402410:	mov	w8, #0x1                   	// #1
  402414:	cbz	w9, 40242c <ferror@plt+0xe4c>
  402418:	ldr	w0, [sp, #100]
  40241c:	cbz	w0, 40242c <ferror@plt+0xe4c>
  402420:	bl	401550 <iswalnum@plt>
  402424:	cmp	w0, #0x0
  402428:	cset	w8, eq  // eq = none
  40242c:	and	w8, w21, w8
  402430:	tbnz	w8, #0, 4024d8 <ferror@plt+0xef8>
  402434:	add	x0, sp, #0x40
  402438:	str	x20, [sp, #80]
  40243c:	strb	wzr, [sp, #64]
  402440:	stur	xzr, [sp, #68]
  402444:	strb	wzr, [sp, #76]
  402448:	bl	40371c <ferror@plt+0x213c>
  40244c:	ldrb	w8, [sp, #96]
  402450:	cbz	w8, 40245c <ferror@plt+0xe7c>
  402454:	ldr	w8, [sp, #100]
  402458:	cbz	w8, 4024b4 <ferror@plt+0xed4>
  40245c:	ldr	x8, [sp, #88]
  402460:	add	x21, x20, x8
  402464:	b	4024ac <ferror@plt+0xecc>
  402468:	mov	w21, #0x1                   	// #1
  40246c:	mov	x0, x19
  402470:	bl	4012e0 <strlen@plt>
  402474:	ldrb	w22, [x20, x0]
  402478:	cbz	x22, 402494 <ferror@plt+0xeb4>
  40247c:	bl	4014e0 <__ctype_b_loc@plt>
  402480:	ldr	x8, [x0]
  402484:	ldrh	w8, [x8, x22, lsl #1]
  402488:	tst	w8, #0x8
  40248c:	cset	w8, eq  // eq = none
  402490:	b	402498 <ferror@plt+0xeb8>
  402494:	mov	w8, #0x1                   	// #1
  402498:	and	w8, w21, w8
  40249c:	tbnz	w8, #0, 4024d8 <ferror@plt+0xef8>
  4024a0:	ldrb	w8, [x20], #1
  4024a4:	cbz	w8, 4024b4 <ferror@plt+0xed4>
  4024a8:	mov	x21, x20
  4024ac:	ldrb	w8, [x21]
  4024b0:	cbnz	w8, 4022f0 <ferror@plt+0xd10>
  4024b4:	mov	w20, wzr
  4024b8:	mov	x0, x19
  4024bc:	bl	4014f0 <free@plt>
  4024c0:	mov	w0, w20
  4024c4:	ldp	x20, x19, [sp, #160]
  4024c8:	ldp	x22, x21, [sp, #144]
  4024cc:	ldp	x29, x30, [sp, #128]
  4024d0:	add	sp, sp, #0xb0
  4024d4:	ret
  4024d8:	mov	w20, #0x1                   	// #1
  4024dc:	b	4024b8 <ferror@plt+0xed8>
  4024e0:	bl	401470 <abort@plt>
  4024e4:	stp	x29, x30, [sp, #-80]!
  4024e8:	stp	x22, x21, [sp, #48]
  4024ec:	mov	x22, x0
  4024f0:	stp	x20, x19, [sp, #64]
  4024f4:	mov	x20, x1
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	mov	x0, xzr
  402500:	mov	x1, x22
  402504:	stp	x26, x25, [sp, #16]
  402508:	stp	x24, x23, [sp, #32]
  40250c:	mov	x29, sp
  402510:	bl	401560 <dcgettext@plt>
  402514:	mov	x19, x0
  402518:	bl	402be4 <ferror@plt+0x1604>
  40251c:	adrp	x1, 404000 <ferror@plt+0x2a20>
  402520:	add	x1, x1, #0xaaf
  402524:	mov	x21, x0
  402528:	bl	402b88 <ferror@plt+0x15a8>
  40252c:	cbz	w0, 4025d4 <ferror@plt+0xff4>
  402530:	adrp	x24, 404000 <ferror@plt+0x2a20>
  402534:	add	x24, x24, #0xaaf
  402538:	mov	x0, x20
  40253c:	mov	x1, x24
  402540:	mov	x2, x21
  402544:	bl	402b4c <ferror@plt+0x156c>
  402548:	mov	x23, x0
  40254c:	mov	x0, x21
  402550:	bl	4012e0 <strlen@plt>
  402554:	mov	x25, x0
  402558:	add	x0, x0, #0xb
  40255c:	bl	402988 <ferror@plt+0x13a8>
  402560:	mov	x1, x21
  402564:	mov	x2, x25
  402568:	mov	x26, x0
  40256c:	bl	4012c0 <memcpy@plt>
  402570:	adrp	x8, 404000 <ferror@plt+0x2a20>
  402574:	add	x8, x8, #0xab5
  402578:	ldr	x8, [x8]
  40257c:	mov	w10, #0x494c                	// #18764
  402580:	add	x9, x26, x25
  402584:	movk	w10, #0x54, lsl #16
  402588:	mov	x0, x20
  40258c:	mov	x1, x24
  402590:	mov	x2, x26
  402594:	stur	w10, [x9, #7]
  402598:	str	x8, [x9]
  40259c:	bl	402b4c <ferror@plt+0x156c>
  4025a0:	mov	x20, x0
  4025a4:	mov	x0, x26
  4025a8:	bl	4014f0 <free@plt>
  4025ac:	cbz	x20, 4025cc <ferror@plt+0xfec>
  4025b0:	mov	w1, #0x3f                  	// #63
  4025b4:	mov	x0, x20
  4025b8:	bl	401510 <strchr@plt>
  4025bc:	cbz	x0, 4025e4 <ferror@plt+0x1004>
  4025c0:	mov	x0, x20
  4025c4:	bl	4014f0 <free@plt>
  4025c8:	mov	x20, xzr
  4025cc:	mov	x21, xzr
  4025d0:	b	4025e8 <ferror@plt+0x1008>
  4025d4:	mov	x21, xzr
  4025d8:	mov	x24, xzr
  4025dc:	mov	x23, x20
  4025e0:	b	4025ec <ferror@plt+0x100c>
  4025e4:	mov	x21, x20
  4025e8:	mov	x24, x23
  4025ec:	cmp	x20, #0x0
  4025f0:	csel	x8, x22, x20, eq  // eq = none
  4025f4:	cmp	x23, #0x0
  4025f8:	mov	x0, x19
  4025fc:	mov	x1, x22
  402600:	csel	x25, x23, x8, ne  // ne = any
  402604:	bl	4014b0 <strcmp@plt>
  402608:	cbz	w0, 402660 <ferror@plt+0x1080>
  40260c:	mov	x0, x19
  402610:	mov	x1, x22
  402614:	bl	4022bc <ferror@plt+0xcdc>
  402618:	tbnz	w0, #0, 402644 <ferror@plt+0x1064>
  40261c:	cbz	x23, 402630 <ferror@plt+0x1050>
  402620:	mov	x0, x19
  402624:	mov	x1, x23
  402628:	bl	4022bc <ferror@plt+0xcdc>
  40262c:	tbnz	w0, #0, 402644 <ferror@plt+0x1064>
  402630:	cbz	x20, 402690 <ferror@plt+0x10b0>
  402634:	mov	x0, x19
  402638:	mov	x1, x20
  40263c:	bl	4022bc <ferror@plt+0xcdc>
  402640:	tbz	w0, #0, 402690 <ferror@plt+0x10b0>
  402644:	cbz	x24, 402650 <ferror@plt+0x1070>
  402648:	mov	x0, x24
  40264c:	bl	4014f0 <free@plt>
  402650:	cbz	x21, 4026e4 <ferror@plt+0x1104>
  402654:	mov	x0, x21
  402658:	bl	4014f0 <free@plt>
  40265c:	b	4026e4 <ferror@plt+0x1104>
  402660:	cbz	x24, 402674 <ferror@plt+0x1094>
  402664:	cmp	x24, x25
  402668:	b.eq	402674 <ferror@plt+0x1094>  // b.none
  40266c:	mov	x0, x24
  402670:	bl	4014f0 <free@plt>
  402674:	cbz	x21, 402688 <ferror@plt+0x10a8>
  402678:	cmp	x21, x25
  40267c:	b.eq	402688 <ferror@plt+0x10a8>  // b.none
  402680:	mov	x0, x21
  402684:	bl	4014f0 <free@plt>
  402688:	mov	x19, x25
  40268c:	b	4026e4 <ferror@plt+0x1104>
  402690:	mov	x0, x19
  402694:	bl	4012e0 <strlen@plt>
  402698:	mov	x20, x0
  40269c:	mov	x0, x25
  4026a0:	bl	4012e0 <strlen@plt>
  4026a4:	add	x8, x20, x0
  4026a8:	add	x0, x8, #0x4
  4026ac:	bl	402988 <ferror@plt+0x13a8>
  4026b0:	adrp	x1, 404000 <ferror@plt+0x2a20>
  4026b4:	add	x1, x1, #0xaa7
  4026b8:	mov	x2, x19
  4026bc:	mov	x3, x25
  4026c0:	mov	x20, x0
  4026c4:	bl	401340 <sprintf@plt>
  4026c8:	cbz	x24, 4026d4 <ferror@plt+0x10f4>
  4026cc:	mov	x0, x24
  4026d0:	bl	4014f0 <free@plt>
  4026d4:	cbz	x21, 4026e0 <ferror@plt+0x1100>
  4026d8:	mov	x0, x21
  4026dc:	bl	4014f0 <free@plt>
  4026e0:	mov	x19, x20
  4026e4:	mov	x0, x19
  4026e8:	ldp	x20, x19, [sp, #64]
  4026ec:	ldp	x22, x21, [sp, #48]
  4026f0:	ldp	x24, x23, [sp, #32]
  4026f4:	ldp	x26, x25, [sp, #16]
  4026f8:	ldp	x29, x30, [sp], #80
  4026fc:	ret
  402700:	sub	sp, sp, #0x80
  402704:	stp	x29, x30, [sp, #80]
  402708:	stp	x22, x21, [sp, #96]
  40270c:	stp	x20, x19, [sp, #112]
  402710:	add	x29, sp, #0x50
  402714:	mov	w20, w1
  402718:	bl	401440 <strdup@plt>
  40271c:	cbz	x0, 402944 <ferror@plt+0x1364>
  402720:	mov	x19, x0
  402724:	bl	401500 <__ctype_get_mb_cur_max@plt>
  402728:	cmp	x0, #0x2
  40272c:	b.cc	4028a4 <ferror@plt+0x12c4>  // b.lo, b.ul, b.last
  402730:	cbz	w20, 4027bc <ferror@plt+0x11dc>
  402734:	mov	x0, x19
  402738:	str	x19, [sp, #32]
  40273c:	bl	4012e0 <strlen@plt>
  402740:	add	x8, x19, x0
  402744:	cmp	x0, #0x1
  402748:	mov	x21, x19
  40274c:	strb	wzr, [sp, #16]
  402750:	stur	xzr, [sp, #20]
  402754:	str	x8, [sp, #8]
  402758:	strb	wzr, [sp, #28]
  40275c:	b.lt	40279c <ferror@plt+0x11bc>  // b.tstop
  402760:	add	x0, sp, #0x8
  402764:	bl	402c20 <ferror@plt+0x1640>
  402768:	ldrb	w8, [sp, #48]
  40276c:	cbz	w8, 402798 <ferror@plt+0x11b8>
  402770:	ldr	w0, [sp, #52]
  402774:	bl	401390 <iswspace@plt>
  402778:	cbz	w0, 402798 <ferror@plt+0x11b8>
  40277c:	ldp	x9, x8, [sp, #32]
  402780:	ldr	x10, [sp, #8]
  402784:	strb	wzr, [sp, #28]
  402788:	add	x8, x9, x8
  40278c:	cmp	x8, x10
  402790:	str	x8, [sp, #32]
  402794:	b.cc	402760 <ferror@plt+0x1180>  // b.lo, b.ul, b.last
  402798:	ldr	x21, [sp, #32]
  40279c:	mov	x0, x21
  4027a0:	bl	4012e0 <strlen@plt>
  4027a4:	add	x2, x0, #0x1
  4027a8:	mov	x0, x19
  4027ac:	mov	x1, x21
  4027b0:	bl	4012d0 <memmove@plt>
  4027b4:	cmp	w20, #0x1
  4027b8:	b.eq	40292c <ferror@plt+0x134c>  // b.none
  4027bc:	mov	x0, x19
  4027c0:	str	x19, [sp, #32]
  4027c4:	bl	4012e0 <strlen@plt>
  4027c8:	add	x8, x19, x0
  4027cc:	cmp	x0, #0x1
  4027d0:	strb	wzr, [sp, #16]
  4027d4:	stur	xzr, [sp, #20]
  4027d8:	str	x8, [sp, #8]
  4027dc:	strb	wzr, [sp, #28]
  4027e0:	b.lt	40292c <ferror@plt+0x134c>  // b.tstop
  4027e4:	mov	w21, wzr
  4027e8:	add	x0, sp, #0x8
  4027ec:	bl	402c20 <ferror@plt+0x1640>
  4027f0:	cmp	w21, #0x1
  4027f4:	b.eq	402818 <ferror@plt+0x1238>  // b.none
  4027f8:	cbnz	w21, 402848 <ferror@plt+0x1268>
  4027fc:	ldrb	w8, [sp, #48]
  402800:	cbz	w8, 402874 <ferror@plt+0x1294>
  402804:	ldr	w0, [sp, #52]
  402808:	bl	401390 <iswspace@plt>
  40280c:	cbz	w0, 402864 <ferror@plt+0x1284>
  402810:	mov	w21, wzr
  402814:	b	402878 <ferror@plt+0x1298>
  402818:	ldrb	w8, [sp, #48]
  40281c:	cbz	w8, 402874 <ferror@plt+0x1294>
  402820:	ldr	w0, [sp, #52]
  402824:	bl	401390 <iswspace@plt>
  402828:	cbz	w0, 402874 <ferror@plt+0x1294>
  40282c:	ldrb	w8, [sp, #48]
  402830:	cbz	w8, 402874 <ferror@plt+0x1294>
  402834:	ldr	w0, [sp, #52]
  402838:	bl	401390 <iswspace@plt>
  40283c:	cbz	w0, 402874 <ferror@plt+0x1294>
  402840:	ldr	x20, [sp, #32]
  402844:	b	40285c <ferror@plt+0x127c>
  402848:	ldrb	w8, [sp, #48]
  40284c:	cbz	w8, 402874 <ferror@plt+0x1294>
  402850:	ldr	w0, [sp, #52]
  402854:	bl	401390 <iswspace@plt>
  402858:	cbz	w0, 402874 <ferror@plt+0x1294>
  40285c:	mov	w21, #0x2                   	// #2
  402860:	b	402878 <ferror@plt+0x1298>
  402864:	ldrb	w8, [sp, #48]
  402868:	cbz	w8, 402874 <ferror@plt+0x1294>
  40286c:	ldr	w0, [sp, #52]
  402870:	bl	401390 <iswspace@plt>
  402874:	mov	w21, #0x1                   	// #1
  402878:	ldp	x9, x8, [sp, #32]
  40287c:	ldr	x10, [sp, #8]
  402880:	strb	wzr, [sp, #28]
  402884:	add	x8, x9, x8
  402888:	cmp	x8, x10
  40288c:	str	x8, [sp, #32]
  402890:	b.cc	4027e8 <ferror@plt+0x1208>  // b.lo, b.ul, b.last
  402894:	cmp	w21, #0x2
  402898:	b.ne	40292c <ferror@plt+0x134c>  // b.any
  40289c:	strb	wzr, [x20]
  4028a0:	b	40292c <ferror@plt+0x134c>
  4028a4:	cbz	w20, 4028f4 <ferror@plt+0x1314>
  4028a8:	ldrb	w22, [x19]
  4028ac:	mov	x21, x19
  4028b0:	cbz	w22, 4028d4 <ferror@plt+0x12f4>
  4028b4:	bl	4014e0 <__ctype_b_loc@plt>
  4028b8:	ldr	x8, [x0]
  4028bc:	mov	x21, x19
  4028c0:	and	x9, x22, #0xff
  4028c4:	ldrh	w9, [x8, x9, lsl #1]
  4028c8:	tbz	w9, #13, 4028d4 <ferror@plt+0x12f4>
  4028cc:	ldrb	w22, [x21, #1]!
  4028d0:	cbnz	w22, 4028c0 <ferror@plt+0x12e0>
  4028d4:	mov	x0, x21
  4028d8:	bl	4012e0 <strlen@plt>
  4028dc:	add	x2, x0, #0x1
  4028e0:	mov	x0, x19
  4028e4:	mov	x1, x21
  4028e8:	bl	4012d0 <memmove@plt>
  4028ec:	cmp	w20, #0x1
  4028f0:	b.eq	40292c <ferror@plt+0x134c>  // b.none
  4028f4:	mov	x0, x19
  4028f8:	bl	4012e0 <strlen@plt>
  4028fc:	add	x8, x19, x0
  402900:	sub	x20, x8, #0x1
  402904:	cmp	x20, x19
  402908:	b.cc	40292c <ferror@plt+0x134c>  // b.lo, b.ul, b.last
  40290c:	bl	4014e0 <__ctype_b_loc@plt>
  402910:	ldr	x8, [x0]
  402914:	ldrb	w9, [x20]
  402918:	ldrh	w8, [x8, x9, lsl #1]
  40291c:	tbz	w8, #13, 40292c <ferror@plt+0x134c>
  402920:	strb	wzr, [x20], #-1
  402924:	cmp	x20, x19
  402928:	b.cs	402910 <ferror@plt+0x1330>  // b.hs, b.nlast
  40292c:	mov	x0, x19
  402930:	ldp	x20, x19, [sp, #112]
  402934:	ldp	x22, x21, [sp, #96]
  402938:	ldp	x29, x30, [sp, #80]
  40293c:	add	sp, sp, #0x80
  402940:	ret
  402944:	bl	402948 <ferror@plt+0x1368>
  402948:	stp	x29, x30, [sp, #-32]!
  40294c:	adrp	x8, 415000 <ferror@plt+0x13a20>
  402950:	str	x19, [sp, #16]
  402954:	ldr	w19, [x8, #432]
  402958:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40295c:	add	x1, x1, #0xac0
  402960:	mov	w2, #0x5                   	// #5
  402964:	mov	x0, xzr
  402968:	mov	x29, sp
  40296c:	bl	401560 <dcgettext@plt>
  402970:	mov	x2, x0
  402974:	mov	w0, w19
  402978:	mov	w1, wzr
  40297c:	bl	401310 <error@plt>
  402980:	mov	w0, #0x1                   	// #1
  402984:	bl	401300 <exit@plt>
  402988:	stp	x29, x30, [sp, #-32]!
  40298c:	str	x19, [sp, #16]
  402990:	mov	x29, sp
  402994:	mov	x19, x0
  402998:	bl	4013b0 <malloc@plt>
  40299c:	cbz	x0, 4029ac <ferror@plt+0x13cc>
  4029a0:	ldr	x19, [sp, #16]
  4029a4:	ldp	x29, x30, [sp], #32
  4029a8:	ret
  4029ac:	mov	x0, x19
  4029b0:	ldr	x19, [sp, #16]
  4029b4:	ldp	x29, x30, [sp], #32
  4029b8:	b	4029bc <ferror@plt+0x13dc>
  4029bc:	stp	x29, x30, [sp, #-16]!
  4029c0:	mov	x29, sp
  4029c4:	cbnz	x0, 4029dc <ferror@plt+0x13fc>
  4029c8:	mov	w0, #0x1                   	// #1
  4029cc:	bl	4013b0 <malloc@plt>
  4029d0:	cbz	x0, 4029dc <ferror@plt+0x13fc>
  4029d4:	ldp	x29, x30, [sp], #16
  4029d8:	ret
  4029dc:	bl	402948 <ferror@plt+0x1368>
  4029e0:	stp	x29, x30, [sp, #-32]!
  4029e4:	umulh	x8, x1, x0
  4029e8:	str	x19, [sp, #16]
  4029ec:	mov	x29, sp
  4029f0:	cbnz	x8, 402a20 <ferror@plt+0x1440>
  4029f4:	mul	x19, x1, x0
  4029f8:	mov	x0, x19
  4029fc:	bl	4013b0 <malloc@plt>
  402a00:	cbz	x0, 402a10 <ferror@plt+0x1430>
  402a04:	ldr	x19, [sp, #16]
  402a08:	ldp	x29, x30, [sp], #32
  402a0c:	ret
  402a10:	mov	x0, x19
  402a14:	ldr	x19, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #32
  402a1c:	b	4029bc <ferror@plt+0x13dc>
  402a20:	bl	402948 <ferror@plt+0x1368>
  402a24:	stp	x29, x30, [sp, #-32]!
  402a28:	str	x19, [sp, #16]
  402a2c:	mov	x29, sp
  402a30:	mov	x19, x0
  402a34:	bl	4013b0 <malloc@plt>
  402a38:	cbnz	x0, 402a44 <ferror@plt+0x1464>
  402a3c:	mov	x0, x19
  402a40:	bl	4029bc <ferror@plt+0x13dc>
  402a44:	mov	x2, x19
  402a48:	ldr	x19, [sp, #16]
  402a4c:	mov	w1, wzr
  402a50:	ldp	x29, x30, [sp], #32
  402a54:	b	401400 <memset@plt>
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	str	x19, [sp, #16]
  402a60:	mov	x29, sp
  402a64:	mov	x19, x0
  402a68:	bl	401410 <calloc@plt>
  402a6c:	cbz	x0, 402a7c <ferror@plt+0x149c>
  402a70:	ldr	x19, [sp, #16]
  402a74:	ldp	x29, x30, [sp], #32
  402a78:	ret
  402a7c:	mov	x0, x19
  402a80:	ldr	x19, [sp, #16]
  402a84:	ldp	x29, x30, [sp], #32
  402a88:	b	4029bc <ferror@plt+0x13dc>
  402a8c:	stp	x29, x30, [sp, #-32]!
  402a90:	str	x19, [sp, #16]
  402a94:	mov	x19, x1
  402a98:	mov	x29, sp
  402a9c:	cbz	x0, 402ab8 <ferror@plt+0x14d8>
  402aa0:	mov	x1, x19
  402aa4:	bl	401430 <realloc@plt>
  402aa8:	cbz	x0, 402ac4 <ferror@plt+0x14e4>
  402aac:	ldr	x19, [sp, #16]
  402ab0:	ldp	x29, x30, [sp], #32
  402ab4:	ret
  402ab8:	mov	x0, x19
  402abc:	bl	4013b0 <malloc@plt>
  402ac0:	cbnz	x0, 402aac <ferror@plt+0x14cc>
  402ac4:	mov	x0, x19
  402ac8:	ldr	x19, [sp, #16]
  402acc:	ldp	x29, x30, [sp], #32
  402ad0:	b	4029bc <ferror@plt+0x13dc>
  402ad4:	stp	x29, x30, [sp, #-32]!
  402ad8:	str	x19, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	bl	403944 <ferror@plt+0x2364>
  402ae4:	mov	w19, w0
  402ae8:	tbz	w0, #31, 402afc <ferror@plt+0x151c>
  402aec:	bl	401590 <__errno_location@plt>
  402af0:	ldr	w8, [x0]
  402af4:	cmp	w8, #0xc
  402af8:	b.eq	402b0c <ferror@plt+0x152c>  // b.none
  402afc:	mov	w0, w19
  402b00:	ldr	x19, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #32
  402b08:	ret
  402b0c:	bl	402948 <ferror@plt+0x1368>
  402b10:	stp	x29, x30, [sp, #-32]!
  402b14:	str	x19, [sp, #16]
  402b18:	mov	x29, sp
  402b1c:	bl	403b68 <ferror@plt+0x2588>
  402b20:	mov	x19, x0
  402b24:	cbnz	x0, 402b38 <ferror@plt+0x1558>
  402b28:	bl	401590 <__errno_location@plt>
  402b2c:	ldr	w8, [x0]
  402b30:	cmp	w8, #0xc
  402b34:	b.eq	402b48 <ferror@plt+0x1568>  // b.none
  402b38:	mov	x0, x19
  402b3c:	ldr	x19, [sp, #16]
  402b40:	ldp	x29, x30, [sp], #32
  402b44:	ret
  402b48:	bl	402948 <ferror@plt+0x1368>
  402b4c:	stp	x29, x30, [sp, #-32]!
  402b50:	str	x19, [sp, #16]
  402b54:	mov	x29, sp
  402b58:	bl	403db4 <ferror@plt+0x27d4>
  402b5c:	mov	x19, x0
  402b60:	cbnz	x0, 402b74 <ferror@plt+0x1594>
  402b64:	bl	401590 <__errno_location@plt>
  402b68:	ldr	w8, [x0]
  402b6c:	cmp	w8, #0xc
  402b70:	b.eq	402b84 <ferror@plt+0x15a4>  // b.none
  402b74:	mov	x0, x19
  402b78:	ldr	x19, [sp, #16]
  402b7c:	ldp	x29, x30, [sp], #32
  402b80:	ret
  402b84:	bl	402948 <ferror@plt+0x1368>
  402b88:	cmp	x0, x1
  402b8c:	b.eq	402bdc <ferror@plt+0x15fc>  // b.none
  402b90:	ldrb	w8, [x0]
  402b94:	ldrb	w9, [x1]
  402b98:	sub	w10, w8, #0x41
  402b9c:	add	w11, w8, #0x20
  402ba0:	sub	w12, w9, #0x41
  402ba4:	cmp	w10, #0x1a
  402ba8:	add	w13, w9, #0x20
  402bac:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402bb0:	cmp	w12, #0x1a
  402bb4:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402bb8:	ands	w8, w8, #0xff
  402bbc:	b.eq	402bd0 <ferror@plt+0x15f0>  // b.none
  402bc0:	add	x0, x0, #0x1
  402bc4:	cmp	w8, w9, uxtb
  402bc8:	add	x1, x1, #0x1
  402bcc:	b.eq	402b90 <ferror@plt+0x15b0>  // b.none
  402bd0:	and	w9, w9, #0xff
  402bd4:	sub	w0, w8, w9
  402bd8:	ret
  402bdc:	mov	w0, wzr
  402be0:	ret
  402be4:	stp	x29, x30, [sp, #-16]!
  402be8:	mov	w0, #0xe                   	// #14
  402bec:	mov	x29, sp
  402bf0:	bl	4013a0 <nl_langinfo@plt>
  402bf4:	adrp	x8, 404000 <ferror@plt+0x2a20>
  402bf8:	add	x8, x8, #0x6c4
  402bfc:	cmp	x0, #0x0
  402c00:	csel	x8, x8, x0, eq  // eq = none
  402c04:	ldrb	w9, [x8]
  402c08:	adrp	x10, 404000 <ferror@plt+0x2a20>
  402c0c:	add	x10, x10, #0xad1
  402c10:	cmp	w9, #0x0
  402c14:	csel	x0, x10, x8, eq  // eq = none
  402c18:	ldp	x29, x30, [sp], #16
  402c1c:	ret
  402c20:	stp	x29, x30, [sp, #-48]!
  402c24:	stp	x22, x21, [sp, #16]
  402c28:	stp	x20, x19, [sp, #32]
  402c2c:	ldrb	w8, [x0, #20]
  402c30:	mov	x29, sp
  402c34:	cbnz	w8, 402d14 <ferror@plt+0x1734>
  402c38:	ldrb	w8, [x0, #8]
  402c3c:	ldr	x21, [x0, #24]
  402c40:	mov	x19, x0
  402c44:	cbz	w8, 402c88 <ferror@plt+0x16a8>
  402c48:	ldr	x8, [x19]
  402c4c:	add	x22, x19, #0x2c
  402c50:	add	x20, x19, #0xc
  402c54:	mov	x0, x22
  402c58:	sub	x2, x8, x21
  402c5c:	mov	x1, x21
  402c60:	mov	x3, x20
  402c64:	bl	403ecc <ferror@plt+0x28ec>
  402c68:	cmn	x0, #0x2
  402c6c:	str	x0, [x19, #32]
  402c70:	b.eq	402cf8 <ferror@plt+0x1718>  // b.none
  402c74:	cbz	x0, 402cc0 <ferror@plt+0x16e0>
  402c78:	cmn	x0, #0x1
  402c7c:	b.ne	402cdc <ferror@plt+0x16fc>  // b.any
  402c80:	mov	w8, #0x1                   	// #1
  402c84:	b	402d04 <ferror@plt+0x1724>
  402c88:	ldrb	w8, [x21]
  402c8c:	adrp	x10, 404000 <ferror@plt+0x2a20>
  402c90:	add	x10, x10, #0xb94
  402c94:	lsr	w9, w8, #3
  402c98:	and	x9, x9, #0x1c
  402c9c:	ldr	w9, [x10, x9]
  402ca0:	lsr	w8, w9, w8
  402ca4:	tbz	w8, #0, 402d24 <ferror@plt+0x1744>
  402ca8:	mov	w8, #0x1                   	// #1
  402cac:	str	x8, [x19, #32]
  402cb0:	ldrb	w9, [x21]
  402cb4:	strb	w8, [x19, #40]
  402cb8:	str	w9, [x19, #44]
  402cbc:	b	402d0c <ferror@plt+0x172c>
  402cc0:	ldr	x8, [x19, #24]
  402cc4:	mov	w9, #0x1                   	// #1
  402cc8:	str	x9, [x19, #32]
  402ccc:	ldrb	w8, [x8]
  402cd0:	cbnz	w8, 402d3c <ferror@plt+0x175c>
  402cd4:	ldr	w8, [x22]
  402cd8:	cbnz	w8, 402d5c <ferror@plt+0x177c>
  402cdc:	mov	w8, #0x1                   	// #1
  402ce0:	mov	x0, x20
  402ce4:	strb	w8, [x19, #40]
  402ce8:	bl	401480 <mbsinit@plt>
  402cec:	cbz	w0, 402d0c <ferror@plt+0x172c>
  402cf0:	strb	wzr, [x19, #8]
  402cf4:	b	402d0c <ferror@plt+0x172c>
  402cf8:	ldr	x8, [x19]
  402cfc:	ldr	x9, [x19, #24]
  402d00:	sub	x8, x8, x9
  402d04:	str	x8, [x19, #32]
  402d08:	strb	wzr, [x19, #40]
  402d0c:	mov	w8, #0x1                   	// #1
  402d10:	strb	w8, [x19, #20]
  402d14:	ldp	x20, x19, [sp, #32]
  402d18:	ldp	x22, x21, [sp, #16]
  402d1c:	ldp	x29, x30, [sp], #48
  402d20:	ret
  402d24:	add	x0, x19, #0xc
  402d28:	bl	401480 <mbsinit@plt>
  402d2c:	cbz	w0, 402d7c <ferror@plt+0x179c>
  402d30:	mov	w8, #0x1                   	// #1
  402d34:	strb	w8, [x19, #8]
  402d38:	b	402c48 <ferror@plt+0x1668>
  402d3c:	adrp	x0, 404000 <ferror@plt+0x2a20>
  402d40:	adrp	x1, 404000 <ferror@plt+0x2a20>
  402d44:	adrp	x3, 404000 <ferror@plt+0x2a20>
  402d48:	add	x0, x0, #0xb27
  402d4c:	add	x1, x1, #0xaee
  402d50:	add	x3, x3, #0xaf9
  402d54:	mov	w2, #0xa9                  	// #169
  402d58:	bl	401580 <__assert_fail@plt>
  402d5c:	adrp	x0, 404000 <ferror@plt+0x2a20>
  402d60:	adrp	x1, 404000 <ferror@plt+0x2a20>
  402d64:	adrp	x3, 404000 <ferror@plt+0x2a20>
  402d68:	add	x0, x0, #0xb3e
  402d6c:	add	x1, x1, #0xaee
  402d70:	add	x3, x3, #0xaf9
  402d74:	mov	w2, #0xaa                  	// #170
  402d78:	bl	401580 <__assert_fail@plt>
  402d7c:	adrp	x0, 404000 <ferror@plt+0x2a20>
  402d80:	adrp	x1, 404000 <ferror@plt+0x2a20>
  402d84:	adrp	x3, 404000 <ferror@plt+0x2a20>
  402d88:	add	x0, x0, #0xad7
  402d8c:	add	x1, x1, #0xaee
  402d90:	add	x3, x3, #0xaf9
  402d94:	mov	w2, #0x8e                  	// #142
  402d98:	bl	401580 <__assert_fail@plt>
  402d9c:	ldr	x8, [x0, #24]
  402da0:	ldr	x9, [x0]
  402da4:	add	x8, x8, x1
  402da8:	add	x9, x9, x1
  402dac:	str	x8, [x0, #24]
  402db0:	str	x9, [x0]
  402db4:	ret
  402db8:	stp	x29, x30, [sp, #-48]!
  402dbc:	stp	x20, x19, [sp, #32]
  402dc0:	ldr	x8, [x1]
  402dc4:	mov	x19, x1
  402dc8:	mov	x20, x0
  402dcc:	str	x21, [sp, #16]
  402dd0:	str	x8, [x0]
  402dd4:	ldrb	w8, [x1, #8]
  402dd8:	mov	x29, sp
  402ddc:	strb	w8, [x0, #8]
  402de0:	cbz	w8, 402df0 <ferror@plt+0x1810>
  402de4:	ldur	x8, [x19, #12]
  402de8:	stur	x8, [x20, #12]
  402dec:	b	402df4 <ferror@plt+0x1814>
  402df0:	stur	xzr, [x20, #12]
  402df4:	ldrb	w8, [x19, #20]
  402df8:	strb	w8, [x20, #20]
  402dfc:	ldr	x1, [x19, #24]
  402e00:	add	x8, x19, #0x30
  402e04:	cmp	x1, x8
  402e08:	b.ne	402e20 <ferror@plt+0x1840>  // b.any
  402e0c:	ldr	x2, [x19, #32]
  402e10:	add	x21, x20, #0x30
  402e14:	mov	x0, x21
  402e18:	bl	4012c0 <memcpy@plt>
  402e1c:	mov	x1, x21
  402e20:	str	x1, [x20, #24]
  402e24:	ldr	x8, [x19, #32]
  402e28:	str	x8, [x20, #32]
  402e2c:	ldrb	w8, [x19, #40]
  402e30:	strb	w8, [x20, #40]
  402e34:	cbz	w8, 402e40 <ferror@plt+0x1860>
  402e38:	ldr	w8, [x19, #44]
  402e3c:	str	w8, [x20, #44]
  402e40:	ldp	x20, x19, [sp, #32]
  402e44:	ldr	x21, [sp, #16]
  402e48:	ldp	x29, x30, [sp], #48
  402e4c:	ret
  402e50:	sub	sp, sp, #0x1a0
  402e54:	stp	x29, x30, [sp, #320]
  402e58:	stp	x28, x27, [sp, #336]
  402e5c:	stp	x26, x25, [sp, #352]
  402e60:	stp	x24, x23, [sp, #368]
  402e64:	stp	x22, x21, [sp, #384]
  402e68:	stp	x20, x19, [sp, #400]
  402e6c:	add	x29, sp, #0x140
  402e70:	mov	x20, x1
  402e74:	mov	x19, x0
  402e78:	bl	401500 <__ctype_get_mb_cur_max@plt>
  402e7c:	cmp	x0, #0x2
  402e80:	b.cc	403128 <ferror@plt+0x1b48>  // b.lo, b.ul, b.last
  402e84:	add	x21, sp, #0x80
  402e88:	sub	x0, x29, #0x40
  402e8c:	stur	x20, [x29, #-48]
  402e90:	sturb	wzr, [x29, #-64]
  402e94:	stur	xzr, [x21, #132]
  402e98:	sturb	wzr, [x29, #-52]
  402e9c:	bl	40371c <ferror@plt+0x213c>
  402ea0:	ldurb	w8, [x29, #-32]
  402ea4:	cbz	w8, 402eb0 <ferror@plt+0x18d0>
  402ea8:	ldur	w8, [x29, #-28]
  402eac:	cbz	w8, 403208 <ferror@plt+0x1c28>
  402eb0:	add	x0, sp, #0x80
  402eb4:	stur	x20, [x29, #-112]
  402eb8:	sturb	wzr, [x29, #-128]
  402ebc:	stur	xzr, [x21, #68]
  402ec0:	sturb	wzr, [x29, #-116]
  402ec4:	str	x19, [sp, #144]
  402ec8:	strb	wzr, [sp, #128]
  402ecc:	stur	xzr, [x21, #4]
  402ed0:	strb	wzr, [sp, #140]
  402ed4:	bl	40371c <ferror@plt+0x213c>
  402ed8:	ldrb	w8, [sp, #160]
  402edc:	cbz	w8, 402eec <ferror@plt+0x190c>
  402ee0:	ldr	w9, [sp, #164]
  402ee4:	mov	x8, xzr
  402ee8:	cbz	w9, 403204 <ferror@plt+0x1c24>
  402eec:	mov	x26, xzr
  402ef0:	mov	x27, xzr
  402ef4:	mov	x24, xzr
  402ef8:	mov	w25, #0x1                   	// #1
  402efc:	add	x8, x24, x24, lsl #2
  402f00:	mov	x21, x27
  402f04:	cmp	x27, x8
  402f08:	b.cc	402f8c <ferror@plt+0x19ac>  // b.lo, b.ul, b.last
  402f0c:	tbz	w25, #0, 402f8c <ferror@plt+0x19ac>
  402f10:	cmp	x24, #0xa
  402f14:	b.cc	402f8c <ferror@plt+0x19ac>  // b.lo, b.ul, b.last
  402f18:	cmp	x21, x26
  402f1c:	b.eq	402f54 <ferror@plt+0x1974>  // b.none
  402f20:	sub	x22, x26, x21
  402f24:	sub	x0, x29, #0x80
  402f28:	bl	40371c <ferror@plt+0x213c>
  402f2c:	ldurb	w8, [x29, #-96]
  402f30:	cbz	w8, 402f3c <ferror@plt+0x195c>
  402f34:	ldur	w8, [x29, #-92]
  402f38:	cbz	w8, 402f54 <ferror@plt+0x1974>
  402f3c:	ldp	x9, x8, [x29, #-112]
  402f40:	adds	x22, x22, #0x1
  402f44:	sturb	wzr, [x29, #-116]
  402f48:	add	x8, x9, x8
  402f4c:	stur	x8, [x29, #-112]
  402f50:	b.cc	402f24 <ferror@plt+0x1944>  // b.lo, b.ul, b.last
  402f54:	sub	x0, x29, #0x80
  402f58:	bl	40371c <ferror@plt+0x213c>
  402f5c:	ldurb	w8, [x29, #-96]
  402f60:	cbz	w8, 402f88 <ferror@plt+0x19a8>
  402f64:	ldur	w8, [x29, #-92]
  402f68:	mov	x26, x21
  402f6c:	cbnz	w8, 402f8c <ferror@plt+0x19ac>
  402f70:	add	x2, sp, #0x40
  402f74:	mov	x0, x19
  402f78:	mov	x1, x20
  402f7c:	bl	403240 <ferror@plt+0x1c60>
  402f80:	tbnz	w0, #0, 403234 <ferror@plt+0x1c54>
  402f84:	mov	w25, wzr
  402f88:	mov	x26, x21
  402f8c:	ldrb	w8, [sp, #160]
  402f90:	add	x27, x21, #0x1
  402f94:	cbz	w8, 402fb4 <ferror@plt+0x19d4>
  402f98:	ldurb	w8, [x29, #-32]
  402f9c:	cbz	w8, 402fb4 <ferror@plt+0x19d4>
  402fa0:	ldr	w8, [sp, #164]
  402fa4:	ldur	w9, [x29, #-28]
  402fa8:	cmp	w8, w9
  402fac:	b.ne	402fd4 <ferror@plt+0x19f4>  // b.any
  402fb0:	b	403004 <ferror@plt+0x1a24>
  402fb4:	ldr	x2, [sp, #152]
  402fb8:	ldur	x8, [x29, #-40]
  402fbc:	cmp	x2, x8
  402fc0:	b.ne	402fd4 <ferror@plt+0x19f4>  // b.any
  402fc4:	ldr	x0, [sp, #144]
  402fc8:	ldur	x1, [x29, #-48]
  402fcc:	bl	401420 <bcmp@plt>
  402fd0:	cbz	w0, 403004 <ferror@plt+0x1a24>
  402fd4:	ldp	x9, x8, [sp, #144]
  402fd8:	add	x0, sp, #0x80
  402fdc:	add	x24, x24, #0x1
  402fe0:	strb	wzr, [sp, #140]
  402fe4:	add	x8, x9, x8
  402fe8:	str	x8, [sp, #144]
  402fec:	bl	40371c <ferror@plt+0x213c>
  402ff0:	ldrb	w8, [sp, #160]
  402ff4:	cbz	w8, 402efc <ferror@plt+0x191c>
  402ff8:	ldr	w8, [sp, #164]
  402ffc:	cbnz	w8, 402efc <ferror@plt+0x191c>
  403000:	b	403200 <ferror@plt+0x1c20>
  403004:	ldp	q0, q1, [sp, #144]
  403008:	ldr	q2, [sp, #128]
  40300c:	mov	x0, sp
  403010:	str	x20, [sp, #16]
  403014:	stp	q0, q1, [sp, #80]
  403018:	ldp	x9, x8, [sp, #80]
  40301c:	ldr	q0, [sp, #176]
  403020:	strb	wzr, [sp]
  403024:	stur	xzr, [sp, #4]
  403028:	add	x8, x9, x8
  40302c:	str	q2, [sp, #64]
  403030:	str	q0, [sp, #112]
  403034:	strb	wzr, [sp, #76]
  403038:	str	x8, [sp, #80]
  40303c:	strb	wzr, [sp, #12]
  403040:	bl	40371c <ferror@plt+0x213c>
  403044:	ldrb	w8, [sp, #32]
  403048:	cbz	w8, 403054 <ferror@plt+0x1a74>
  40304c:	ldr	w8, [sp, #36]
  403050:	cbz	w8, 40323c <ferror@plt+0x1c5c>
  403054:	ldp	x9, x8, [sp, #16]
  403058:	mov	x0, sp
  40305c:	strb	wzr, [sp, #12]
  403060:	add	x8, x9, x8
  403064:	str	x8, [sp, #16]
  403068:	bl	40371c <ferror@plt+0x213c>
  40306c:	ldrb	w8, [sp, #32]
  403070:	cbz	w8, 40307c <ferror@plt+0x1a9c>
  403074:	ldr	w8, [sp, #36]
  403078:	cbz	w8, 403120 <ferror@plt+0x1b40>
  40307c:	add	x27, x21, #0x2
  403080:	add	x0, sp, #0x40
  403084:	bl	40371c <ferror@plt+0x213c>
  403088:	ldrb	w9, [sp, #96]
  40308c:	ldr	w8, [sp, #100]
  403090:	cbz	w9, 403098 <ferror@plt+0x1ab8>
  403094:	cbz	w8, 403200 <ferror@plt+0x1c20>
  403098:	ldrb	w10, [sp, #32]
  40309c:	cbz	w10, 4030bc <ferror@plt+0x1adc>
  4030a0:	cbz	w9, 4030bc <ferror@plt+0x1adc>
  4030a4:	ldr	w9, [sp, #36]
  4030a8:	cmp	w8, w9
  4030ac:	b.ne	402fd4 <ferror@plt+0x19f4>  // b.any
  4030b0:	ldp	x22, x8, [sp, #80]
  4030b4:	ldp	x23, x21, [sp, #16]
  4030b8:	b	4030ec <ferror@plt+0x1b0c>
  4030bc:	ldr	x21, [sp, #88]
  4030c0:	ldr	x8, [sp, #24]
  4030c4:	cmp	x21, x8
  4030c8:	b.ne	402fd4 <ferror@plt+0x19f4>  // b.any
  4030cc:	ldr	x22, [sp, #80]
  4030d0:	ldr	x23, [sp, #16]
  4030d4:	mov	x2, x21
  4030d8:	mov	x0, x22
  4030dc:	mov	x1, x23
  4030e0:	bl	401420 <bcmp@plt>
  4030e4:	cbnz	w0, 402fd4 <ferror@plt+0x19f4>
  4030e8:	mov	x8, x21
  4030ec:	add	x8, x22, x8
  4030f0:	add	x9, x23, x21
  4030f4:	mov	x0, sp
  4030f8:	strb	wzr, [sp, #76]
  4030fc:	str	x8, [sp, #80]
  403100:	str	x9, [sp, #16]
  403104:	strb	wzr, [sp, #12]
  403108:	bl	40371c <ferror@plt+0x213c>
  40310c:	ldrb	w8, [sp, #32]
  403110:	add	x27, x27, #0x1
  403114:	cbz	w8, 403080 <ferror@plt+0x1aa0>
  403118:	ldr	w8, [sp, #36]
  40311c:	cbnz	w8, 403080 <ferror@plt+0x1aa0>
  403120:	ldr	x8, [sp, #144]
  403124:	b	403204 <ferror@plt+0x1c24>
  403128:	ldrb	w22, [x20]
  40312c:	cbz	w22, 403208 <ferror@plt+0x1c28>
  403130:	ldrb	w27, [x19]
  403134:	cbz	w27, 4031f8 <ferror@plt+0x1c18>
  403138:	mov	x25, xzr
  40313c:	mov	x23, xzr
  403140:	mov	x24, xzr
  403144:	mov	w26, #0x1                   	// #1
  403148:	mov	x21, x20
  40314c:	add	x8, x24, x24, lsl #2
  403150:	cmp	x23, x8
  403154:	b.cc	4031b0 <ferror@plt+0x1bd0>  // b.lo, b.ul, b.last
  403158:	tbz	w26, #0, 4031b0 <ferror@plt+0x1bd0>
  40315c:	cmp	x24, #0xa
  403160:	b.cc	4031b0 <ferror@plt+0x1bd0>  // b.lo, b.ul, b.last
  403164:	cbz	x21, 403184 <ferror@plt+0x1ba4>
  403168:	sub	x1, x23, x25
  40316c:	mov	x0, x21
  403170:	bl	401320 <strnlen@plt>
  403174:	add	x21, x21, x0
  403178:	ldrb	w8, [x21]
  40317c:	mov	x25, x23
  403180:	cbnz	w8, 4031b0 <ferror@plt+0x1bd0>
  403184:	mov	x0, x20
  403188:	bl	4012e0 <strlen@plt>
  40318c:	mov	x2, x0
  403190:	sub	x3, x29, #0x40
  403194:	mov	x0, x19
  403198:	mov	x1, x20
  40319c:	bl	4035e0 <ferror@plt+0x2000>
  4031a0:	tbnz	w0, #0, 40322c <ferror@plt+0x1c4c>
  4031a4:	ldrb	w27, [x19]
  4031a8:	mov	w26, wzr
  4031ac:	mov	x21, xzr
  4031b0:	cmp	w22, w27, uxtb
  4031b4:	b.ne	4031e0 <ferror@plt+0x1c00>  // b.any
  4031b8:	mov	w8, #0x1                   	// #1
  4031bc:	ldrb	w9, [x20, x8]
  4031c0:	cbz	w9, 403208 <ferror@plt+0x1c28>
  4031c4:	ldrb	w10, [x19, x8]
  4031c8:	cbz	w10, 4031f8 <ferror@plt+0x1c18>
  4031cc:	cmp	w10, w9
  4031d0:	add	x8, x8, #0x1
  4031d4:	b.eq	4031bc <ferror@plt+0x1bdc>  // b.none
  4031d8:	add	x23, x23, x8
  4031dc:	b	4031e4 <ferror@plt+0x1c04>
  4031e0:	add	x23, x23, #0x1
  4031e4:	ldrb	w27, [x19, #1]!
  4031e8:	mov	x0, xzr
  4031ec:	add	x24, x24, #0x1
  4031f0:	cbnz	w27, 40314c <ferror@plt+0x1b6c>
  4031f4:	b	40320c <ferror@plt+0x1c2c>
  4031f8:	mov	x0, xzr
  4031fc:	b	40320c <ferror@plt+0x1c2c>
  403200:	mov	x8, xzr
  403204:	mov	x19, x8
  403208:	mov	x0, x19
  40320c:	ldp	x20, x19, [sp, #400]
  403210:	ldp	x22, x21, [sp, #384]
  403214:	ldp	x24, x23, [sp, #368]
  403218:	ldp	x26, x25, [sp, #352]
  40321c:	ldp	x28, x27, [sp, #336]
  403220:	ldp	x29, x30, [sp, #320]
  403224:	add	sp, sp, #0x1a0
  403228:	ret
  40322c:	ldur	x0, [x29, #-64]
  403230:	b	40320c <ferror@plt+0x1c2c>
  403234:	ldr	x8, [sp, #64]
  403238:	b	403204 <ferror@plt+0x1c24>
  40323c:	bl	401470 <abort@plt>
  403240:	stp	x29, x30, [sp, #-96]!
  403244:	stp	x28, x27, [sp, #16]
  403248:	stp	x26, x25, [sp, #32]
  40324c:	stp	x24, x23, [sp, #48]
  403250:	stp	x22, x21, [sp, #64]
  403254:	stp	x20, x19, [sp, #80]
  403258:	mov	x29, sp
  40325c:	sub	sp, sp, #0x90
  403260:	mov	x19, x0
  403264:	mov	x0, x1
  403268:	mov	x22, x2
  40326c:	mov	x23, x1
  403270:	bl	4040c8 <ferror@plt+0x2ae8>
  403274:	mov	x8, #0x9249                	// #37449
  403278:	movk	x8, #0x4924, lsl #16
  40327c:	movk	x8, #0x2492, lsl #32
  403280:	movk	x8, #0x249, lsl #48
  403284:	cmp	x0, x8
  403288:	b.hi	4035a0 <ferror@plt+0x1fc0>  // b.pmore
  40328c:	mov	w8, #0x38                  	// #56
  403290:	mov	x20, x0
  403294:	mul	x0, x0, x8
  403298:	cmp	x0, #0xfa0
  40329c:	b.hi	403594 <ferror@plt+0x1fb4>  // b.pmore
  4032a0:	add	x9, x0, #0x2e
  4032a4:	mov	x8, sp
  4032a8:	and	x9, x9, #0xfffffffffffffff0
  4032ac:	sub	x8, x8, x9
  4032b0:	mov	sp, x8
  4032b4:	add	x8, x8, #0x1f
  4032b8:	and	x21, x8, #0xffffffffffffffe0
  4032bc:	cbz	x21, 4035a0 <ferror@plt+0x1fc0>
  4032c0:	mov	w8, #0x30                  	// #48
  4032c4:	sub	x0, x29, #0x40
  4032c8:	stur	x19, [x29, #-144]
  4032cc:	stur	x23, [x29, #-48]
  4032d0:	sturb	wzr, [x29, #-64]
  4032d4:	stur	xzr, [x29, #-60]
  4032d8:	madd	x25, x20, x8, x21
  4032dc:	sturb	wzr, [x29, #-52]
  4032e0:	sub	x19, x29, #0x40
  4032e4:	bl	40371c <ferror@plt+0x213c>
  4032e8:	ldurb	w8, [x29, #-32]
  4032ec:	cbz	w8, 4032f8 <ferror@plt+0x1d18>
  4032f0:	ldur	w8, [x29, #-28]
  4032f4:	cbz	w8, 40336c <ferror@plt+0x1d8c>
  4032f8:	add	x23, x19, #0x28
  4032fc:	add	x24, x21, #0x18
  403300:	ldur	x8, [x29, #-48]
  403304:	cmp	x8, x23
  403308:	b.ne	403320 <ferror@plt+0x1d40>  // b.any
  40330c:	ldur	x2, [x29, #-40]
  403310:	mov	x0, x24
  403314:	mov	x1, x23
  403318:	bl	4012c0 <memcpy@plt>
  40331c:	mov	x8, x24
  403320:	stur	x8, [x24, #-24]
  403324:	ldur	x8, [x29, #-40]
  403328:	stur	x8, [x24, #-16]
  40332c:	ldurb	w8, [x29, #-32]
  403330:	sturb	w8, [x24, #-8]
  403334:	cbz	w8, 403340 <ferror@plt+0x1d60>
  403338:	ldur	w8, [x29, #-28]
  40333c:	stur	w8, [x24, #-4]
  403340:	ldp	x9, x8, [x29, #-48]
  403344:	sub	x0, x29, #0x40
  403348:	sturb	wzr, [x29, #-52]
  40334c:	add	x8, x9, x8
  403350:	stur	x8, [x29, #-48]
  403354:	bl	40371c <ferror@plt+0x213c>
  403358:	ldurb	w9, [x29, #-32]
  40335c:	ldur	w8, [x29, #-28]
  403360:	add	x24, x24, #0x30
  403364:	cbz	w9, 403300 <ferror@plt+0x1d20>
  403368:	cbnz	w8, 403300 <ferror@plt+0x1d20>
  40336c:	mov	w8, #0x30                  	// #48
  403370:	mov	w9, #0x1                   	// #1
  403374:	madd	x8, x20, x8, x21
  403378:	cmp	x20, #0x3
  40337c:	stur	x22, [x29, #-136]
  403380:	str	x9, [x8, #8]
  403384:	b.cc	40342c <ferror@plt+0x1e4c>  // b.lo, b.ul, b.last
  403388:	mov	x23, xzr
  40338c:	mov	w24, #0x2                   	// #2
  403390:	mov	w26, #0x30                  	// #48
  403394:	madd	x8, x24, x26, x21
  403398:	ldurb	w27, [x8, #-32]
  40339c:	sub	x28, x8, #0x30
  4033a0:	sub	x19, x8, #0x1c
  4033a4:	sub	x22, x8, #0x28
  4033a8:	cbz	w27, 4033d0 <ferror@plt+0x1df0>
  4033ac:	madd	x8, x23, x26, x21
  4033b0:	ldrb	w8, [x8, #16]
  4033b4:	cbz	w8, 4033d0 <ferror@plt+0x1df0>
  4033b8:	madd	x9, x23, x26, x21
  4033bc:	ldr	w8, [x19]
  4033c0:	ldr	w9, [x9, #20]
  4033c4:	cmp	w8, w9
  4033c8:	b.ne	4033f8 <ferror@plt+0x1e18>  // b.any
  4033cc:	b	403414 <ferror@plt+0x1e34>
  4033d0:	madd	x8, x23, x26, x21
  4033d4:	ldr	x2, [x22]
  4033d8:	ldr	x8, [x8, #8]
  4033dc:	cmp	x2, x8
  4033e0:	b.ne	4033f8 <ferror@plt+0x1e18>  // b.any
  4033e4:	mul	x8, x23, x26
  4033e8:	ldr	x0, [x28]
  4033ec:	ldr	x1, [x21, x8]
  4033f0:	bl	401420 <bcmp@plt>
  4033f4:	cbz	w0, 403414 <ferror@plt+0x1e34>
  4033f8:	cbz	x23, 40340c <ferror@plt+0x1e2c>
  4033fc:	ldr	x8, [x25, x23, lsl #3]
  403400:	sub	x23, x23, x8
  403404:	cbnz	w27, 4033ac <ferror@plt+0x1dcc>
  403408:	b	4033d0 <ferror@plt+0x1df0>
  40340c:	mov	x8, x24
  403410:	b	40341c <ferror@plt+0x1e3c>
  403414:	add	x23, x23, #0x1
  403418:	sub	x8, x24, x23
  40341c:	str	x8, [x25, x24, lsl #3]
  403420:	add	x24, x24, #0x1
  403424:	cmp	x24, x20
  403428:	b.ne	403394 <ferror@plt+0x1db4>  // b.any
  40342c:	ldp	x8, x27, [x29, #-144]
  403430:	sub	x0, x29, #0x80
  403434:	str	xzr, [x27]
  403438:	stur	x8, [x29, #-48]
  40343c:	sturb	wzr, [x29, #-64]
  403440:	stur	xzr, [x29, #-60]
  403444:	sturb	wzr, [x29, #-52]
  403448:	stur	x8, [x29, #-112]
  40344c:	sturb	wzr, [x29, #-128]
  403450:	stur	xzr, [x29, #-124]
  403454:	sturb	wzr, [x29, #-116]
  403458:	bl	40371c <ferror@plt+0x213c>
  40345c:	ldurb	w10, [x29, #-96]
  403460:	ldur	w8, [x29, #-92]
  403464:	cmp	w10, #0x0
  403468:	cset	w9, ne  // ne = any
  40346c:	cbz	w10, 403474 <ferror@plt+0x1e94>
  403470:	cbz	w8, 4035b0 <ferror@plt+0x1fd0>
  403474:	mov	x26, xzr
  403478:	mov	w24, #0x30                  	// #48
  40347c:	madd	x10, x26, x24, x21
  403480:	ldrb	w10, [x10, #16]
  403484:	cbz	w10, 4034a4 <ferror@plt+0x1ec4>
  403488:	tbz	w9, #0, 4034a4 <ferror@plt+0x1ec4>
  40348c:	madd	x9, x26, x24, x21
  403490:	ldr	w9, [x9, #20]
  403494:	cmp	w9, w8
  403498:	b.ne	4034d4 <ferror@plt+0x1ef4>  // b.any
  40349c:	ldp	x23, x22, [x29, #-112]
  4034a0:	b	403518 <ferror@plt+0x1f38>
  4034a4:	madd	x8, x26, x24, x21
  4034a8:	ldr	x22, [x8, #8]
  4034ac:	ldur	x8, [x29, #-104]
  4034b0:	cmp	x22, x8
  4034b4:	b.ne	4034d4 <ferror@plt+0x1ef4>  // b.any
  4034b8:	mul	x8, x26, x24
  4034bc:	ldur	x23, [x29, #-112]
  4034c0:	ldr	x0, [x21, x8]
  4034c4:	mov	x2, x22
  4034c8:	mov	x1, x23
  4034cc:	bl	401420 <bcmp@plt>
  4034d0:	cbz	w0, 403518 <ferror@plt+0x1f38>
  4034d4:	cbz	x26, 403534 <ferror@plt+0x1f54>
  4034d8:	ldr	x19, [x25, x26, lsl #3]
  4034dc:	sub	x26, x26, x19
  4034e0:	cbz	x19, 403570 <ferror@plt+0x1f90>
  4034e4:	sub	x0, x29, #0x40
  4034e8:	bl	40371c <ferror@plt+0x213c>
  4034ec:	ldurb	w8, [x29, #-32]
  4034f0:	cbz	w8, 4034fc <ferror@plt+0x1f1c>
  4034f4:	ldur	w8, [x29, #-28]
  4034f8:	cbz	w8, 4035dc <ferror@plt+0x1ffc>
  4034fc:	ldp	x9, x8, [x29, #-48]
  403500:	subs	x19, x19, #0x1
  403504:	sturb	wzr, [x29, #-52]
  403508:	add	x8, x9, x8
  40350c:	stur	x8, [x29, #-48]
  403510:	b.ne	4034e4 <ferror@plt+0x1f04>  // b.any
  403514:	b	403570 <ferror@plt+0x1f90>
  403518:	add	x26, x26, #0x1
  40351c:	add	x8, x23, x22
  403520:	cmp	x26, x20
  403524:	stur	x8, [x29, #-112]
  403528:	sturb	wzr, [x29, #-116]
  40352c:	b.ne	403570 <ferror@plt+0x1f90>  // b.any
  403530:	b	4035a8 <ferror@plt+0x1fc8>
  403534:	sub	x0, x29, #0x40
  403538:	bl	40371c <ferror@plt+0x213c>
  40353c:	ldurb	w8, [x29, #-32]
  403540:	cbz	w8, 40354c <ferror@plt+0x1f6c>
  403544:	ldur	w8, [x29, #-28]
  403548:	cbz	w8, 4035dc <ferror@plt+0x1ffc>
  40354c:	ldp	x9, x8, [x29, #-48]
  403550:	ldp	x11, x10, [x29, #-112]
  403554:	mov	x26, xzr
  403558:	sturb	wzr, [x29, #-52]
  40355c:	add	x8, x9, x8
  403560:	add	x9, x11, x10
  403564:	stur	x8, [x29, #-48]
  403568:	stur	x9, [x29, #-112]
  40356c:	sturb	wzr, [x29, #-116]
  403570:	sub	x0, x29, #0x80
  403574:	bl	40371c <ferror@plt+0x213c>
  403578:	ldurb	w10, [x29, #-96]
  40357c:	ldur	w8, [x29, #-92]
  403580:	cmp	w10, #0x0
  403584:	cset	w9, ne  // ne = any
  403588:	cbz	w10, 40347c <ferror@plt+0x1e9c>
  40358c:	cbnz	w8, 40347c <ferror@plt+0x1e9c>
  403590:	b	4035b0 <ferror@plt+0x1fd0>
  403594:	bl	403f94 <ferror@plt+0x29b4>
  403598:	mov	x21, x0
  40359c:	cbnz	x21, 4032c0 <ferror@plt+0x1ce0>
  4035a0:	mov	w0, wzr
  4035a4:	b	4035bc <ferror@plt+0x1fdc>
  4035a8:	ldur	x8, [x29, #-48]
  4035ac:	str	x8, [x27]
  4035b0:	mov	x0, x21
  4035b4:	bl	403fd8 <ferror@plt+0x29f8>
  4035b8:	mov	w0, #0x1                   	// #1
  4035bc:	mov	sp, x29
  4035c0:	ldp	x20, x19, [sp, #80]
  4035c4:	ldp	x22, x21, [sp, #64]
  4035c8:	ldp	x24, x23, [sp, #48]
  4035cc:	ldp	x26, x25, [sp, #32]
  4035d0:	ldp	x28, x27, [sp, #16]
  4035d4:	ldp	x29, x30, [sp], #96
  4035d8:	ret
  4035dc:	bl	401470 <abort@plt>
  4035e0:	stp	x29, x30, [sp, #-48]!
  4035e4:	lsr	x8, x2, #60
  4035e8:	stp	x22, x21, [sp, #16]
  4035ec:	stp	x20, x19, [sp, #32]
  4035f0:	mov	x29, sp
  4035f4:	cbz	x8, 403600 <ferror@plt+0x2020>
  4035f8:	mov	w0, wzr
  4035fc:	b	403708 <ferror@plt+0x2128>
  403600:	mov	x19, x3
  403604:	mov	x20, x2
  403608:	mov	x21, x1
  40360c:	mov	x22, x0
  403610:	cmp	x2, #0x1f4
  403614:	lsl	x0, x2, #3
  403618:	b.hi	403640 <ferror@plt+0x2060>  // b.pmore
  40361c:	add	x9, x0, #0x2e
  403620:	mov	x8, sp
  403624:	and	x9, x9, #0xfffffffffffffff0
  403628:	sub	x8, x8, x9
  40362c:	mov	sp, x8
  403630:	add	x8, x8, #0x1f
  403634:	and	x0, x8, #0xffffffffffffffe0
  403638:	cbnz	x0, 403648 <ferror@plt+0x2068>
  40363c:	b	403708 <ferror@plt+0x2128>
  403640:	bl	403f94 <ferror@plt+0x29b4>
  403644:	cbz	x0, 403708 <ferror@plt+0x2128>
  403648:	mov	w8, #0x1                   	// #1
  40364c:	cmp	x20, #0x3
  403650:	str	x8, [x0, #8]
  403654:	b.cc	4036a4 <ferror@plt+0x20c4>  // b.lo, b.ul, b.last
  403658:	mov	x8, xzr
  40365c:	mov	w9, #0x2                   	// #2
  403660:	add	x10, x9, x21
  403664:	ldurb	w10, [x10, #-1]
  403668:	ldrb	w11, [x21, x8]
  40366c:	cmp	w10, w11
  403670:	b.eq	403684 <ferror@plt+0x20a4>  // b.none
  403674:	cbz	x8, 403690 <ferror@plt+0x20b0>
  403678:	ldr	x11, [x0, x8, lsl #3]
  40367c:	sub	x8, x8, x11
  403680:	b	403668 <ferror@plt+0x2088>
  403684:	add	x8, x8, #0x1
  403688:	sub	x10, x9, x8
  40368c:	b	403694 <ferror@plt+0x20b4>
  403690:	mov	x10, x9
  403694:	str	x10, [x0, x9, lsl #3]
  403698:	add	x9, x9, #0x1
  40369c:	cmp	x9, x20
  4036a0:	b.ne	403660 <ferror@plt+0x2080>  // b.any
  4036a4:	str	xzr, [x19]
  4036a8:	ldrb	w10, [x22]
  4036ac:	cbz	w10, 403700 <ferror@plt+0x2120>
  4036b0:	mov	x8, xzr
  4036b4:	mov	x9, x22
  4036b8:	ldrb	w11, [x21, x8]
  4036bc:	cmp	w11, w10, uxtb
  4036c0:	b.ne	4036d4 <ferror@plt+0x20f4>  // b.any
  4036c4:	add	x8, x8, #0x1
  4036c8:	cmp	x8, x20
  4036cc:	b.ne	4036ec <ferror@plt+0x210c>  // b.any
  4036d0:	b	4036fc <ferror@plt+0x211c>
  4036d4:	cbz	x8, 4036e8 <ferror@plt+0x2108>
  4036d8:	ldr	x10, [x0, x8, lsl #3]
  4036dc:	add	x9, x9, x10
  4036e0:	sub	x8, x8, x10
  4036e4:	b	4036f0 <ferror@plt+0x2110>
  4036e8:	add	x9, x9, #0x1
  4036ec:	add	x22, x22, #0x1
  4036f0:	ldrb	w10, [x22]
  4036f4:	cbnz	w10, 4036b8 <ferror@plt+0x20d8>
  4036f8:	b	403700 <ferror@plt+0x2120>
  4036fc:	str	x9, [x19]
  403700:	bl	403fd8 <ferror@plt+0x29f8>
  403704:	mov	w0, #0x1                   	// #1
  403708:	mov	sp, x29
  40370c:	ldp	x20, x19, [sp, #32]
  403710:	ldp	x22, x21, [sp, #16]
  403714:	ldp	x29, x30, [sp], #48
  403718:	ret
  40371c:	stp	x29, x30, [sp, #-48]!
  403720:	stp	x22, x21, [sp, #16]
  403724:	stp	x20, x19, [sp, #32]
  403728:	ldrb	w8, [x0, #12]
  40372c:	mov	x29, sp
  403730:	cbnz	w8, 40381c <ferror@plt+0x223c>
  403734:	ldrb	w8, [x0]
  403738:	ldr	x20, [x0, #16]
  40373c:	mov	x19, x0
  403740:	cbz	w8, 403794 <ferror@plt+0x21b4>
  403744:	add	x22, x19, #0x24
  403748:	bl	401500 <__ctype_get_mb_cur_max@plt>
  40374c:	mov	x1, x0
  403750:	mov	x0, x20
  403754:	bl	403e94 <ferror@plt+0x28b4>
  403758:	add	x21, x19, #0x4
  40375c:	mov	x2, x0
  403760:	mov	x0, x22
  403764:	mov	x1, x20
  403768:	mov	x3, x21
  40376c:	bl	403ecc <ferror@plt+0x28ec>
  403770:	cmn	x0, #0x2
  403774:	str	x0, [x19, #24]
  403778:	b.eq	403804 <ferror@plt+0x2224>  // b.none
  40377c:	cbz	x0, 4037cc <ferror@plt+0x21ec>
  403780:	cmn	x0, #0x1
  403784:	b.ne	4037e8 <ferror@plt+0x2208>  // b.any
  403788:	mov	w8, #0x1                   	// #1
  40378c:	str	x8, [x19, #24]
  403790:	b	403810 <ferror@plt+0x2230>
  403794:	ldrb	w8, [x20]
  403798:	adrp	x10, 404000 <ferror@plt+0x2a20>
  40379c:	add	x10, x10, #0xb94
  4037a0:	lsr	w9, w8, #3
  4037a4:	and	x9, x9, #0x1c
  4037a8:	ldr	w9, [x10, x9]
  4037ac:	lsr	w8, w9, w8
  4037b0:	tbz	w8, #0, 40382c <ferror@plt+0x224c>
  4037b4:	mov	w8, #0x1                   	// #1
  4037b8:	str	x8, [x19, #24]
  4037bc:	ldrb	w9, [x20]
  4037c0:	strb	w8, [x19, #32]
  4037c4:	str	w9, [x19, #36]
  4037c8:	b	403814 <ferror@plt+0x2234>
  4037cc:	ldr	x8, [x19, #16]
  4037d0:	mov	w9, #0x1                   	// #1
  4037d4:	str	x9, [x19, #24]
  4037d8:	ldrb	w8, [x8]
  4037dc:	cbnz	w8, 403844 <ferror@plt+0x2264>
  4037e0:	ldr	w8, [x22]
  4037e4:	cbnz	w8, 403864 <ferror@plt+0x2284>
  4037e8:	mov	w8, #0x1                   	// #1
  4037ec:	mov	x0, x21
  4037f0:	strb	w8, [x19, #32]
  4037f4:	bl	401480 <mbsinit@plt>
  4037f8:	cbz	w0, 403814 <ferror@plt+0x2234>
  4037fc:	strb	wzr, [x19]
  403800:	b	403814 <ferror@plt+0x2234>
  403804:	ldr	x0, [x19, #16]
  403808:	bl	4012e0 <strlen@plt>
  40380c:	str	x0, [x19, #24]
  403810:	strb	wzr, [x19, #32]
  403814:	mov	w8, #0x1                   	// #1
  403818:	strb	w8, [x19, #12]
  40381c:	ldp	x20, x19, [sp, #32]
  403820:	ldp	x22, x21, [sp, #16]
  403824:	ldp	x29, x30, [sp], #48
  403828:	ret
  40382c:	add	x0, x19, #0x4
  403830:	bl	401480 <mbsinit@plt>
  403834:	cbz	w0, 403884 <ferror@plt+0x22a4>
  403838:	mov	w8, #0x1                   	// #1
  40383c:	strb	w8, [x19]
  403840:	b	403744 <ferror@plt+0x2164>
  403844:	adrp	x0, 404000 <ferror@plt+0x2a20>
  403848:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40384c:	adrp	x3, 404000 <ferror@plt+0x2a20>
  403850:	add	x0, x0, #0xb27
  403854:	add	x1, x1, #0xb50
  403858:	add	x3, x3, #0xb5c
  40385c:	mov	w2, #0xb2                  	// #178
  403860:	bl	401580 <__assert_fail@plt>
  403864:	adrp	x0, 404000 <ferror@plt+0x2a20>
  403868:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40386c:	adrp	x3, 404000 <ferror@plt+0x2a20>
  403870:	add	x0, x0, #0xb3e
  403874:	add	x1, x1, #0xb50
  403878:	add	x3, x3, #0xb5c
  40387c:	mov	w2, #0xb3                  	// #179
  403880:	bl	401580 <__assert_fail@plt>
  403884:	adrp	x0, 404000 <ferror@plt+0x2a20>
  403888:	adrp	x1, 404000 <ferror@plt+0x2a20>
  40388c:	adrp	x3, 404000 <ferror@plt+0x2a20>
  403890:	add	x0, x0, #0xad7
  403894:	add	x1, x1, #0xb50
  403898:	add	x3, x3, #0xb5c
  40389c:	mov	w2, #0x96                  	// #150
  4038a0:	bl	401580 <__assert_fail@plt>
  4038a4:	ldr	x8, [x0, #16]
  4038a8:	add	x8, x8, x1
  4038ac:	str	x8, [x0, #16]
  4038b0:	ret
  4038b4:	stp	x29, x30, [sp, #-48]!
  4038b8:	stp	x20, x19, [sp, #32]
  4038bc:	ldrb	w8, [x1]
  4038c0:	mov	x19, x1
  4038c4:	mov	x20, x0
  4038c8:	str	x21, [sp, #16]
  4038cc:	mov	x29, sp
  4038d0:	strb	w8, [x0]
  4038d4:	cbz	w8, 4038e4 <ferror@plt+0x2304>
  4038d8:	ldur	x8, [x19, #4]
  4038dc:	stur	x8, [x20, #4]
  4038e0:	b	4038e8 <ferror@plt+0x2308>
  4038e4:	stur	xzr, [x20, #4]
  4038e8:	ldrb	w8, [x19, #12]
  4038ec:	strb	w8, [x20, #12]
  4038f0:	ldr	x1, [x19, #16]
  4038f4:	add	x8, x19, #0x28
  4038f8:	cmp	x1, x8
  4038fc:	b.ne	403914 <ferror@plt+0x2334>  // b.any
  403900:	ldr	x2, [x19, #24]
  403904:	add	x21, x20, #0x28
  403908:	mov	x0, x21
  40390c:	bl	4012c0 <memcpy@plt>
  403910:	mov	x1, x21
  403914:	str	x1, [x20, #16]
  403918:	ldr	x8, [x19, #24]
  40391c:	str	x8, [x20, #24]
  403920:	ldrb	w8, [x19, #32]
  403924:	strb	w8, [x20, #32]
  403928:	cbz	w8, 403934 <ferror@plt+0x2354>
  40392c:	ldr	w8, [x19, #36]
  403930:	str	w8, [x20, #36]
  403934:	ldp	x20, x19, [sp, #32]
  403938:	ldr	x21, [sp, #16]
  40393c:	ldp	x29, x30, [sp], #48
  403940:	ret
  403944:	stp	x29, x30, [sp, #-96]!
  403948:	stp	x28, x27, [sp, #16]
  40394c:	stp	x26, x25, [sp, #32]
  403950:	stp	x24, x23, [sp, #48]
  403954:	stp	x22, x21, [sp, #64]
  403958:	stp	x20, x19, [sp, #80]
  40395c:	mov	x29, sp
  403960:	sub	sp, sp, #0x1, lsl #12
  403964:	sub	sp, sp, #0x20
  403968:	mov	x20, x4
  40396c:	mov	x19, x3
  403970:	mov	x21, x2
  403974:	mov	x22, x1
  403978:	mov	x23, x0
  40397c:	mov	x0, x2
  403980:	mov	x1, xzr
  403984:	mov	x2, xzr
  403988:	mov	x3, xzr
  40398c:	mov	x4, xzr
  403990:	bl	4014d0 <iconv@plt>
  403994:	mov	x24, xzr
  403998:	stp	x22, x23, [sp, #16]
  40399c:	cbz	x22, 4039fc <ferror@plt+0x241c>
  4039a0:	add	x25, sp, #0x20
  4039a4:	mov	w26, #0x1000                	// #4096
  4039a8:	add	x1, sp, #0x18
  4039ac:	add	x2, sp, #0x10
  4039b0:	add	x3, sp, #0x8
  4039b4:	mov	x4, sp
  4039b8:	mov	x0, x21
  4039bc:	stp	x26, x25, [sp]
  4039c0:	bl	4014d0 <iconv@plt>
  4039c4:	cmn	x0, #0x1
  4039c8:	b.ne	4039dc <ferror@plt+0x23fc>  // b.any
  4039cc:	bl	401590 <__errno_location@plt>
  4039d0:	ldr	w8, [x0]
  4039d4:	cmp	w8, #0x7
  4039d8:	b.ne	4039f4 <ferror@plt+0x2414>  // b.any
  4039dc:	ldp	x8, x9, [sp, #8]
  4039e0:	add	x27, sp, #0x20
  4039e4:	sub	x10, x24, x27
  4039e8:	add	x24, x10, x8
  4039ec:	cbnz	x9, 4039a8 <ferror@plt+0x23c8>
  4039f0:	b	403a00 <ferror@plt+0x2420>
  4039f4:	cmp	w8, #0x16
  4039f8:	b.ne	403b3c <ferror@plt+0x255c>  // b.any
  4039fc:	add	x27, sp, #0x20
  403a00:	add	x8, sp, #0x20
  403a04:	mov	w9, #0x1000                	// #4096
  403a08:	add	x3, sp, #0x8
  403a0c:	mov	x4, sp
  403a10:	mov	x0, x21
  403a14:	mov	x1, xzr
  403a18:	mov	x2, xzr
  403a1c:	stp	x9, x8, [sp]
  403a20:	bl	4014d0 <iconv@plt>
  403a24:	ldr	x8, [sp, #8]
  403a28:	cmn	x0, #0x1
  403a2c:	sub	x8, x8, x27
  403a30:	csel	x8, xzr, x8, eq  // eq = none
  403a34:	b.eq	403b40 <ferror@plt+0x2560>  // b.none
  403a38:	add	x25, x8, x24
  403a3c:	cbz	x25, 403ab4 <ferror@plt+0x24d4>
  403a40:	ldr	x24, [x19]
  403a44:	cbz	x24, 403a54 <ferror@plt+0x2474>
  403a48:	ldr	x8, [x20]
  403a4c:	cmp	x8, x25
  403a50:	b.cs	403a64 <ferror@plt+0x2484>  // b.hs, b.nlast
  403a54:	mov	x0, x25
  403a58:	bl	4013b0 <malloc@plt>
  403a5c:	mov	x24, x0
  403a60:	cbz	x0, 403ac0 <ferror@plt+0x24e0>
  403a64:	mov	x0, x21
  403a68:	mov	x1, xzr
  403a6c:	mov	x2, xzr
  403a70:	mov	x3, xzr
  403a74:	mov	x4, xzr
  403a78:	bl	4014d0 <iconv@plt>
  403a7c:	stp	x22, x23, [sp, #24]
  403a80:	stp	x25, x24, [sp, #8]
  403a84:	cbz	x22, 403ae0 <ferror@plt+0x2500>
  403a88:	add	x1, sp, #0x20
  403a8c:	add	x2, sp, #0x18
  403a90:	add	x3, sp, #0x10
  403a94:	add	x4, sp, #0x8
  403a98:	mov	x0, x21
  403a9c:	bl	4014d0 <iconv@plt>
  403aa0:	cmn	x0, #0x1
  403aa4:	b.eq	403ad0 <ferror@plt+0x24f0>  // b.none
  403aa8:	ldr	x8, [sp, #24]
  403aac:	cbnz	x8, 403a88 <ferror@plt+0x24a8>
  403ab0:	b	403ae0 <ferror@plt+0x2500>
  403ab4:	mov	w0, wzr
  403ab8:	str	xzr, [x20]
  403abc:	b	403b40 <ferror@plt+0x2560>
  403ac0:	bl	401590 <__errno_location@plt>
  403ac4:	mov	w8, #0xc                   	// #12
  403ac8:	str	w8, [x0]
  403acc:	b	403b3c <ferror@plt+0x255c>
  403ad0:	bl	401590 <__errno_location@plt>
  403ad4:	ldr	w8, [x0]
  403ad8:	cmp	w8, #0x16
  403adc:	b.ne	403b18 <ferror@plt+0x2538>  // b.any
  403ae0:	add	x3, sp, #0x10
  403ae4:	add	x4, sp, #0x8
  403ae8:	mov	x0, x21
  403aec:	mov	x1, xzr
  403af0:	mov	x2, xzr
  403af4:	bl	4014d0 <iconv@plt>
  403af8:	cmn	x0, #0x1
  403afc:	b.eq	403b18 <ferror@plt+0x2538>  // b.none
  403b00:	ldr	x8, [sp, #8]
  403b04:	cbnz	x8, 403b64 <ferror@plt+0x2584>
  403b08:	mov	w0, wzr
  403b0c:	str	x24, [x19]
  403b10:	str	x25, [x20]
  403b14:	b	403b40 <ferror@plt+0x2560>
  403b18:	ldr	x8, [x19]
  403b1c:	cmp	x24, x8
  403b20:	b.eq	403b3c <ferror@plt+0x255c>  // b.none
  403b24:	bl	401590 <__errno_location@plt>
  403b28:	ldr	w20, [x0]
  403b2c:	mov	x19, x0
  403b30:	mov	x0, x24
  403b34:	bl	4014f0 <free@plt>
  403b38:	str	w20, [x19]
  403b3c:	mov	w0, #0xffffffff            	// #-1
  403b40:	add	sp, sp, #0x1, lsl #12
  403b44:	add	sp, sp, #0x20
  403b48:	ldp	x20, x19, [sp, #80]
  403b4c:	ldp	x22, x21, [sp, #64]
  403b50:	ldp	x24, x23, [sp, #48]
  403b54:	ldp	x26, x25, [sp, #32]
  403b58:	ldp	x28, x27, [sp, #16]
  403b5c:	ldp	x29, x30, [sp], #96
  403b60:	ret
  403b64:	bl	401470 <abort@plt>
  403b68:	sub	sp, sp, #0x60
  403b6c:	stp	x29, x30, [sp, #32]
  403b70:	add	x29, sp, #0x20
  403b74:	stp	x24, x23, [sp, #48]
  403b78:	stp	x22, x21, [sp, #64]
  403b7c:	stp	x20, x19, [sp, #80]
  403b80:	mov	x19, x1
  403b84:	stur	x0, [x29, #-8]
  403b88:	bl	4012e0 <strlen@plt>
  403b8c:	lsr	x9, x0, #28
  403b90:	lsl	x8, x0, #4
  403b94:	cmp	x9, #0x0
  403b98:	csel	x20, x8, x0, eq  // eq = none
  403b9c:	add	x23, x20, #0x1
  403ba0:	str	x0, [sp, #16]
  403ba4:	mov	x0, x23
  403ba8:	bl	4013b0 <malloc@plt>
  403bac:	mov	x21, x0
  403bb0:	cbz	x0, 403c54 <ferror@plt+0x2674>
  403bb4:	mov	x0, x19
  403bb8:	mov	x1, xzr
  403bbc:	mov	x2, xzr
  403bc0:	mov	x3, xzr
  403bc4:	mov	x4, xzr
  403bc8:	bl	4014d0 <iconv@plt>
  403bcc:	sub	x1, x29, #0x8
  403bd0:	add	x2, sp, #0x10
  403bd4:	add	x3, sp, #0x8
  403bd8:	mov	x4, sp
  403bdc:	mov	x0, x19
  403be0:	stp	x20, x21, [sp]
  403be4:	bl	4014d0 <iconv@plt>
  403be8:	cmn	x0, #0x1
  403bec:	b.eq	403c64 <ferror@plt+0x2684>  // b.none
  403bf0:	mov	x22, x23
  403bf4:	mov	x20, x21
  403bf8:	add	x3, sp, #0x8
  403bfc:	mov	x4, sp
  403c00:	mov	x0, x19
  403c04:	mov	x1, xzr
  403c08:	mov	x2, xzr
  403c0c:	bl	4014d0 <iconv@plt>
  403c10:	cmn	x0, #0x1
  403c14:	b.eq	403cdc <ferror@plt+0x26fc>  // b.none
  403c18:	mov	x24, x22
  403c1c:	mov	x21, x20
  403c20:	ldr	x8, [sp, #8]
  403c24:	add	x9, x8, #0x1
  403c28:	str	x9, [sp, #8]
  403c2c:	strb	wzr, [x8]
  403c30:	ldr	x8, [sp, #8]
  403c34:	sub	x1, x8, x21
  403c38:	cmp	x1, x24
  403c3c:	b.cs	403d98 <ferror@plt+0x27b8>  // b.hs, b.nlast
  403c40:	mov	x0, x21
  403c44:	bl	401430 <realloc@plt>
  403c48:	cmp	x0, #0x0
  403c4c:	csel	x21, x21, x0, eq  // eq = none
  403c50:	b	403d98 <ferror@plt+0x27b8>
  403c54:	bl	401590 <__errno_location@plt>
  403c58:	mov	w8, #0xc                   	// #12
  403c5c:	str	w8, [x0]
  403c60:	b	403d98 <ferror@plt+0x27b8>
  403c64:	bl	401590 <__errno_location@plt>
  403c68:	mov	x24, x0
  403c6c:	ldr	w8, [x24]
  403c70:	cmp	w8, #0x7
  403c74:	b.ne	403d6c <ferror@plt+0x278c>  // b.any
  403c78:	lsl	x22, x23, #1
  403c7c:	cmp	x22, x23
  403c80:	b.ls	403d54 <ferror@plt+0x2774>  // b.plast
  403c84:	ldr	x23, [sp, #8]
  403c88:	mov	x0, x21
  403c8c:	mov	x1, x22
  403c90:	bl	401430 <realloc@plt>
  403c94:	cbz	x0, 403d54 <ferror@plt+0x2774>
  403c98:	sub	x8, x23, x21
  403c9c:	add	x9, x0, x8
  403ca0:	mvn	x8, x8
  403ca4:	mov	x20, x0
  403ca8:	add	x8, x22, x8
  403cac:	sub	x1, x29, #0x8
  403cb0:	add	x2, sp, #0x10
  403cb4:	add	x3, sp, #0x8
  403cb8:	mov	x4, sp
  403cbc:	mov	x0, x19
  403cc0:	stp	x8, x9, [sp]
  403cc4:	bl	4014d0 <iconv@plt>
  403cc8:	cmn	x0, #0x1
  403ccc:	mov	x21, x20
  403cd0:	mov	x23, x22
  403cd4:	b.eq	403c6c <ferror@plt+0x268c>  // b.none
  403cd8:	b	403bf8 <ferror@plt+0x2618>
  403cdc:	bl	401590 <__errno_location@plt>
  403ce0:	mov	x23, x0
  403ce4:	ldr	w8, [x23]
  403ce8:	cmp	w8, #0x7
  403cec:	b.ne	403d78 <ferror@plt+0x2798>  // b.any
  403cf0:	lsl	x24, x22, #1
  403cf4:	cmp	x24, x22
  403cf8:	b.ls	403d60 <ferror@plt+0x2780>  // b.plast
  403cfc:	ldr	x22, [sp, #8]
  403d00:	mov	x0, x20
  403d04:	mov	x1, x24
  403d08:	bl	401430 <realloc@plt>
  403d0c:	cbz	x0, 403d60 <ferror@plt+0x2780>
  403d10:	sub	x8, x22, x20
  403d14:	add	x9, x0, x8
  403d18:	mvn	x8, x8
  403d1c:	mov	x21, x0
  403d20:	add	x8, x24, x8
  403d24:	add	x3, sp, #0x8
  403d28:	mov	x4, sp
  403d2c:	mov	x0, x19
  403d30:	mov	x1, xzr
  403d34:	mov	x2, xzr
  403d38:	stp	x8, x9, [sp]
  403d3c:	bl	4014d0 <iconv@plt>
  403d40:	cmn	x0, #0x1
  403d44:	mov	x20, x21
  403d48:	mov	x22, x24
  403d4c:	b.eq	403ce4 <ferror@plt+0x2704>  // b.none
  403d50:	b	403c20 <ferror@plt+0x2640>
  403d54:	mov	w8, #0xc                   	// #12
  403d58:	str	w8, [x24]
  403d5c:	b	403d7c <ferror@plt+0x279c>
  403d60:	mov	w8, #0xc                   	// #12
  403d64:	str	w8, [x23]
  403d68:	b	403d78 <ferror@plt+0x2798>
  403d6c:	cmp	w8, #0x16
  403d70:	b.eq	403bf0 <ferror@plt+0x2610>  // b.none
  403d74:	mov	x20, x21
  403d78:	mov	x21, x20
  403d7c:	bl	401590 <__errno_location@plt>
  403d80:	ldr	w20, [x0]
  403d84:	mov	x19, x0
  403d88:	mov	x0, x21
  403d8c:	bl	4014f0 <free@plt>
  403d90:	mov	x21, xzr
  403d94:	str	w20, [x19]
  403d98:	mov	x0, x21
  403d9c:	ldp	x20, x19, [sp, #80]
  403da0:	ldp	x22, x21, [sp, #64]
  403da4:	ldp	x24, x23, [sp, #48]
  403da8:	ldp	x29, x30, [sp, #32]
  403dac:	add	sp, sp, #0x60
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-48]!
  403db8:	stp	x22, x21, [sp, #16]
  403dbc:	stp	x20, x19, [sp, #32]
  403dc0:	ldrb	w8, [x0]
  403dc4:	mov	x19, x0
  403dc8:	mov	x29, sp
  403dcc:	cbz	w8, 403e40 <ferror@plt+0x2860>
  403dd0:	mov	x21, x1
  403dd4:	mov	x0, x1
  403dd8:	mov	x1, x2
  403ddc:	mov	x20, x2
  403de0:	bl	402b88 <ferror@plt+0x15a8>
  403de4:	cbz	w0, 403e40 <ferror@plt+0x2860>
  403de8:	mov	x0, x20
  403dec:	mov	x1, x21
  403df0:	bl	401530 <iconv_open@plt>
  403df4:	cmn	x0, #0x1
  403df8:	b.eq	403e60 <ferror@plt+0x2880>  // b.none
  403dfc:	mov	x20, x0
  403e00:	mov	x0, x19
  403e04:	mov	x1, x20
  403e08:	bl	403b68 <ferror@plt+0x2588>
  403e0c:	mov	x19, x0
  403e10:	cbz	x0, 403e68 <ferror@plt+0x2888>
  403e14:	mov	x0, x20
  403e18:	bl	401330 <iconv_close@plt>
  403e1c:	tbz	w0, #31, 403e80 <ferror@plt+0x28a0>
  403e20:	bl	401590 <__errno_location@plt>
  403e24:	ldr	w21, [x0]
  403e28:	mov	x20, x0
  403e2c:	mov	x0, x19
  403e30:	bl	4014f0 <free@plt>
  403e34:	mov	x19, xzr
  403e38:	str	w21, [x20]
  403e3c:	b	403e80 <ferror@plt+0x28a0>
  403e40:	mov	x0, x19
  403e44:	bl	401440 <strdup@plt>
  403e48:	mov	x19, x0
  403e4c:	cbnz	x0, 403e80 <ferror@plt+0x28a0>
  403e50:	bl	401590 <__errno_location@plt>
  403e54:	mov	w8, #0xc                   	// #12
  403e58:	str	w8, [x0]
  403e5c:	b	403e80 <ferror@plt+0x28a0>
  403e60:	mov	x19, xzr
  403e64:	b	403e80 <ferror@plt+0x28a0>
  403e68:	bl	401590 <__errno_location@plt>
  403e6c:	ldr	w22, [x0]
  403e70:	mov	x21, x0
  403e74:	mov	x0, x20
  403e78:	bl	401330 <iconv_close@plt>
  403e7c:	str	w22, [x21]
  403e80:	mov	x0, x19
  403e84:	ldp	x20, x19, [sp, #32]
  403e88:	ldp	x22, x21, [sp, #16]
  403e8c:	ldp	x29, x30, [sp], #48
  403e90:	ret
  403e94:	stp	x29, x30, [sp, #-32]!
  403e98:	stp	x20, x19, [sp, #16]
  403e9c:	mov	x19, x1
  403ea0:	mov	w1, wzr
  403ea4:	mov	x2, x19
  403ea8:	mov	x29, sp
  403eac:	mov	x20, x0
  403eb0:	bl	401540 <memchr@plt>
  403eb4:	sub	x8, x0, x20
  403eb8:	cmp	x0, #0x0
  403ebc:	csinc	x0, x19, x8, eq  // eq = none
  403ec0:	ldp	x20, x19, [sp, #16]
  403ec4:	ldp	x29, x30, [sp], #32
  403ec8:	ret
  403ecc:	sub	sp, sp, #0x40
  403ed0:	stp	x29, x30, [sp, #16]
  403ed4:	add	x29, sp, #0x10
  403ed8:	cmp	x0, #0x0
  403edc:	sub	x8, x29, #0x4
  403ee0:	stp	x20, x19, [sp, #48]
  403ee4:	csel	x20, x8, x0, eq  // eq = none
  403ee8:	mov	x0, x20
  403eec:	stp	x22, x21, [sp, #32]
  403ef0:	mov	x22, x2
  403ef4:	mov	x19, x1
  403ef8:	bl	4012b0 <mbrtowc@plt>
  403efc:	mov	x21, x0
  403f00:	cbz	x22, 403f24 <ferror@plt+0x2944>
  403f04:	cmn	x21, #0x2
  403f08:	b.cc	403f24 <ferror@plt+0x2944>  // b.lo, b.ul, b.last
  403f0c:	mov	w0, wzr
  403f10:	bl	403f3c <ferror@plt+0x295c>
  403f14:	tbnz	w0, #0, 403f24 <ferror@plt+0x2944>
  403f18:	ldrb	w8, [x19]
  403f1c:	mov	w21, #0x1                   	// #1
  403f20:	str	w8, [x20]
  403f24:	mov	x0, x21
  403f28:	ldp	x20, x19, [sp, #48]
  403f2c:	ldp	x22, x21, [sp, #32]
  403f30:	ldp	x29, x30, [sp, #16]
  403f34:	add	sp, sp, #0x40
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-32]!
  403f40:	mov	x1, xzr
  403f44:	str	x19, [sp, #16]
  403f48:	mov	x29, sp
  403f4c:	bl	4015d0 <setlocale@plt>
  403f50:	cbz	x0, 403f7c <ferror@plt+0x299c>
  403f54:	adrp	x1, 404000 <ferror@plt+0x2a20>
  403f58:	add	x1, x1, #0xb8c
  403f5c:	mov	x19, x0
  403f60:	bl	4014b0 <strcmp@plt>
  403f64:	cbz	w0, 403f84 <ferror@plt+0x29a4>
  403f68:	adrp	x1, 404000 <ferror@plt+0x2a20>
  403f6c:	add	x1, x1, #0xb8e
  403f70:	mov	x0, x19
  403f74:	bl	4014b0 <strcmp@plt>
  403f78:	cbz	w0, 403f84 <ferror@plt+0x29a4>
  403f7c:	mov	w0, #0x1                   	// #1
  403f80:	b	403f88 <ferror@plt+0x29a8>
  403f84:	mov	w0, wzr
  403f88:	ldr	x19, [sp, #16]
  403f8c:	ldp	x29, x30, [sp], #32
  403f90:	ret
  403f94:	stp	x29, x30, [sp, #-16]!
  403f98:	cmn	x0, #0x21
  403f9c:	mov	x29, sp
  403fa0:	b.hi	403fcc <ferror@plt+0x29ec>  // b.pmore
  403fa4:	add	x0, x0, #0x20
  403fa8:	bl	4013b0 <malloc@plt>
  403fac:	cbz	x0, 403fd0 <ferror@plt+0x29f0>
  403fb0:	add	x9, x0, #0x10
  403fb4:	and	x9, x9, #0xffffffffffffffe0
  403fb8:	mov	x8, x0
  403fbc:	orr	x0, x9, #0x10
  403fc0:	sub	w8, w0, w8
  403fc4:	sturb	w8, [x0, #-1]
  403fc8:	b	403fd0 <ferror@plt+0x29f0>
  403fcc:	mov	x0, xzr
  403fd0:	ldp	x29, x30, [sp], #16
  403fd4:	ret
  403fd8:	stp	x29, x30, [sp, #-16]!
  403fdc:	tst	x0, #0xf
  403fe0:	mov	x29, sp
  403fe4:	b.ne	404004 <ferror@plt+0x2a24>  // b.any
  403fe8:	tbnz	w0, #4, 403ff4 <ferror@plt+0x2a14>
  403fec:	ldp	x29, x30, [sp], #16
  403ff0:	ret
  403ff4:	ldurb	w8, [x0, #-1]
  403ff8:	sub	x0, x0, x8
  403ffc:	ldp	x29, x30, [sp], #16
  404000:	b	4014f0 <free@plt>
  404004:	bl	401470 <abort@plt>
  404008:	stp	x29, x30, [sp, #-32]!
  40400c:	str	x19, [sp, #16]
  404010:	mov	x29, sp
  404014:	mov	w19, w0
  404018:	bl	4013c0 <wcwidth@plt>
  40401c:	tbz	w0, #31, 404030 <ferror@plt+0x2a50>
  404020:	mov	w0, w19
  404024:	bl	401370 <iswcntrl@plt>
  404028:	cmp	w0, #0x0
  40402c:	cset	w0, eq  // eq = none
  404030:	ldr	x19, [sp, #16]
  404034:	ldp	x29, x30, [sp], #32
  404038:	ret
  40403c:	stp	x29, x30, [sp, #-48]!
  404040:	str	x21, [sp, #16]
  404044:	stp	x20, x19, [sp, #32]
  404048:	mov	x8, x1
  40404c:	mov	x19, x1
  404050:	ldr	x1, [x8], #24
  404054:	mov	x20, x0
  404058:	mov	x29, sp
  40405c:	cmp	x1, x8
  404060:	b.ne	404078 <ferror@plt+0x2a98>  // b.any
  404064:	ldr	x2, [x19, #8]
  404068:	add	x21, x20, #0x18
  40406c:	mov	x0, x21
  404070:	bl	4012c0 <memcpy@plt>
  404074:	mov	x1, x21
  404078:	str	x1, [x20]
  40407c:	ldr	x8, [x19, #8]
  404080:	str	x8, [x20, #8]
  404084:	ldrb	w8, [x19, #16]
  404088:	strb	w8, [x20, #16]
  40408c:	cbz	w8, 404098 <ferror@plt+0x2ab8>
  404090:	ldr	w8, [x19, #20]
  404094:	str	w8, [x20, #20]
  404098:	ldp	x20, x19, [sp, #32]
  40409c:	ldr	x21, [sp, #16]
  4040a0:	ldp	x29, x30, [sp], #48
  4040a4:	ret
  4040a8:	lsr	w8, w0, #3
  4040ac:	adrp	x9, 404000 <ferror@plt+0x2a20>
  4040b0:	and	x8, x8, #0x1c
  4040b4:	add	x9, x9, #0xb94
  4040b8:	ldr	w8, [x9, x8]
  4040bc:	lsr	w8, w8, w0
  4040c0:	and	w0, w8, #0x1
  4040c4:	ret
  4040c8:	sub	sp, sp, #0x60
  4040cc:	stp	x29, x30, [sp, #64]
  4040d0:	str	x19, [sp, #80]
  4040d4:	add	x29, sp, #0x40
  4040d8:	mov	x19, x0
  4040dc:	bl	401500 <__ctype_get_mb_cur_max@plt>
  4040e0:	cmp	x0, #0x2
  4040e4:	b.cc	404158 <ferror@plt+0x2b78>  // b.lo, b.ul, b.last
  4040e8:	mov	x0, sp
  4040ec:	str	x19, [sp, #16]
  4040f0:	strb	wzr, [sp]
  4040f4:	stur	xzr, [sp, #4]
  4040f8:	strb	wzr, [sp, #12]
  4040fc:	bl	40371c <ferror@plt+0x213c>
  404100:	ldrb	w8, [sp, #32]
  404104:	cbz	w8, 404114 <ferror@plt+0x2b34>
  404108:	ldr	w8, [sp, #36]
  40410c:	mov	x19, xzr
  404110:	cbz	w8, 404144 <ferror@plt+0x2b64>
  404114:	mov	x19, xzr
  404118:	ldp	x9, x8, [sp, #16]
  40411c:	mov	x0, sp
  404120:	add	x19, x19, #0x1
  404124:	strb	wzr, [sp, #12]
  404128:	add	x8, x9, x8
  40412c:	str	x8, [sp, #16]
  404130:	bl	40371c <ferror@plt+0x213c>
  404134:	ldrb	w9, [sp, #32]
  404138:	ldr	w8, [sp, #36]
  40413c:	cbz	w9, 404118 <ferror@plt+0x2b38>
  404140:	cbnz	w8, 404118 <ferror@plt+0x2b38>
  404144:	mov	x0, x19
  404148:	ldr	x19, [sp, #80]
  40414c:	ldp	x29, x30, [sp, #64]
  404150:	add	sp, sp, #0x60
  404154:	ret
  404158:	mov	x0, x19
  40415c:	ldr	x19, [sp, #80]
  404160:	ldp	x29, x30, [sp, #64]
  404164:	add	sp, sp, #0x60
  404168:	b	4012e0 <strlen@plt>
  40416c:	nop
  404170:	stp	x29, x30, [sp, #-64]!
  404174:	mov	x29, sp
  404178:	stp	x19, x20, [sp, #16]
  40417c:	adrp	x20, 414000 <ferror@plt+0x12a20>
  404180:	add	x20, x20, #0xdf0
  404184:	stp	x21, x22, [sp, #32]
  404188:	adrp	x21, 414000 <ferror@plt+0x12a20>
  40418c:	add	x21, x21, #0xde8
  404190:	sub	x20, x20, x21
  404194:	mov	w22, w0
  404198:	stp	x23, x24, [sp, #48]
  40419c:	mov	x23, x1
  4041a0:	mov	x24, x2
  4041a4:	bl	401270 <mbrtowc@plt-0x40>
  4041a8:	cmp	xzr, x20, asr #3
  4041ac:	b.eq	4041d8 <ferror@plt+0x2bf8>  // b.none
  4041b0:	asr	x20, x20, #3
  4041b4:	mov	x19, #0x0                   	// #0
  4041b8:	ldr	x3, [x21, x19, lsl #3]
  4041bc:	mov	x2, x24
  4041c0:	add	x19, x19, #0x1
  4041c4:	mov	x1, x23
  4041c8:	mov	w0, w22
  4041cc:	blr	x3
  4041d0:	cmp	x20, x19
  4041d4:	b.ne	4041b8 <ferror@plt+0x2bd8>  // b.any
  4041d8:	ldp	x19, x20, [sp, #16]
  4041dc:	ldp	x21, x22, [sp, #32]
  4041e0:	ldp	x23, x24, [sp, #48]
  4041e4:	ldp	x29, x30, [sp], #64
  4041e8:	ret
  4041ec:	nop
  4041f0:	ret
  4041f4:	nop
  4041f8:	adrp	x2, 415000 <ferror@plt+0x13a20>
  4041fc:	mov	x1, #0x0                   	// #0
  404200:	ldr	x2, [x2, #424]
  404204:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404208 <.fini>:
  404208:	stp	x29, x30, [sp, #-16]!
  40420c:	mov	x29, sp
  404210:	ldp	x29, x30, [sp], #16
  404214:	ret
