{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666027396126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027396126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 10:23:16 2022 " "Processing started: Mon Oct 17 10:23:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027396126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027396126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027396126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666027396558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666027396558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/task4/task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab2-l1b-lab2_group1/task4/task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reuleaux.sv(153) " "Verilog HDL information at reuleaux.sv(153): always construct contains both blocking and non-blocking assignments" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666027403336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv 2 2 " "Found 2 design units, including 2 entities, in source file 2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403344 ""} { "Info" "ISGN_ENTITY_NAME" "2 modified_circle " "Found entity 2: modified_circle" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666027403384 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(2) " "Output port \"LEDR\" at task4.sv(2) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(3) " "Output port \"HEX0\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(3) " "Output port \"HEX1\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(3) " "Output port \"HEX2\" at task4.sv(3) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(4) " "Output port \"HEX3\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(4) " "Output port \"HEX4\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(4) " "Output port \"HEX5\" at task4.sv(4) has no driver" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:triangle " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:triangle\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "triangle" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(82) " "Verilog HDL assignment warning at reuleaux.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(86) " "Verilog HDL assignment warning at reuleaux.sv(86): truncated value with size 32 to match size of target (8)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403392 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_x reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_x\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_y reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_y\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_plot reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"vga_plot\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done reuleaux.sv(93) " "Verilog HDL Always Construct warning at reuleaux.sv(93): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done reuleaux.sv(93) " "Inferred latch for \"done\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_plot reuleaux.sv(93) " "Inferred latch for \"vga_plot\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[0\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[0\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[1\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[1\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[2\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[2\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[3\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[3\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[4\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[4\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[5\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[5\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[6\] reuleaux.sv(93) " "Inferred latch for \"vga_y\[6\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[0\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[0\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[1\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[1\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[2\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[2\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[3\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[3\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[4\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[4\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[5\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[5\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[6\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[6\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[7\] reuleaux.sv(93) " "Inferred latch for \"vga_x\[7\]\" at reuleaux.sv(93)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403400 "|task4|reuleaux:triangle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modified_circle reuleaux:triangle\|modified_circle:Up_cicle " "Elaborating entity \"modified_circle\" for hierarchy \"reuleaux:triangle\|modified_circle:Up_cicle\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "Up_cicle" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(160) " "Verilog HDL assignment warning at reuleaux.sv(160): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(204) " "Verilog HDL assignment warning at reuleaux.sv(204): truncated value with size 32 to match size of target (9)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(207) " "Verilog HDL assignment warning at reuleaux.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(209) " "Verilog HDL assignment warning at reuleaux.sv(209): truncated value with size 32 to match size of target (9)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(210) " "Verilog HDL assignment warning at reuleaux.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027403408 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_plot reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_plot\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_x reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_x\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_y reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_y\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_colour reuleaux.sv(219) " "Verilog HDL Always Construct warning at reuleaux.sv(219): inferring latch(es) for variable \"vga_colour\", which holds its previous value in one or more paths through the always construct" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_colour\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_colour\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[3\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[3\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[4\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[4\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[5\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[5\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_y\[6\] reuleaux.sv(219) " "Inferred latch for \"vga_y\[6\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[0\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[0\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[1\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[1\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[2\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[2\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[3\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[3\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[4\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[4\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[5\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[5\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[6\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[6\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_x\[7\] reuleaux.sv(219) " "Inferred latch for \"vga_x\[7\]\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_plot reuleaux.sv(219) " "Inferred latch for \"vga_plot\" at reuleaux.sv(219)" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403416 "|task4|reuleaux:triangle|modified_circle:Up_cicle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "vga_u0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "user_input_translator" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "VideoMemory" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403472 ""}  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666027403472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6k1 " "Found entity 1: altsyncram_g6k1" {  } { { "db/altsyncram_g6k1.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6k1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated " "Elaborating entity \"altsyncram_g6k1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_g6k1.tdf" "decode2" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_g6k1.tdf" "rden_decode_b" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_g6k1.tdf" "mux3" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altsyncram_g6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "mypll" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "altpll_component" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666027403656 ""}  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666027403656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027403688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027403688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" "controller" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/vga-core/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027403696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[0\] " "Latch reuleaux:triangle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[1\] " "Latch reuleaux:triangle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[2\] " "Latch reuleaux:triangle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[3\] " "Latch reuleaux:triangle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[4\] " "Latch reuleaux:triangle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[5\] " "Latch reuleaux:triangle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[6\] " "Latch reuleaux:triangle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_x\[7\] " "Latch reuleaux:triangle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[0\] " "Latch reuleaux:triangle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[1\] " "Latch reuleaux:triangle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[2\] " "Latch reuleaux:triangle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[3\] " "Latch reuleaux:triangle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[4\] " "Latch reuleaux:triangle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[5\] " "Latch reuleaux:triangle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_y\[6\] " "Latch reuleaux:triangle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|vga_plot " "Latch reuleaux:triangle\|vga_plot has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|state\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[0\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[1\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[2\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[3\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[4\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[5\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[6\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[7\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|x\[7\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|x\[7\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[0\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[0\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[1\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[1\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[1\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[2\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[2\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[2\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[3\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[3\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[3\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[4\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[4\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[4\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[5\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[5\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[5\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Up_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Up_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Up_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Left_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Left_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Left_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[6\] " "Latch reuleaux:triangle\|modified_circle:Right_cicle\|vga_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reuleaux:triangle\|modified_circle:Right_cicle\|y\[6\] " "Ports D and ENA on the latch are fed by the same signal reuleaux:triangle\|modified_circle:Right_cicle\|y\[6\]" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666027404256 ""}  } { { "2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/reuleaux.sv" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666027404256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[0\] GND " "Pin \"VGA_COLOUR\[0\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|VGA_COLOUR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[1\] VCC " "Pin \"VGA_COLOUR\[1\]\" is stuck at VCC" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|VGA_COLOUR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[2\] GND " "Pin \"VGA_COLOUR\[2\]\" is stuck at GND" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666027404432 "|task4|VGA_COLOUR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666027404432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666027404504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027405000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666027405120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027405120 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1666027405160 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1666027405160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "2022w1-lab2-l1b-lab2_group1/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab2/2022w1-lab2-l1b-lab2_group1/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666027405224 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666027405224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666027405224 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666027405224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "551 " "Implemented 551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666027405224 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666027405224 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666027405224 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666027405224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666027405224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027405248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 10:23:25 2022 " "Processing ended: Mon Oct 17 10:23:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027405248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027405248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027405248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027405248 ""}
