
tutorial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  08006890  08006890  00016890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ba0  08006ba0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006ba0  08006ba0  00016ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ba8  08006ba8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ba8  08006ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bac  08006bac  00016bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006bb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  200001dc  08006d8c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  08006d8c  000203d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b45  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a4b  00000000  00000000  00029d51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000868  00000000  00000000  0002b7a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000790  00000000  00000000  0002c008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023ffc  00000000  00000000  0002c798  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000074e4  00000000  00000000  00050794  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d75b7  00000000  00000000  00057c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012f22f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f30  00000000  00000000  0012f2ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006874 	.word	0x08006874

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08006874 	.word	0x08006874

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b972 	b.w	8000ec4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4688      	mov	r8, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4615      	mov	r5, r2
 8000c0a:	d967      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0720 	rsb	r7, r2, #32
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c1e:	4095      	lsls	r5, r2
 8000c20:	ea47 0803 	orr.w	r8, r7, r3
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c30:	fa1f fc85 	uxth.w	ip, r5
 8000c34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c4a:	f080 811b 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8118 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c54:	3f02      	subs	r7, #2
 8000c56:	442b      	add	r3, r5
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6c:	45a4      	cmp	ip, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	192c      	adds	r4, r5, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8107 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	f240 8104 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c80:	3802      	subs	r0, #2
 8000c82:	442c      	add	r4, r5
 8000c84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c88:	eba4 040c 	sub.w	r4, r4, ip
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	b11e      	cbz	r6, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c6 4300 	strd	r4, r3, [r6]
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0xbe>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80eb 	beq.w	8000e7e <__udivmoddi4+0x286>
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e9c6 0100 	strd	r0, r1, [r6]
 8000cae:	4638      	mov	r0, r7
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f783 	clz	r7, r3
 8000cba:	2f00      	cmp	r7, #0
 8000cbc:	d147      	bne.n	8000d4e <__udivmoddi4+0x156>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0xd0>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80fa 	bhi.w	8000ebc <__udivmoddi4+0x2c4>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0303 	sbc.w	r3, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0e0      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000cd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cda:	e7dd      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000cdc:	b902      	cbnz	r2, 8000ce0 <__udivmoddi4+0xe8>
 8000cde:	deff      	udf	#255	; 0xff
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f040 808f 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000cea:	1b49      	subs	r1, r1, r5
 8000cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf0:	fa1f f885 	uxth.w	r8, r5
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb08 f10c 	mul.w	r1, r8, ip
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0c:	18eb      	adds	r3, r5, r3
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4299      	cmp	r1, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x14c>
 8000d34:	192c      	adds	r4, r5, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x14a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80b6 	bhi.w	8000eae <__udivmoddi4+0x2b6>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e79f      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d52:	40bb      	lsls	r3, r7
 8000d54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d6c:	4325      	orrs	r5, r4
 8000d6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d72:	0c2c      	lsrs	r4, r5, #16
 8000d74:	fb08 3319 	mls	r3, r8, r9, r3
 8000d78:	fa1f fa8e 	uxth.w	sl, lr
 8000d7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d80:	fb09 f40a 	mul.w	r4, r9, sl
 8000d84:	429c      	cmp	r4, r3
 8000d86:	fa02 f207 	lsl.w	r2, r2, r7
 8000d8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1e 0303 	adds.w	r3, lr, r3
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	f080 8087 	bcs.w	8000eaa <__udivmoddi4+0x2b2>
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	f240 8084 	bls.w	8000eaa <__udivmoddi4+0x2b2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4473      	add	r3, lr
 8000da8:	1b1b      	subs	r3, r3, r4
 8000daa:	b2ad      	uxth	r5, r5
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000db8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dbc:	45a2      	cmp	sl, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	d26b      	bcs.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d969      	bls.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4474      	add	r4, lr
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	eba4 040a 	sub.w	r4, r4, sl
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c2      	mov	sl, r8
 8000de2:	464b      	mov	r3, r9
 8000de4:	d354      	bcc.n	8000e90 <__udivmoddi4+0x298>
 8000de6:	d051      	beq.n	8000e8c <__udivmoddi4+0x294>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d069      	beq.n	8000ec0 <__udivmoddi4+0x2c8>
 8000dec:	ebb1 050a 	subs.w	r5, r1, sl
 8000df0:	eb64 0403 	sbc.w	r4, r4, r3
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	40fc      	lsrs	r4, r7
 8000dfc:	ea4c 0505 	orr.w	r5, ip, r5
 8000e00:	e9c6 5400 	strd	r5, r4, [r6]
 8000e04:	2700      	movs	r7, #0
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e08:	f1c2 0320 	rsb	r3, r2, #32
 8000e0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e10:	4095      	lsls	r5, r2
 8000e12:	fa01 f002 	lsl.w	r0, r1, r2
 8000e16:	fa21 f303 	lsr.w	r3, r1, r3
 8000e1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e1e:	4338      	orrs	r0, r7
 8000e20:	0c01      	lsrs	r1, r0, #16
 8000e22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e26:	fa1f f885 	uxth.w	r8, r5
 8000e2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb07 f308 	mul.w	r3, r7, r8
 8000e36:	428b      	cmp	r3, r1
 8000e38:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x256>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e44:	d22f      	bcs.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d92d      	bls.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e4a:	3f02      	subs	r7, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1acb      	subs	r3, r1, r3
 8000e50:	b281      	uxth	r1, r0
 8000e52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e5e:	fb00 f308 	mul.w	r3, r0, r8
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x27e>
 8000e66:	1869      	adds	r1, r5, r1
 8000e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e6c:	d217      	bcs.n	8000e9e <__udivmoddi4+0x2a6>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d915      	bls.n	8000e9e <__udivmoddi4+0x2a6>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4429      	add	r1, r5
 8000e76:	1ac9      	subs	r1, r1, r3
 8000e78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e7c:	e73b      	b.n	8000cf6 <__udivmoddi4+0xfe>
 8000e7e:	4637      	mov	r7, r6
 8000e80:	4630      	mov	r0, r6
 8000e82:	e709      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e84:	4607      	mov	r7, r0
 8000e86:	e6e7      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fb      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e8c:	4541      	cmp	r1, r8
 8000e8e:	d2ab      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e94:	eb69 020e 	sbc.w	r2, r9, lr
 8000e98:	3801      	subs	r0, #1
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	e7a4      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000e9e:	4660      	mov	r0, ip
 8000ea0:	e7e9      	b.n	8000e76 <__udivmoddi4+0x27e>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e795      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea6:	4667      	mov	r7, ip
 8000ea8:	e7d1      	b.n	8000e4e <__udivmoddi4+0x256>
 8000eaa:	4681      	mov	r9, r0
 8000eac:	e77c      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	442c      	add	r4, r5
 8000eb2:	e747      	b.n	8000d44 <__udivmoddi4+0x14c>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	442b      	add	r3, r5
 8000eba:	e72f      	b.n	8000d1c <__udivmoddi4+0x124>
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	e708      	b.n	8000cd2 <__udivmoddi4+0xda>
 8000ec0:	4637      	mov	r7, r6
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0xa0>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <_write>:
 HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);

 return ch;
 }
 */
int _write(int file, char *p, int len) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	e00e      	b.n	8000ef8 <_write+0x30>
		HAL_UART_Transmit(&huart3, (uint8_t*) (p + i), 1, 0xFFFF);
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	18d1      	adds	r1, r2, r3
 8000ee0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4809      	ldr	r0, [pc, #36]	; (8000f0c <_write+0x44>)
 8000ee8:	f002 fd0d 	bl	8003906 <HAL_UART_Transmit>
		HAL_Delay(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f000 fe17 	bl	8001b20 <HAL_Delay>
	for (int i = 0; i < len; i++) {
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	dbec      	blt.n	8000eda <_write+0x12>
	}
	return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000204 	.word	0x20000204

08000f10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f12:	b095      	sub	sp, #84	; 0x54
 8000f14:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f16:	f000 fd91 	bl	8001a3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1a:	f000 f85f 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f1e:	f000 fa69 	bl	80013f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f22:	f000 fa3f 	bl	80013a4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000f26:	f000 fa13 	bl	8001350 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000f2a:	f000 f8b7 	bl	800109c <MX_ADC1_Init>
  MX_ADC3_Init();
 8000f2e:	f000 f977 	bl	8001220 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC1Result, ADC1_NUM);
 8000f32:	2209      	movs	r2, #9
 8000f34:	4924      	ldr	r1, [pc, #144]	; (8000fc8 <main+0xb8>)
 8000f36:	4825      	ldr	r0, [pc, #148]	; (8000fcc <main+0xbc>)
 8000f38:	f000 fe58 	bl	8001bec <HAL_ADC_Start_DMA>
  // HAL_ADC_Start_DMA(&hadc2, (uint32_t *)ADC2Result, ADC2_NUM);
  HAL_ADC_Start_DMA(&hadc3, (uint32_t *)ADC3Result, ADC3_NUM);
 8000f3c:	2206      	movs	r2, #6
 8000f3e:	4924      	ldr	r1, [pc, #144]	; (8000fd0 <main+0xc0>)
 8000f40:	4824      	ldr	r0, [pc, #144]	; (8000fd4 <main+0xc4>)
 8000f42:	f000 fe53 	bl	8001bec <HAL_ADC_Start_DMA>
		 //HAL_ADC_Start(&hadc3);  // start using ADC
		 //HAL_ADC_PollForConversion(&hadc3, 10);  //set adc address and time out value
		 //uint16_t adcValue2 = HAL_ADC_GetValue(&hadc2);  // get adc value

		 // printf("adc : %d, %d\n", adcValue, adcValue2);
		printf("%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
 8000f46:	4b20      	ldr	r3, [pc, #128]	; (8000fc8 <main+0xb8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	4b1e      	ldr	r3, [pc, #120]	; (8000fc8 <main+0xb8>)
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	61ba      	str	r2, [r7, #24]
 8000f52:	4b1d      	ldr	r3, [pc, #116]	; (8000fc8 <main+0xb8>)
 8000f54:	6898      	ldr	r0, [r3, #8]
 8000f56:	6178      	str	r0, [r7, #20]
 8000f58:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <main+0xb8>)
 8000f5a:	68d9      	ldr	r1, [r3, #12]
 8000f5c:	4b1a      	ldr	r3, [pc, #104]	; (8000fc8 <main+0xb8>)
 8000f5e:	6918      	ldr	r0, [r3, #16]
 8000f60:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <main+0xb8>)
 8000f62:	695c      	ldr	r4, [r3, #20]
 8000f64:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <main+0xb8>)
 8000f66:	699d      	ldr	r5, [r3, #24]
 8000f68:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <main+0xb8>)
 8000f6a:	69de      	ldr	r6, [r3, #28]
 8000f6c:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <main+0xb8>)
 8000f6e:	6a1b      	ldr	r3, [r3, #32]
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <main+0xc0>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	60fa      	str	r2, [r7, #12]
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <main+0xc0>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <main+0xc0>)
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	607a      	str	r2, [r7, #4]
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <main+0xc0>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <main+0xc0>)
 8000f8c:	691a      	ldr	r2, [r3, #16]
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <main+0xc0>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	930b      	str	r3, [sp, #44]	; 0x2c
 8000f94:	920a      	str	r2, [sp, #40]	; 0x28
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	9309      	str	r3, [sp, #36]	; 0x24
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	9208      	str	r2, [sp, #32]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	9307      	str	r3, [sp, #28]
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	9206      	str	r2, [sp, #24]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	9305      	str	r3, [sp, #20]
 8000faa:	9604      	str	r6, [sp, #16]
 8000fac:	9503      	str	r5, [sp, #12]
 8000fae:	9402      	str	r4, [sp, #8]
 8000fb0:	9001      	str	r0, [sp, #4]
 8000fb2:	9100      	str	r1, [sp, #0]
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	69f9      	ldr	r1, [r7, #28]
 8000fba:	4807      	ldr	r0, [pc, #28]	; (8000fd8 <main+0xc8>)
 8000fbc:	f003 fd90 	bl	8004ae0 <iprintf>
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
		 HAL_Delay(500);
		 */
		HAL_Delay(200);
 8000fc0:	20c8      	movs	r0, #200	; 0xc8
 8000fc2:	f000 fdad 	bl	8001b20 <HAL_Delay>
	while (1) {
 8000fc6:	e7be      	b.n	8000f46 <main+0x36>
 8000fc8:	200003ac 	.word	0x200003ac
 8000fcc:	200002bc 	.word	0x200002bc
 8000fd0:	200002a4 	.word	0x200002a4
 8000fd4:	20000304 	.word	0x20000304
 8000fd8:	08006890 	.word	0x08006890

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b094      	sub	sp, #80	; 0x50
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0320 	add.w	r3, r7, #32
 8000fe6:	2230      	movs	r2, #48	; 0x30
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f003 f914 	bl	8004218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	4b23      	ldr	r3, [pc, #140]	; (8001094 <SystemClock_Config+0xb8>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001008:	4a22      	ldr	r2, [pc, #136]	; (8001094 <SystemClock_Config+0xb8>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100e:	6413      	str	r3, [r2, #64]	; 0x40
 8001010:	4b20      	ldr	r3, [pc, #128]	; (8001094 <SystemClock_Config+0xb8>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001018:	60bb      	str	r3, [r7, #8]
 800101a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <SystemClock_Config+0xbc>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001028:	4a1b      	ldr	r2, [pc, #108]	; (8001098 <SystemClock_Config+0xbc>)
 800102a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b19      	ldr	r3, [pc, #100]	; (8001098 <SystemClock_Config+0xbc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800103c:	2302      	movs	r3, #2
 800103e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001040:	2301      	movs	r3, #1
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001044:	2310      	movs	r3, #16
 8001046:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800104c:	f107 0320 	add.w	r3, r7, #32
 8001050:	4618      	mov	r0, r3
 8001052:	f001 ffcf 	bl	8002ff4 <HAL_RCC_OscConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800105c:	f000 fa3a 	bl	80014d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001060:	230f      	movs	r3, #15
 8001062:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800106c:	2300      	movs	r3, #0
 800106e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001074:	f107 030c 	add.w	r3, r7, #12
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f002 fa2a 	bl	80034d4 <HAL_RCC_ClockConfig>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001086:	f000 fa25 	bl	80014d4 <Error_Handler>
  }
}
 800108a:	bf00      	nop
 800108c:	3750      	adds	r7, #80	; 0x50
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800
 8001098:	40007000 	.word	0x40007000

0800109c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010a2:	463b      	mov	r3, r7
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ae:	4b59      	ldr	r3, [pc, #356]	; (8001214 <MX_ADC1_Init+0x178>)
 80010b0:	4a59      	ldr	r2, [pc, #356]	; (8001218 <MX_ADC1_Init+0x17c>)
 80010b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80010b4:	4b57      	ldr	r3, [pc, #348]	; (8001214 <MX_ADC1_Init+0x178>)
 80010b6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010bc:	4b55      	ldr	r3, [pc, #340]	; (8001214 <MX_ADC1_Init+0x178>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80010c2:	4b54      	ldr	r3, [pc, #336]	; (8001214 <MX_ADC1_Init+0x178>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010c8:	4b52      	ldr	r3, [pc, #328]	; (8001214 <MX_ADC1_Init+0x178>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ce:	4b51      	ldr	r3, [pc, #324]	; (8001214 <MX_ADC1_Init+0x178>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d6:	4b4f      	ldr	r3, [pc, #316]	; (8001214 <MX_ADC1_Init+0x178>)
 80010d8:	2200      	movs	r2, #0
 80010da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010dc:	4b4d      	ldr	r3, [pc, #308]	; (8001214 <MX_ADC1_Init+0x178>)
 80010de:	4a4f      	ldr	r2, [pc, #316]	; (800121c <MX_ADC1_Init+0x180>)
 80010e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e2:	4b4c      	ldr	r3, [pc, #304]	; (8001214 <MX_ADC1_Init+0x178>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 9;
 80010e8:	4b4a      	ldr	r3, [pc, #296]	; (8001214 <MX_ADC1_Init+0x178>)
 80010ea:	2209      	movs	r2, #9
 80010ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010ee:	4b49      	ldr	r3, [pc, #292]	; (8001214 <MX_ADC1_Init+0x178>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010f6:	4b47      	ldr	r3, [pc, #284]	; (8001214 <MX_ADC1_Init+0x178>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010fc:	4845      	ldr	r0, [pc, #276]	; (8001214 <MX_ADC1_Init+0x178>)
 80010fe:	f000 fd31 	bl	8001b64 <HAL_ADC_Init>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001108:	f000 f9e4 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800110c:	2303      	movs	r3, #3
 800110e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001110:	2301      	movs	r3, #1
 8001112:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001114:	2307      	movs	r3, #7
 8001116:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	4619      	mov	r1, r3
 800111c:	483d      	ldr	r0, [pc, #244]	; (8001214 <MX_ADC1_Init+0x178>)
 800111e:	f000 fe75 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001128:	f000 f9d4 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800112c:	230a      	movs	r3, #10
 800112e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001130:	2302      	movs	r3, #2
 8001132:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4836      	ldr	r0, [pc, #216]	; (8001214 <MX_ADC1_Init+0x178>)
 800113a:	f000 fe67 	bl	8001e0c <HAL_ADC_ConfigChannel>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001144:	f000 f9c6 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001148:	230d      	movs	r3, #13
 800114a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800114c:	2303      	movs	r3, #3
 800114e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001150:	463b      	mov	r3, r7
 8001152:	4619      	mov	r1, r3
 8001154:	482f      	ldr	r0, [pc, #188]	; (8001214 <MX_ADC1_Init+0x178>)
 8001156:	f000 fe59 	bl	8001e0c <HAL_ADC_ConfigChannel>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001160:	f000 f9b8 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001164:	230c      	movs	r3, #12
 8001166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001168:	2304      	movs	r3, #4
 800116a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	4619      	mov	r1, r3
 8001170:	4828      	ldr	r0, [pc, #160]	; (8001214 <MX_ADC1_Init+0x178>)
 8001172:	f000 fe4b 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800117c:	f000 f9aa 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001180:	2304      	movs	r3, #4
 8001182:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001184:	2305      	movs	r3, #5
 8001186:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	4619      	mov	r1, r3
 800118c:	4821      	ldr	r0, [pc, #132]	; (8001214 <MX_ADC1_Init+0x178>)
 800118e:	f000 fe3d 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001198:	f000 f99c 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800119c:	2305      	movs	r3, #5
 800119e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80011a0:	2306      	movs	r3, #6
 80011a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011a4:	463b      	mov	r3, r7
 80011a6:	4619      	mov	r1, r3
 80011a8:	481a      	ldr	r0, [pc, #104]	; (8001214 <MX_ADC1_Init+0x178>)
 80011aa:	f000 fe2f 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80011b4:	f000 f98e 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80011b8:	2306      	movs	r3, #6
 80011ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80011bc:	2307      	movs	r3, #7
 80011be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011c0:	463b      	mov	r3, r7
 80011c2:	4619      	mov	r1, r3
 80011c4:	4813      	ldr	r0, [pc, #76]	; (8001214 <MX_ADC1_Init+0x178>)
 80011c6:	f000 fe21 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80011d0:	f000 f980 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80011d4:	2309      	movs	r3, #9
 80011d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80011d8:	2308      	movs	r3, #8
 80011da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011dc:	463b      	mov	r3, r7
 80011de:	4619      	mov	r1, r3
 80011e0:	480c      	ldr	r0, [pc, #48]	; (8001214 <MX_ADC1_Init+0x178>)
 80011e2:	f000 fe13 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80011ec:	f000 f972 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80011f4:	2309      	movs	r3, #9
 80011f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011f8:	463b      	mov	r3, r7
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_ADC1_Init+0x178>)
 80011fe:	f000 fe05 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001208:	f000 f964 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200002bc 	.word	0x200002bc
 8001218:	40012000 	.word	0x40012000
 800121c:	0f000001 	.word	0x0f000001

08001220 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001226:	463b      	mov	r3, r7
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001232:	4b44      	ldr	r3, [pc, #272]	; (8001344 <MX_ADC3_Init+0x124>)
 8001234:	4a44      	ldr	r2, [pc, #272]	; (8001348 <MX_ADC3_Init+0x128>)
 8001236:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001238:	4b42      	ldr	r3, [pc, #264]	; (8001344 <MX_ADC3_Init+0x124>)
 800123a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800123e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001240:	4b40      	ldr	r3, [pc, #256]	; (8001344 <MX_ADC3_Init+0x124>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <MX_ADC3_Init+0x124>)
 8001248:	2201      	movs	r2, #1
 800124a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800124c:	4b3d      	ldr	r3, [pc, #244]	; (8001344 <MX_ADC3_Init+0x124>)
 800124e:	2201      	movs	r2, #1
 8001250:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001252:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <MX_ADC3_Init+0x124>)
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800125a:	4b3a      	ldr	r3, [pc, #232]	; (8001344 <MX_ADC3_Init+0x124>)
 800125c:	2200      	movs	r2, #0
 800125e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001260:	4b38      	ldr	r3, [pc, #224]	; (8001344 <MX_ADC3_Init+0x124>)
 8001262:	4a3a      	ldr	r2, [pc, #232]	; (800134c <MX_ADC3_Init+0x12c>)
 8001264:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001266:	4b37      	ldr	r3, [pc, #220]	; (8001344 <MX_ADC3_Init+0x124>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 6;
 800126c:	4b35      	ldr	r3, [pc, #212]	; (8001344 <MX_ADC3_Init+0x124>)
 800126e:	2206      	movs	r2, #6
 8001270:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001272:	4b34      	ldr	r3, [pc, #208]	; (8001344 <MX_ADC3_Init+0x124>)
 8001274:	2201      	movs	r2, #1
 8001276:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <MX_ADC3_Init+0x124>)
 800127c:	2201      	movs	r2, #1
 800127e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001280:	4830      	ldr	r0, [pc, #192]	; (8001344 <MX_ADC3_Init+0x124>)
 8001282:	f000 fc6f 	bl	8001b64 <HAL_ADC_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 800128c:	f000 f922 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001290:	2309      	movs	r3, #9
 8001292:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001294:	2301      	movs	r3, #1
 8001296:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001298:	2307      	movs	r3, #7
 800129a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4828      	ldr	r0, [pc, #160]	; (8001344 <MX_ADC3_Init+0x124>)
 80012a2:	f000 fdb3 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80012ac:	f000 f912 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80012b0:	230f      	movs	r3, #15
 80012b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80012b4:	2302      	movs	r3, #2
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4821      	ldr	r0, [pc, #132]	; (8001344 <MX_ADC3_Init+0x124>)
 80012be:	f000 fda5 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 80012c8:	f000 f904 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80012cc:	2307      	movs	r3, #7
 80012ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80012d0:	2303      	movs	r3, #3
 80012d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012d4:	463b      	mov	r3, r7
 80012d6:	4619      	mov	r1, r3
 80012d8:	481a      	ldr	r0, [pc, #104]	; (8001344 <MX_ADC3_Init+0x124>)
 80012da:	f000 fd97 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 80012e4:	f000 f8f6 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012e8:	2302      	movs	r3, #2
 80012ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80012ec:	2304      	movs	r3, #4
 80012ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012f0:	463b      	mov	r3, r7
 80012f2:	4619      	mov	r1, r3
 80012f4:	4813      	ldr	r0, [pc, #76]	; (8001344 <MX_ADC3_Init+0x124>)
 80012f6:	f000 fd89 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_ADC3_Init+0xe4>
  {
    Error_Handler();
 8001300:	f000 f8e8 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001304:	2308      	movs	r3, #8
 8001306:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001308:	2305      	movs	r3, #5
 800130a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	480c      	ldr	r0, [pc, #48]	; (8001344 <MX_ADC3_Init+0x124>)
 8001312:	f000 fd7b 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC3_Init+0x100>
  {
    Error_Handler();
 800131c:	f000 f8da 	bl	80014d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001320:	230e      	movs	r3, #14
 8001322:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001324:	2306      	movs	r3, #6
 8001326:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001328:	463b      	mov	r3, r7
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_ADC3_Init+0x124>)
 800132e:	f000 fd6d 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC3_Init+0x11c>
  {
    Error_Handler();
 8001338:	f000 f8cc 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000304 	.word	0x20000304
 8001348:	40012200 	.word	0x40012200
 800134c:	0f000001 	.word	0x0f000001

08001350 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <MX_USART3_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135a:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_USART3_UART_Init+0x4c>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <MX_USART3_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <MX_USART3_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <MX_USART3_UART_Init+0x4c>)
 8001388:	f002 fa70 	bl	800386c <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 f89f 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000204 	.word	0x20000204
 80013a0:	40004800 	.word	0x40004800

080013a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_DMA_Init+0x4c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <MX_DMA_Init+0x4c>)
 80013b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <MX_DMA_Init+0x4c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	2038      	movs	r0, #56	; 0x38
 80013cc:	f001 f8a9 	bl	8002522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013d0:	2038      	movs	r0, #56	; 0x38
 80013d2:	f001 f8c2 	bl	800255a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2039      	movs	r0, #57	; 0x39
 80013dc:	f001 f8a1 	bl	8002522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80013e0:	2039      	movs	r0, #57	; 0x39
 80013e2:	f001 f8ba 	bl	800255a <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a2d      	ldr	r2, [pc, #180]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b2b      	ldr	r3, [pc, #172]	; (80014c8 <MX_GPIO_Init+0xd4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <MX_GPIO_Init+0xd4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a26      	ldr	r2, [pc, #152]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001430:	f043 0320 	orr.w	r3, r3, #32
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b24      	ldr	r3, [pc, #144]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0320 	and.w	r3, r3, #32
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a1f      	ldr	r2, [pc, #124]	; (80014c8 <MX_GPIO_Init+0xd4>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a18      	ldr	r2, [pc, #96]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001480:	4812      	ldr	r0, [pc, #72]	; (80014cc <MX_GPIO_Init+0xd8>)
 8001482:	f001 fd9d 	bl	8002fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001486:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800148a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	480d      	ldr	r0, [pc, #52]	; (80014d0 <MX_GPIO_Init+0xdc>)
 800149c:	f001 fbe6 	bl	8002c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80014a0:	f244 0381 	movw	r3, #16513	; 0x4081
 80014a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	4804      	ldr	r0, [pc, #16]	; (80014cc <MX_GPIO_Init+0xd8>)
 80014ba:	f001 fbd7 	bl	8002c6c <HAL_GPIO_Init>

}
 80014be:	bf00      	nop
 80014c0:	3728      	adds	r7, #40	; 0x28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400
 80014d0:	40020800 	.word	0x40020800

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
	...

080014e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <HAL_MspInit+0x4c>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f2:	4a0f      	ldr	r2, [pc, #60]	; (8001530 <HAL_MspInit+0x4c>)
 80014f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f8:	6453      	str	r3, [r2, #68]	; 0x44
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <HAL_MspInit+0x4c>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <HAL_MspInit+0x4c>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	4a08      	ldr	r2, [pc, #32]	; (8001530 <HAL_MspInit+0x4c>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <HAL_MspInit+0x4c>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800

08001534 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	; 0x38
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a86      	ldr	r2, [pc, #536]	; (800176c <HAL_ADC_MspInit+0x238>)
 8001552:	4293      	cmp	r3, r2
 8001554:	f040 808d 	bne.w	8001672 <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
 800155c:	4b84      	ldr	r3, [pc, #528]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800155e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001560:	4a83      	ldr	r2, [pc, #524]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 8001562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001566:	6453      	str	r3, [r2, #68]	; 0x44
 8001568:	4b81      	ldr	r3, [pc, #516]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800156a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001570:	623b      	str	r3, [r7, #32]
 8001572:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
 8001578:	4b7d      	ldr	r3, [pc, #500]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157c:	4a7c      	ldr	r2, [pc, #496]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6313      	str	r3, [r2, #48]	; 0x30
 8001584:	4b7a      	ldr	r3, [pc, #488]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
 8001594:	4b76      	ldr	r3, [pc, #472]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001598:	4a75      	ldr	r2, [pc, #468]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6313      	str	r3, [r2, #48]	; 0x30
 80015a0:	4b73      	ldr	r3, [pc, #460]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80015a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	4b6f      	ldr	r3, [pc, #444]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80015b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b4:	4a6e      	ldr	r2, [pc, #440]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80015b6:	f043 0302 	orr.w	r3, r3, #2
 80015ba:	6313      	str	r3, [r2, #48]	; 0x30
 80015bc:	4b6c      	ldr	r3, [pc, #432]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697b      	ldr	r3, [r7, #20]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80015c8:	230d      	movs	r3, #13
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015cc:	2303      	movs	r3, #3
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d8:	4619      	mov	r1, r3
 80015da:	4866      	ldr	r0, [pc, #408]	; (8001774 <HAL_ADC_MspInit+0x240>)
 80015dc:	f001 fb46 	bl	8002c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80015e0:	2379      	movs	r3, #121	; 0x79
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e4:	2303      	movs	r3, #3
 80015e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f0:	4619      	mov	r1, r3
 80015f2:	4861      	ldr	r0, [pc, #388]	; (8001778 <HAL_ADC_MspInit+0x244>)
 80015f4:	f001 fb3a 	bl	8002c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015f8:	2302      	movs	r3, #2
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015fc:	2303      	movs	r3, #3
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001608:	4619      	mov	r1, r3
 800160a:	485c      	ldr	r0, [pc, #368]	; (800177c <HAL_ADC_MspInit+0x248>)
 800160c:	f001 fb2e 	bl	8002c6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001610:	4b5b      	ldr	r3, [pc, #364]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001612:	4a5c      	ldr	r2, [pc, #368]	; (8001784 <HAL_ADC_MspInit+0x250>)
 8001614:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001616:	4b5a      	ldr	r3, [pc, #360]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001618:	2200      	movs	r2, #0
 800161a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800161c:	4b58      	ldr	r3, [pc, #352]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001622:	4b57      	ldr	r3, [pc, #348]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001628:	4b55      	ldr	r3, [pc, #340]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 800162a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800162e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001630:	4b53      	ldr	r3, [pc, #332]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001632:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001636:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001638:	4b51      	ldr	r3, [pc, #324]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 800163a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800163e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001640:	4b4f      	ldr	r3, [pc, #316]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001642:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001646:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001648:	4b4d      	ldr	r3, [pc, #308]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 800164a:	2200      	movs	r2, #0
 800164c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800164e:	4b4c      	ldr	r3, [pc, #304]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001650:	2200      	movs	r2, #0
 8001652:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001654:	484a      	ldr	r0, [pc, #296]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001656:	f000 ff9b 	bl	8002590 <HAL_DMA_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001660:	f7ff ff38 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a46      	ldr	r2, [pc, #280]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 8001668:	639a      	str	r2, [r3, #56]	; 0x38
 800166a:	4a45      	ldr	r2, [pc, #276]	; (8001780 <HAL_ADC_MspInit+0x24c>)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001670:	e078      	b.n	8001764 <HAL_ADC_MspInit+0x230>
  else if(hadc->Instance==ADC3)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a44      	ldr	r2, [pc, #272]	; (8001788 <HAL_ADC_MspInit+0x254>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d173      	bne.n	8001764 <HAL_ADC_MspInit+0x230>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	4b3b      	ldr	r3, [pc, #236]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 8001682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001684:	4a3a      	ldr	r2, [pc, #232]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 8001686:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800168a:	6453      	str	r3, [r2, #68]	; 0x44
 800168c:	4b38      	ldr	r3, [pc, #224]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800168e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001694:	613b      	str	r3, [r7, #16]
 8001696:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	4b34      	ldr	r3, [pc, #208]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a0:	4a33      	ldr	r2, [pc, #204]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80016a2:	f043 0320 	orr.w	r3, r3, #32
 80016a6:	6313      	str	r3, [r2, #48]	; 0x30
 80016a8:	4b31      	ldr	r3, [pc, #196]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ac:	f003 0320 	and.w	r3, r3, #32
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b4:	2300      	movs	r3, #0
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	4b2d      	ldr	r3, [pc, #180]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	4a2c      	ldr	r2, [pc, #176]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	6313      	str	r3, [r2, #48]	; 0x30
 80016c4:	4b2a      	ldr	r3, [pc, #168]	; (8001770 <HAL_ADC_MspInit+0x23c>)
 80016c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9
 80016d0:	f44f 63c7 	mov.w	r3, #1592	; 0x638
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016d6:	2303      	movs	r3, #3
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e2:	4619      	mov	r1, r3
 80016e4:	4829      	ldr	r0, [pc, #164]	; (800178c <HAL_ADC_MspInit+0x258>)
 80016e6:	f001 fac1 	bl	8002c6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016ea:	2304      	movs	r3, #4
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ee:	2303      	movs	r3, #3
 80016f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fa:	4619      	mov	r1, r3
 80016fc:	481e      	ldr	r0, [pc, #120]	; (8001778 <HAL_ADC_MspInit+0x244>)
 80016fe:	f001 fab5 	bl	8002c6c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8001702:	4b23      	ldr	r3, [pc, #140]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001704:	4a23      	ldr	r2, [pc, #140]	; (8001794 <HAL_ADC_MspInit+0x260>)
 8001706:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8001708:	4b21      	ldr	r3, [pc, #132]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800170a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800170e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001710:	4b1f      	ldr	r3, [pc, #124]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001716:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001718:	2200      	movs	r2, #0
 800171a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800171c:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800171e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001722:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001724:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001726:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800172a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800172c:	4b18      	ldr	r3, [pc, #96]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800172e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001732:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001734:	4b16      	ldr	r3, [pc, #88]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001736:	f44f 7280 	mov.w	r2, #256	; 0x100
 800173a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800173e:	2200      	movs	r2, #0
 8001740:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001744:	2200      	movs	r2, #0
 8001746:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001748:	4811      	ldr	r0, [pc, #68]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800174a:	f000 ff21 	bl	8002590 <HAL_DMA_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <HAL_ADC_MspInit+0x224>
      Error_Handler();
 8001754:	f7ff febe 	bl	80014d4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a0d      	ldr	r2, [pc, #52]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 800175c:	639a      	str	r2, [r3, #56]	; 0x38
 800175e:	4a0c      	ldr	r2, [pc, #48]	; (8001790 <HAL_ADC_MspInit+0x25c>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001764:	bf00      	nop
 8001766:	3738      	adds	r7, #56	; 0x38
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40012000 	.word	0x40012000
 8001770:	40023800 	.word	0x40023800
 8001774:	40020800 	.word	0x40020800
 8001778:	40020000 	.word	0x40020000
 800177c:	40020400 	.word	0x40020400
 8001780:	2000034c 	.word	0x2000034c
 8001784:	40026410 	.word	0x40026410
 8001788:	40012200 	.word	0x40012200
 800178c:	40021400 	.word	0x40021400
 8001790:	20000244 	.word	0x20000244
 8001794:	40026428 	.word	0x40026428

08001798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a19      	ldr	r2, [pc, #100]	; (800181c <HAL_UART_MspInit+0x84>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d12c      	bne.n	8001814 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b18      	ldr	r3, [pc, #96]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	4a17      	ldr	r2, [pc, #92]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ca:	4b15      	ldr	r3, [pc, #84]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b11      	ldr	r3, [pc, #68]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a10      	ldr	r2, [pc, #64]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <HAL_UART_MspInit+0x88>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001804:	2307      	movs	r3, #7
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	4619      	mov	r1, r3
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <HAL_UART_MspInit+0x8c>)
 8001810:	f001 fa2c 	bl	8002c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001814:	bf00      	nop
 8001816:	3728      	adds	r7, #40	; 0x28
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40004800 	.word	0x40004800
 8001820:	40023800 	.word	0x40023800
 8001824:	40020800 	.word	0x40020800

08001828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <HardFault_Handler+0x4>

0800183c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <MemManage_Handler+0x4>

08001842 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001846:	e7fe      	b.n	8001846 <BusFault_Handler+0x4>

08001848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800184c:	e7fe      	b.n	800184c <UsageFault_Handler+0x4>

0800184e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800187c:	f000 f930 	bl	8001ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}

08001884 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001888:	4802      	ldr	r0, [pc, #8]	; (8001894 <DMA2_Stream0_IRQHandler+0x10>)
 800188a:	f000 ff87 	bl	800279c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	2000034c 	.word	0x2000034c

08001898 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800189c:	4802      	ldr	r0, [pc, #8]	; (80018a8 <DMA2_Stream1_IRQHandler+0x10>)
 800189e:	f000 ff7d 	bl	800279c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000244 	.word	0x20000244

080018ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	e00a      	b.n	80018d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018be:	f3af 8000 	nop.w
 80018c2:	4601      	mov	r1, r0
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	60ba      	str	r2, [r7, #8]
 80018ca:	b2ca      	uxtb	r2, r1
 80018cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	3301      	adds	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	429a      	cmp	r2, r3
 80018da:	dbf0      	blt.n	80018be <_read+0x12>
	}

return len;
 80018dc:	687b      	ldr	r3, [r7, #4]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
	return -1;
 80018ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
 8001906:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800190e:	605a      	str	r2, [r3, #4]
	return 0;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <_isatty>:

int _isatty(int file)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
	return 1;
 8001926:	2301      	movs	r3, #1
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
	return 0;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001958:	4a14      	ldr	r2, [pc, #80]	; (80019ac <_sbrk+0x5c>)
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <_sbrk+0x60>)
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <_sbrk+0x64>)
 800196e:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <_sbrk+0x68>)
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	429a      	cmp	r2, r3
 800197e:	d207      	bcs.n	8001990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001980:	f002 fc20 	bl	80041c4 <__errno>
 8001984:	4602      	mov	r2, r0
 8001986:	230c      	movs	r3, #12
 8001988:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	e009      	b.n	80019a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001990:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001996:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	4a05      	ldr	r2, [pc, #20]	; (80019b4 <_sbrk+0x64>)
 80019a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019a2:	68fb      	ldr	r3, [r7, #12]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20030000 	.word	0x20030000
 80019b0:	00000400 	.word	0x00000400
 80019b4:	200001f8 	.word	0x200001f8
 80019b8:	200003d8 	.word	0x200003d8

080019bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <SystemInit+0x28>)
 80019c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019c6:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <SystemInit+0x28>)
 80019c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <SystemInit+0x28>)
 80019d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019d6:	609a      	str	r2, [r3, #8]
#endif
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80019e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a20 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019ee:	e003      	b.n	80019f8 <LoopCopyDataInit>

080019f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019f6:	3104      	adds	r1, #4

080019f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019f8:	480b      	ldr	r0, [pc, #44]	; (8001a28 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019fa:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a00:	d3f6      	bcc.n	80019f0 <CopyDataInit>
  ldr  r2, =_sbss
 8001a02:	4a0b      	ldr	r2, [pc, #44]	; (8001a30 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a04:	e002      	b.n	8001a0c <LoopFillZerobss>

08001a06 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a06:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a08:	f842 3b04 	str.w	r3, [r2], #4

08001a0c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a0c:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a0e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a10:	d3f9      	bcc.n	8001a06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a12:	f7ff ffd3 	bl	80019bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a16:	f002 fbdb 	bl	80041d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a1a:	f7ff fa79 	bl	8000f10 <main>
  bx  lr    
 8001a1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a20:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001a24:	08006bb0 	.word	0x08006bb0
  ldr  r0, =_sdata
 8001a28:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a2c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001a30:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001a34:	200003d8 	.word	0x200003d8

08001a38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a38:	e7fe      	b.n	8001a38 <ADC_IRQHandler>
	...

08001a3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a40:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HAL_Init+0x40>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0d      	ldr	r2, [pc, #52]	; (8001a7c <HAL_Init+0x40>)
 8001a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_Init+0x40>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <HAL_Init+0x40>)
 8001a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <HAL_Init+0x40>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a07      	ldr	r2, [pc, #28]	; (8001a7c <HAL_Init+0x40>)
 8001a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a64:	2003      	movs	r0, #3
 8001a66:	f000 fd51 	bl	800250c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f000 f808 	bl	8001a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a70:	f7ff fd38 	bl	80014e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40023c00 	.word	0x40023c00

08001a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_InitTick+0x54>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_InitTick+0x58>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 fd69 	bl	8002576 <HAL_SYSTICK_Config>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00e      	b.n	8001acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d80a      	bhi.n	8001aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f000 fd31 	bl	8002522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac0:	4a06      	ldr	r2, [pc, #24]	; (8001adc <HAL_InitTick+0x5c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000008 	.word	0x20000008
 8001adc:	20000004 	.word	0x20000004

08001ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_IncTick+0x20>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_IncTick+0x24>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <HAL_IncTick+0x24>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	20000008 	.word	0x20000008
 8001b04:	200003d0 	.word	0x200003d0

08001b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b0c:	4b03      	ldr	r3, [pc, #12]	; (8001b1c <HAL_GetTick+0x14>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	200003d0 	.word	0x200003d0

08001b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff ffee 	bl	8001b08 <HAL_GetTick>
 8001b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	d005      	beq.n	8001b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_Delay+0x40>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4413      	add	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b46:	bf00      	nop
 8001b48:	f7ff ffde 	bl	8001b08 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d8f7      	bhi.n	8001b48 <HAL_Delay+0x28>
  {
  }
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000008 	.word	0x20000008

08001b64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e033      	b.n	8001be2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d109      	bne.n	8001b96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fcd6 	bl	8001534 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d118      	bne.n	8001bd4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001baa:	f023 0302 	bic.w	r3, r3, #2
 8001bae:	f043 0202 	orr.w	r2, r3, #2
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 fa5a 	bl	8002070 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f023 0303 	bic.w	r3, r3, #3
 8001bca:	f043 0201 	orr.w	r2, r3, #1
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	641a      	str	r2, [r3, #64]	; 0x40
 8001bd2:	e001      	b.n	8001bd8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_ADC_Start_DMA+0x1e>
 8001c06:	2302      	movs	r3, #2
 8001c08:	e0cc      	b.n	8001da4 <HAL_ADC_Start_DMA+0x1b8>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d018      	beq.n	8001c52 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0201 	orr.w	r2, r2, #1
 8001c2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c30:	4b5e      	ldr	r3, [pc, #376]	; (8001dac <HAL_ADC_Start_DMA+0x1c0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a5e      	ldr	r2, [pc, #376]	; (8001db0 <HAL_ADC_Start_DMA+0x1c4>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	0c9a      	lsrs	r2, r3, #18
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001c44:	e002      	b.n	8001c4c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f9      	bne.n	8001c46 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	f040 80a0 	bne.w	8001da2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ca0:	d106      	bne.n	8001cb0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	f023 0206 	bic.w	r2, r3, #6
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	645a      	str	r2, [r3, #68]	; 0x44
 8001cae:	e002      	b.n	8001cb6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	; (8001db4 <HAL_ADC_Start_DMA+0x1c8>)
 8001cc0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc6:	4a3c      	ldr	r2, [pc, #240]	; (8001db8 <HAL_ADC_Start_DMA+0x1cc>)
 8001cc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cce:	4a3b      	ldr	r2, [pc, #236]	; (8001dbc <HAL_ADC_Start_DMA+0x1d0>)
 8001cd0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd6:	4a3a      	ldr	r2, [pc, #232]	; (8001dc0 <HAL_ADC_Start_DMA+0x1d4>)
 8001cd8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ce2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001cf2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d02:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	334c      	adds	r3, #76	; 0x4c
 8001d0e:	4619      	mov	r1, r3
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f000 fcea 	bl	80026ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 031f 	and.w	r3, r3, #31
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d12a      	bne.n	8001d7a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a26      	ldr	r2, [pc, #152]	; (8001dc4 <HAL_ADC_Start_DMA+0x1d8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d015      	beq.n	8001d5a <HAL_ADC_Start_DMA+0x16e>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a25      	ldr	r2, [pc, #148]	; (8001dc8 <HAL_ADC_Start_DMA+0x1dc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d105      	bne.n	8001d44 <HAL_ADC_Start_DMA+0x158>
 8001d38:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <HAL_ADC_Start_DMA+0x1c8>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 031f 	and.w	r3, r3, #31
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d00a      	beq.n	8001d5a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a20      	ldr	r2, [pc, #128]	; (8001dcc <HAL_ADC_Start_DMA+0x1e0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d129      	bne.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
 8001d4e:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <HAL_ADC_Start_DMA+0x1c8>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	2b0f      	cmp	r3, #15
 8001d58:	d823      	bhi.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d11c      	bne.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	e013      	b.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a11      	ldr	r2, [pc, #68]	; (8001dc4 <HAL_ADC_Start_DMA+0x1d8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d10e      	bne.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d107      	bne.n	8001da2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001da0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000000 	.word	0x20000000
 8001db0:	431bde83 	.word	0x431bde83
 8001db4:	40012300 	.word	0x40012300
 8001db8:	08002269 	.word	0x08002269
 8001dbc:	08002323 	.word	0x08002323
 8001dc0:	0800233f 	.word	0x0800233f
 8001dc4:	40012000 	.word	0x40012000
 8001dc8:	40012100 	.word	0x40012100
 8001dcc:	40012200 	.word	0x40012200

08001dd0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1c>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e113      	b.n	8002050 <HAL_ADC_ConfigChannel+0x244>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b09      	cmp	r3, #9
 8001e36:	d925      	bls.n	8001e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68d9      	ldr	r1, [r3, #12]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	461a      	mov	r2, r3
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3b1e      	subs	r3, #30
 8001e4e:	2207      	movs	r2, #7
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43da      	mvns	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	400a      	ands	r2, r1
 8001e5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68d9      	ldr	r1, [r3, #12]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	4618      	mov	r0, r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4403      	add	r3, r0
 8001e76:	3b1e      	subs	r3, #30
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	e022      	b.n	8001eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6919      	ldr	r1, [r3, #16]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	2207      	movs	r2, #7
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6919      	ldr	r1, [r3, #16]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	4618      	mov	r0, r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	4403      	add	r3, r0
 8001ec0:	409a      	lsls	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b06      	cmp	r3, #6
 8001ed0:	d824      	bhi.n	8001f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b05      	subs	r3, #5
 8001ee4:	221f      	movs	r2, #31
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	400a      	ands	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	4613      	mov	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3b05      	subs	r3, #5
 8001f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	635a      	str	r2, [r3, #52]	; 0x34
 8001f1a:	e04c      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b0c      	cmp	r3, #12
 8001f22:	d824      	bhi.n	8001f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	3b23      	subs	r3, #35	; 0x23
 8001f36:	221f      	movs	r2, #31
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	43da      	mvns	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	400a      	ands	r2, r1
 8001f44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3b23      	subs	r3, #35	; 0x23
 8001f60:	fa00 f203 	lsl.w	r2, r0, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f6c:	e023      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b41      	subs	r3, #65	; 0x41
 8001f80:	221f      	movs	r2, #31
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43da      	mvns	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685a      	ldr	r2, [r3, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3b41      	subs	r3, #65	; 0x41
 8001faa:	fa00 f203 	lsl.w	r2, r0, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb6:	4b29      	ldr	r3, [pc, #164]	; (800205c <HAL_ADC_ConfigChannel+0x250>)
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a28      	ldr	r2, [pc, #160]	; (8002060 <HAL_ADC_ConfigChannel+0x254>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d10f      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d8>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b12      	cmp	r3, #18
 8001fca:	d10b      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1d      	ldr	r2, [pc, #116]	; (8002060 <HAL_ADC_ConfigChannel+0x254>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d12b      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x23a>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1c      	ldr	r2, [pc, #112]	; (8002064 <HAL_ADC_ConfigChannel+0x258>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d003      	beq.n	8002000 <HAL_ADC_ConfigChannel+0x1f4>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b11      	cmp	r3, #17
 8001ffe:	d122      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a11      	ldr	r2, [pc, #68]	; (8002064 <HAL_ADC_ConfigChannel+0x258>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d111      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_ADC_ConfigChannel+0x25c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a11      	ldr	r2, [pc, #68]	; (800206c <HAL_ADC_ConfigChannel+0x260>)
 8002028:	fba2 2303 	umull	r2, r3, r2, r3
 800202c:	0c9a      	lsrs	r2, r3, #18
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002038:	e002      	b.n	8002040 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	3b01      	subs	r3, #1
 800203e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f9      	bne.n	800203a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	40012300 	.word	0x40012300
 8002060:	40012000 	.word	0x40012000
 8002064:	10000012 	.word	0x10000012
 8002068:	20000000 	.word	0x20000000
 800206c:	431bde83 	.word	0x431bde83

08002070 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002078:	4b79      	ldr	r3, [pc, #484]	; (8002260 <ADC_Init+0x1f0>)
 800207a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	431a      	orrs	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	021a      	lsls	r2, r3, #8
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6859      	ldr	r1, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	6899      	ldr	r1, [r3, #8]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68da      	ldr	r2, [r3, #12]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	4a58      	ldr	r2, [pc, #352]	; (8002264 <ADC_Init+0x1f4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d022      	beq.n	800214e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002116:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6899      	ldr	r1, [r3, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002138:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6899      	ldr	r1, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	e00f      	b.n	800216e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800215c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800216c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0202 	bic.w	r2, r2, #2
 800217c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6899      	ldr	r1, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7e1b      	ldrb	r3, [r3, #24]
 8002188:	005a      	lsls	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d01b      	beq.n	80021d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6859      	ldr	r1, [r3, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c6:	3b01      	subs	r3, #1
 80021c8:	035a      	lsls	r2, r3, #13
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	e007      	b.n	80021e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	3b01      	subs	r3, #1
 8002200:	051a      	lsls	r2, r3, #20
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002218:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6899      	ldr	r1, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002226:	025a      	lsls	r2, r3, #9
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800223e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6899      	ldr	r1, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	029a      	lsls	r2, r3, #10
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	609a      	str	r2, [r3, #8]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	40012300 	.word	0x40012300
 8002264:	0f000001 	.word	0x0f000001

08002268 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002274:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800227e:	2b00      	cmp	r3, #0
 8002280:	d13c      	bne.n	80022fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d12b      	bne.n	80022f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d127      	bne.n	80022f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d006      	beq.n	80022c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d119      	bne.n	80022f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0220 	bic.w	r2, r2, #32
 80022ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d105      	bne.n	80022f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ec:	f043 0201 	orr.w	r2, r3, #1
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f7ff fd6b 	bl	8001dd0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022fa:	e00e      	b.n	800231a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f7ff fd75 	bl	8001df8 <HAL_ADC_ErrorCallback>
}
 800230e:	e004      	b.n	800231a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	4798      	blx	r3
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b084      	sub	sp, #16
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800232e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f7ff fd57 	bl	8001de4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002336:	bf00      	nop
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2240      	movs	r2, #64	; 0x40
 8002350:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	f043 0204 	orr.w	r2, r3, #4
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f7ff fd4a 	bl	8001df8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002364:	bf00      	nop
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002388:	4013      	ands	r3, r2
 800238a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002394:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800239c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800239e:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	60d3      	str	r3, [r2, #12]
}
 80023a4:	bf00      	nop
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023b8:	4b04      	ldr	r3, [pc, #16]	; (80023cc <__NVIC_GetPriorityGrouping+0x18>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	0a1b      	lsrs	r3, r3, #8
 80023be:	f003 0307 	and.w	r3, r3, #7
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	db0b      	blt.n	80023fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	f003 021f 	and.w	r2, r3, #31
 80023e8:	4907      	ldr	r1, [pc, #28]	; (8002408 <__NVIC_EnableIRQ+0x38>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2001      	movs	r0, #1
 80023f2:	fa00 f202 	lsl.w	r2, r0, r2
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	e000e100 	.word	0xe000e100

0800240c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	2b00      	cmp	r3, #0
 800241e:	db0a      	blt.n	8002436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	b2da      	uxtb	r2, r3
 8002424:	490c      	ldr	r1, [pc, #48]	; (8002458 <__NVIC_SetPriority+0x4c>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	0112      	lsls	r2, r2, #4
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	440b      	add	r3, r1
 8002430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002434:	e00a      	b.n	800244c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4908      	ldr	r1, [pc, #32]	; (800245c <__NVIC_SetPriority+0x50>)
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	3b04      	subs	r3, #4
 8002444:	0112      	lsls	r2, r2, #4
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	440b      	add	r3, r1
 800244a:	761a      	strb	r2, [r3, #24]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	e000e100 	.word	0xe000e100
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	; 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f1c3 0307 	rsb	r3, r3, #7
 800247a:	2b04      	cmp	r3, #4
 800247c:	bf28      	it	cs
 800247e:	2304      	movcs	r3, #4
 8002480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3304      	adds	r3, #4
 8002486:	2b06      	cmp	r3, #6
 8002488:	d902      	bls.n	8002490 <NVIC_EncodePriority+0x30>
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3b03      	subs	r3, #3
 800248e:	e000      	b.n	8002492 <NVIC_EncodePriority+0x32>
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002494:	f04f 32ff 	mov.w	r2, #4294967295
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43da      	mvns	r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	401a      	ands	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a8:	f04f 31ff 	mov.w	r1, #4294967295
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa01 f303 	lsl.w	r3, r1, r3
 80024b2:	43d9      	mvns	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	4313      	orrs	r3, r2
         );
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	; 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
	...

080024c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024d8:	d301      	bcc.n	80024de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024da:	2301      	movs	r3, #1
 80024dc:	e00f      	b.n	80024fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <SysTick_Config+0x40>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e6:	210f      	movs	r1, #15
 80024e8:	f04f 30ff 	mov.w	r0, #4294967295
 80024ec:	f7ff ff8e 	bl	800240c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <SysTick_Config+0x40>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f6:	4b04      	ldr	r3, [pc, #16]	; (8002508 <SysTick_Config+0x40>)
 80024f8:	2207      	movs	r2, #7
 80024fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	e000e010 	.word	0xe000e010

0800250c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff ff29 	bl	800236c <__NVIC_SetPriorityGrouping>
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002522:	b580      	push	{r7, lr}
 8002524:	b086      	sub	sp, #24
 8002526:	af00      	add	r7, sp, #0
 8002528:	4603      	mov	r3, r0
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
 800252e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002534:	f7ff ff3e 	bl	80023b4 <__NVIC_GetPriorityGrouping>
 8002538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	6978      	ldr	r0, [r7, #20]
 8002540:	f7ff ff8e 	bl	8002460 <NVIC_EncodePriority>
 8002544:	4602      	mov	r2, r0
 8002546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800254a:	4611      	mov	r1, r2
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff5d 	bl	800240c <__NVIC_SetPriority>
}
 8002552:	bf00      	nop
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	4603      	mov	r3, r0
 8002562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff31 	bl	80023d0 <__NVIC_EnableIRQ>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b082      	sub	sp, #8
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff ffa2 	bl	80024c8 <SysTick_Config>
 8002584:	4603      	mov	r3, r0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fab4 	bl	8001b08 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e099      	b.n	80026e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2202      	movs	r2, #2
 80025b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0201 	bic.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025cc:	e00f      	b.n	80025ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ce:	f7ff fa9b 	bl	8001b08 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b05      	cmp	r3, #5
 80025da:	d908      	bls.n	80025ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2203      	movs	r2, #3
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e078      	b.n	80026e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1e8      	bne.n	80025ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <HAL_DMA_Init+0x158>)
 8002608:	4013      	ands	r3, r2
 800260a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800261a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002626:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002632:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	2b04      	cmp	r3, #4
 8002646:	d107      	bne.n	8002658 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	4313      	orrs	r3, r2
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	4313      	orrs	r3, r2
 8002656:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	f023 0307 	bic.w	r3, r3, #7
 800266e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	4313      	orrs	r3, r2
 8002678:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267e:	2b04      	cmp	r3, #4
 8002680:	d117      	bne.n	80026b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00e      	beq.n	80026b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 fa6f 	bl	8002b78 <DMA_CheckFifoParam>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d008      	beq.n	80026b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2240      	movs	r2, #64	; 0x40
 80026a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80026ae:	2301      	movs	r3, #1
 80026b0:	e016      	b.n	80026e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 fa26 	bl	8002b0c <DMA_CalcBaseAndBitshift>
 80026c0:	4603      	mov	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c8:	223f      	movs	r2, #63	; 0x3f
 80026ca:	409a      	lsls	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	f010803f 	.word	0xf010803f

080026ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002702:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_DMA_Start_IT+0x26>
 800270e:	2302      	movs	r3, #2
 8002710:	e040      	b.n	8002794 <HAL_DMA_Start_IT+0xa8>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d12f      	bne.n	8002786 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2202      	movs	r2, #2
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 f9b8 	bl	8002ab0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002744:	223f      	movs	r2, #63	; 0x3f
 8002746:	409a      	lsls	r2, r3
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0216 	orr.w	r2, r2, #22
 800275a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	2b00      	cmp	r3, #0
 8002762:	d007      	beq.n	8002774 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0208 	orr.w	r2, r2, #8
 8002772:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e005      	b.n	8002792 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800278e:	2302      	movs	r3, #2
 8002790:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002792:	7dfb      	ldrb	r3, [r7, #23]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027a8:	4b92      	ldr	r3, [pc, #584]	; (80029f4 <HAL_DMA_IRQHandler+0x258>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a92      	ldr	r2, [pc, #584]	; (80029f8 <HAL_DMA_IRQHandler+0x25c>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0a9b      	lsrs	r3, r3, #10
 80027b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c6:	2208      	movs	r2, #8
 80027c8:	409a      	lsls	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d01a      	beq.n	8002808 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d013      	beq.n	8002808 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0204 	bic.w	r2, r2, #4
 80027ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f4:	2208      	movs	r2, #8
 80027f6:	409a      	lsls	r2, r3
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002800:	f043 0201 	orr.w	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800280c:	2201      	movs	r2, #1
 800280e:	409a      	lsls	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4013      	ands	r3, r2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d012      	beq.n	800283e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00b      	beq.n	800283e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800282a:	2201      	movs	r2, #1
 800282c:	409a      	lsls	r2, r3
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002836:	f043 0202 	orr.w	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002842:	2204      	movs	r2, #4
 8002844:	409a      	lsls	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	4013      	ands	r3, r2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d012      	beq.n	8002874 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00b      	beq.n	8002874 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002860:	2204      	movs	r2, #4
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800286c:	f043 0204 	orr.w	r2, r3, #4
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002878:	2210      	movs	r2, #16
 800287a:	409a      	lsls	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4013      	ands	r3, r2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d043      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d03c      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002896:	2210      	movs	r2, #16
 8002898:	409a      	lsls	r2, r3
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d018      	beq.n	80028de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d108      	bne.n	80028cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d024      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	4798      	blx	r3
 80028ca:	e01f      	b.n	800290c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d01b      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4798      	blx	r3
 80028dc:	e016      	b.n	800290c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d107      	bne.n	80028fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0208 	bic.w	r2, r2, #8
 80028fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002910:	2220      	movs	r2, #32
 8002912:	409a      	lsls	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4013      	ands	r3, r2
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 808e 	beq.w	8002a3a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8086 	beq.w	8002a3a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002932:	2220      	movs	r2, #32
 8002934:	409a      	lsls	r2, r3
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b05      	cmp	r3, #5
 8002944:	d136      	bne.n	80029b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0216 	bic.w	r2, r2, #22
 8002954:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002964:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <HAL_DMA_IRQHandler+0x1da>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002972:	2b00      	cmp	r3, #0
 8002974:	d007      	beq.n	8002986 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0208 	bic.w	r2, r2, #8
 8002984:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800298a:	223f      	movs	r2, #63	; 0x3f
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d07d      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	4798      	blx	r3
        }
        return;
 80029b2:	e078      	b.n	8002aa6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d01c      	beq.n	80029fc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d108      	bne.n	80029e2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d030      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	4798      	blx	r3
 80029e0:	e02b      	b.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d027      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	4798      	blx	r3
 80029f2:	e022      	b.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
 80029f4:	20000000 	.word	0x20000000
 80029f8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10f      	bne.n	8002a2a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0210 	bic.w	r2, r2, #16
 8002a18:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d032      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d022      	beq.n	8002a94 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2205      	movs	r2, #5
 8002a52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f022 0201 	bic.w	r2, r2, #1
 8002a64:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d307      	bcc.n	8002a82 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f2      	bne.n	8002a66 <HAL_DMA_IRQHandler+0x2ca>
 8002a80:	e000      	b.n	8002a84 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002a82:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
 8002aa4:	e000      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002aa6:	bf00      	nop
    }
  }
}
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop

08002ab0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002acc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b40      	cmp	r3, #64	; 0x40
 8002adc:	d108      	bne.n	8002af0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002aee:	e007      	b.n	8002b00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	60da      	str	r2, [r3, #12]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	3b10      	subs	r3, #16
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <DMA_CalcBaseAndBitshift+0x64>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	091b      	lsrs	r3, r3, #4
 8002b24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b26:	4a13      	ldr	r2, [pc, #76]	; (8002b74 <DMA_CalcBaseAndBitshift+0x68>)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d909      	bls.n	8002b4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b42:	f023 0303 	bic.w	r3, r3, #3
 8002b46:	1d1a      	adds	r2, r3, #4
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	659a      	str	r2, [r3, #88]	; 0x58
 8002b4c:	e007      	b.n	8002b5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	aaaaaaab 	.word	0xaaaaaaab
 8002b74:	080068d8 	.word	0x080068d8

08002b78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b80:	2300      	movs	r3, #0
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d11f      	bne.n	8002bd2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d855      	bhi.n	8002c44 <DMA_CheckFifoParam+0xcc>
 8002b98:	a201      	add	r2, pc, #4	; (adr r2, 8002ba0 <DMA_CheckFifoParam+0x28>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bb1 	.word	0x08002bb1
 8002ba4:	08002bc3 	.word	0x08002bc3
 8002ba8:	08002bb1 	.word	0x08002bb1
 8002bac:	08002c45 	.word	0x08002c45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d045      	beq.n	8002c48 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bc0:	e042      	b.n	8002c48 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002bca:	d13f      	bne.n	8002c4c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd0:	e03c      	b.n	8002c4c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bda:	d121      	bne.n	8002c20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d836      	bhi.n	8002c50 <DMA_CheckFifoParam+0xd8>
 8002be2:	a201      	add	r2, pc, #4	; (adr r2, 8002be8 <DMA_CheckFifoParam+0x70>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002bf9 	.word	0x08002bf9
 8002bec:	08002bff 	.word	0x08002bff
 8002bf0:	08002bf9 	.word	0x08002bf9
 8002bf4:	08002c11 	.word	0x08002c11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002bfc:	e02f      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d024      	beq.n	8002c54 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0e:	e021      	b.n	8002c54 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c18:	d11e      	bne.n	8002c58 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c1e:	e01b      	b.n	8002c58 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d902      	bls.n	8002c2c <DMA_CheckFifoParam+0xb4>
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d003      	beq.n	8002c32 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c2a:	e018      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c30:	e015      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00e      	beq.n	8002c5c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
      break;
 8002c42:	e00b      	b.n	8002c5c <DMA_CheckFifoParam+0xe4>
      break;
 8002c44:	bf00      	nop
 8002c46:	e00a      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c48:	bf00      	nop
 8002c4a:	e008      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c4c:	bf00      	nop
 8002c4e:	e006      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c50:	bf00      	nop
 8002c52:	e004      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c54:	bf00      	nop
 8002c56:	e002      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;   
 8002c58:	bf00      	nop
 8002c5a:	e000      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c5c:	bf00      	nop
    }
  } 
  
  return status; 
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b089      	sub	sp, #36	; 0x24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
 8002c86:	e177      	b.n	8002f78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c88:	2201      	movs	r2, #1
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	f040 8166 	bne.w	8002f72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d00b      	beq.n	8002cc6 <HAL_GPIO_Init+0x5a>
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d007      	beq.n	8002cc6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cba:	2b11      	cmp	r3, #17
 8002cbc:	d003      	beq.n	8002cc6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b12      	cmp	r3, #18
 8002cc4:	d130      	bne.n	8002d28 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	091b      	lsrs	r3, r3, #4
 8002d12:	f003 0201 	and.w	r2, r3, #1
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	2203      	movs	r2, #3
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d003      	beq.n	8002d68 <HAL_GPIO_Init+0xfc>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b12      	cmp	r3, #18
 8002d66:	d123      	bne.n	8002db0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	08da      	lsrs	r2, r3, #3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3208      	adds	r2, #8
 8002d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	220f      	movs	r2, #15
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	08da      	lsrs	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	3208      	adds	r2, #8
 8002daa:	69b9      	ldr	r1, [r7, #24]
 8002dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	2203      	movs	r2, #3
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 0203 	and.w	r2, r3, #3
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80c0 	beq.w	8002f72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	4b65      	ldr	r3, [pc, #404]	; (8002f8c <HAL_GPIO_Init+0x320>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	4a64      	ldr	r2, [pc, #400]	; (8002f8c <HAL_GPIO_Init+0x320>)
 8002dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e00:	6453      	str	r3, [r2, #68]	; 0x44
 8002e02:	4b62      	ldr	r3, [pc, #392]	; (8002f8c <HAL_GPIO_Init+0x320>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e0e:	4a60      	ldr	r2, [pc, #384]	; (8002f90 <HAL_GPIO_Init+0x324>)
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	089b      	lsrs	r3, r3, #2
 8002e14:	3302      	adds	r3, #2
 8002e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	220f      	movs	r2, #15
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a57      	ldr	r2, [pc, #348]	; (8002f94 <HAL_GPIO_Init+0x328>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d037      	beq.n	8002eaa <HAL_GPIO_Init+0x23e>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a56      	ldr	r2, [pc, #344]	; (8002f98 <HAL_GPIO_Init+0x32c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d031      	beq.n	8002ea6 <HAL_GPIO_Init+0x23a>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a55      	ldr	r2, [pc, #340]	; (8002f9c <HAL_GPIO_Init+0x330>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d02b      	beq.n	8002ea2 <HAL_GPIO_Init+0x236>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a54      	ldr	r2, [pc, #336]	; (8002fa0 <HAL_GPIO_Init+0x334>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d025      	beq.n	8002e9e <HAL_GPIO_Init+0x232>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a53      	ldr	r2, [pc, #332]	; (8002fa4 <HAL_GPIO_Init+0x338>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d01f      	beq.n	8002e9a <HAL_GPIO_Init+0x22e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a52      	ldr	r2, [pc, #328]	; (8002fa8 <HAL_GPIO_Init+0x33c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d019      	beq.n	8002e96 <HAL_GPIO_Init+0x22a>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a51      	ldr	r2, [pc, #324]	; (8002fac <HAL_GPIO_Init+0x340>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d013      	beq.n	8002e92 <HAL_GPIO_Init+0x226>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a50      	ldr	r2, [pc, #320]	; (8002fb0 <HAL_GPIO_Init+0x344>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d00d      	beq.n	8002e8e <HAL_GPIO_Init+0x222>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a4f      	ldr	r2, [pc, #316]	; (8002fb4 <HAL_GPIO_Init+0x348>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d007      	beq.n	8002e8a <HAL_GPIO_Init+0x21e>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a4e      	ldr	r2, [pc, #312]	; (8002fb8 <HAL_GPIO_Init+0x34c>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d101      	bne.n	8002e86 <HAL_GPIO_Init+0x21a>
 8002e82:	2309      	movs	r3, #9
 8002e84:	e012      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e86:	230a      	movs	r3, #10
 8002e88:	e010      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e8a:	2308      	movs	r3, #8
 8002e8c:	e00e      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e8e:	2307      	movs	r3, #7
 8002e90:	e00c      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e92:	2306      	movs	r3, #6
 8002e94:	e00a      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e96:	2305      	movs	r3, #5
 8002e98:	e008      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	e006      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e004      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e002      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_GPIO_Init+0x240>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	69fa      	ldr	r2, [r7, #28]
 8002eae:	f002 0203 	and.w	r2, r2, #3
 8002eb2:	0092      	lsls	r2, r2, #2
 8002eb4:	4093      	lsls	r3, r2
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ebc:	4934      	ldr	r1, [pc, #208]	; (8002f90 <HAL_GPIO_Init+0x324>)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	089b      	lsrs	r3, r3, #2
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eca:	4b3c      	ldr	r3, [pc, #240]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eee:	4a33      	ldr	r2, [pc, #204]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ef4:	4b31      	ldr	r3, [pc, #196]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f18:	4a28      	ldr	r2, [pc, #160]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f1e:	4b27      	ldr	r3, [pc, #156]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f42:	4a1e      	ldr	r2, [pc, #120]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f48:	4b1c      	ldr	r3, [pc, #112]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f6c:	4a13      	ldr	r2, [pc, #76]	; (8002fbc <HAL_GPIO_Init+0x350>)
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3301      	adds	r3, #1
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	2b0f      	cmp	r3, #15
 8002f7c:	f67f ae84 	bls.w	8002c88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f80:	bf00      	nop
 8002f82:	3724      	adds	r7, #36	; 0x24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40013800 	.word	0x40013800
 8002f94:	40020000 	.word	0x40020000
 8002f98:	40020400 	.word	0x40020400
 8002f9c:	40020800 	.word	0x40020800
 8002fa0:	40020c00 	.word	0x40020c00
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40021400 	.word	0x40021400
 8002fac:	40021800 	.word	0x40021800
 8002fb0:	40021c00 	.word	0x40021c00
 8002fb4:	40022000 	.word	0x40022000
 8002fb8:	40022400 	.word	0x40022400
 8002fbc:	40013c00 	.word	0x40013c00

08002fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd0:	787b      	ldrb	r3, [r7, #1]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fd6:	887a      	ldrh	r2, [r7, #2]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fdc:	e003      	b.n	8002fe6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fde:	887b      	ldrh	r3, [r7, #2]
 8002fe0:	041a      	lsls	r2, r3, #16
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	619a      	str	r2, [r3, #24]
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e25b      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d075      	beq.n	80030fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003012:	4ba3      	ldr	r3, [pc, #652]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
 800301a:	2b04      	cmp	r3, #4
 800301c:	d00c      	beq.n	8003038 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800301e:	4ba0      	ldr	r3, [pc, #640]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003026:	2b08      	cmp	r3, #8
 8003028:	d112      	bne.n	8003050 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800302a:	4b9d      	ldr	r3, [pc, #628]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003036:	d10b      	bne.n	8003050 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003038:	4b99      	ldr	r3, [pc, #612]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d05b      	beq.n	80030fc <HAL_RCC_OscConfig+0x108>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d157      	bne.n	80030fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e236      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003058:	d106      	bne.n	8003068 <HAL_RCC_OscConfig+0x74>
 800305a:	4b91      	ldr	r3, [pc, #580]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a90      	ldr	r2, [pc, #576]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	e01d      	b.n	80030a4 <HAL_RCC_OscConfig+0xb0>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003070:	d10c      	bne.n	800308c <HAL_RCC_OscConfig+0x98>
 8003072:	4b8b      	ldr	r3, [pc, #556]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a8a      	ldr	r2, [pc, #552]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800307c:	6013      	str	r3, [r2, #0]
 800307e:	4b88      	ldr	r3, [pc, #544]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a87      	ldr	r2, [pc, #540]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003088:	6013      	str	r3, [r2, #0]
 800308a:	e00b      	b.n	80030a4 <HAL_RCC_OscConfig+0xb0>
 800308c:	4b84      	ldr	r3, [pc, #528]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a83      	ldr	r2, [pc, #524]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003096:	6013      	str	r3, [r2, #0]
 8003098:	4b81      	ldr	r3, [pc, #516]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a80      	ldr	r2, [pc, #512]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800309e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d013      	beq.n	80030d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7fe fd2c 	bl	8001b08 <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030b4:	f7fe fd28 	bl	8001b08 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b64      	cmp	r3, #100	; 0x64
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e1fb      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c6:	4b76      	ldr	r3, [pc, #472]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d0f0      	beq.n	80030b4 <HAL_RCC_OscConfig+0xc0>
 80030d2:	e014      	b.n	80030fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d4:	f7fe fd18 	bl	8001b08 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030dc:	f7fe fd14 	bl	8001b08 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b64      	cmp	r3, #100	; 0x64
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e1e7      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ee:	4b6c      	ldr	r3, [pc, #432]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0xe8>
 80030fa:	e000      	b.n	80030fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d063      	beq.n	80031d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800310a:	4b65      	ldr	r3, [pc, #404]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 030c 	and.w	r3, r3, #12
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00b      	beq.n	800312e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003116:	4b62      	ldr	r3, [pc, #392]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800311e:	2b08      	cmp	r3, #8
 8003120:	d11c      	bne.n	800315c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003122:	4b5f      	ldr	r3, [pc, #380]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d116      	bne.n	800315c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312e:	4b5c      	ldr	r3, [pc, #368]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d005      	beq.n	8003146 <HAL_RCC_OscConfig+0x152>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d001      	beq.n	8003146 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e1bb      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003146:	4b56      	ldr	r3, [pc, #344]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	4952      	ldr	r1, [pc, #328]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003156:	4313      	orrs	r3, r2
 8003158:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315a:	e03a      	b.n	80031d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d020      	beq.n	80031a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003164:	4b4f      	ldr	r3, [pc, #316]	; (80032a4 <HAL_RCC_OscConfig+0x2b0>)
 8003166:	2201      	movs	r2, #1
 8003168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316a:	f7fe fccd 	bl	8001b08 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003172:	f7fe fcc9 	bl	8001b08 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e19c      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003184:	4b46      	ldr	r3, [pc, #280]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d0f0      	beq.n	8003172 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003190:	4b43      	ldr	r3, [pc, #268]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	4940      	ldr	r1, [pc, #256]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	600b      	str	r3, [r1, #0]
 80031a4:	e015      	b.n	80031d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031a6:	4b3f      	ldr	r3, [pc, #252]	; (80032a4 <HAL_RCC_OscConfig+0x2b0>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ac:	f7fe fcac 	bl	8001b08 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031b4:	f7fe fca8 	bl	8001b08 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e17b      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c6:	4b36      	ldr	r3, [pc, #216]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f0      	bne.n	80031b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d030      	beq.n	8003240 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d016      	beq.n	8003214 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031e6:	4b30      	ldr	r3, [pc, #192]	; (80032a8 <HAL_RCC_OscConfig+0x2b4>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ec:	f7fe fc8c 	bl	8001b08 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031f4:	f7fe fc88 	bl	8001b08 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e15b      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003206:	4b26      	ldr	r3, [pc, #152]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f0      	beq.n	80031f4 <HAL_RCC_OscConfig+0x200>
 8003212:	e015      	b.n	8003240 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003214:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <HAL_RCC_OscConfig+0x2b4>)
 8003216:	2200      	movs	r2, #0
 8003218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321a:	f7fe fc75 	bl	8001b08 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003220:	e008      	b.n	8003234 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003222:	f7fe fc71 	bl	8001b08 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d901      	bls.n	8003234 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e144      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003234:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1f0      	bne.n	8003222 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0304 	and.w	r3, r3, #4
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 80a0 	beq.w	800338e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800324e:	2300      	movs	r3, #0
 8003250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003252:	4b13      	ldr	r3, [pc, #76]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10f      	bne.n	800327e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	4b0f      	ldr	r3, [pc, #60]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	4a0e      	ldr	r2, [pc, #56]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800326c:	6413      	str	r3, [r2, #64]	; 0x40
 800326e:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <HAL_RCC_OscConfig+0x2ac>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003276:	60bb      	str	r3, [r7, #8]
 8003278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800327a:	2301      	movs	r3, #1
 800327c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800327e:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <HAL_RCC_OscConfig+0x2b8>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003286:	2b00      	cmp	r3, #0
 8003288:	d121      	bne.n	80032ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <HAL_RCC_OscConfig+0x2b8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a07      	ldr	r2, [pc, #28]	; (80032ac <HAL_RCC_OscConfig+0x2b8>)
 8003290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003296:	f7fe fc37 	bl	8001b08 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800329c:	e011      	b.n	80032c2 <HAL_RCC_OscConfig+0x2ce>
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
 80032a4:	42470000 	.word	0x42470000
 80032a8:	42470e80 	.word	0x42470e80
 80032ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b0:	f7fe fc2a 	bl	8001b08 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e0fd      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c2:	4b81      	ldr	r3, [pc, #516]	; (80034c8 <HAL_RCC_OscConfig+0x4d4>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d106      	bne.n	80032e4 <HAL_RCC_OscConfig+0x2f0>
 80032d6:	4b7d      	ldr	r3, [pc, #500]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032da:	4a7c      	ldr	r2, [pc, #496]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6713      	str	r3, [r2, #112]	; 0x70
 80032e2:	e01c      	b.n	800331e <HAL_RCC_OscConfig+0x32a>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	2b05      	cmp	r3, #5
 80032ea:	d10c      	bne.n	8003306 <HAL_RCC_OscConfig+0x312>
 80032ec:	4b77      	ldr	r3, [pc, #476]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f0:	4a76      	ldr	r2, [pc, #472]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032f2:	f043 0304 	orr.w	r3, r3, #4
 80032f6:	6713      	str	r3, [r2, #112]	; 0x70
 80032f8:	4b74      	ldr	r3, [pc, #464]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fc:	4a73      	ldr	r2, [pc, #460]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	6713      	str	r3, [r2, #112]	; 0x70
 8003304:	e00b      	b.n	800331e <HAL_RCC_OscConfig+0x32a>
 8003306:	4b71      	ldr	r3, [pc, #452]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330a:	4a70      	ldr	r2, [pc, #448]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 800330c:	f023 0301 	bic.w	r3, r3, #1
 8003310:	6713      	str	r3, [r2, #112]	; 0x70
 8003312:	4b6e      	ldr	r3, [pc, #440]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003316:	4a6d      	ldr	r2, [pc, #436]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003318:	f023 0304 	bic.w	r3, r3, #4
 800331c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d015      	beq.n	8003352 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003326:	f7fe fbef 	bl	8001b08 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800332c:	e00a      	b.n	8003344 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800332e:	f7fe fbeb 	bl	8001b08 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	f241 3288 	movw	r2, #5000	; 0x1388
 800333c:	4293      	cmp	r3, r2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e0bc      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003344:	4b61      	ldr	r3, [pc, #388]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0ee      	beq.n	800332e <HAL_RCC_OscConfig+0x33a>
 8003350:	e014      	b.n	800337c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003352:	f7fe fbd9 	bl	8001b08 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003358:	e00a      	b.n	8003370 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800335a:	f7fe fbd5 	bl	8001b08 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	f241 3288 	movw	r2, #5000	; 0x1388
 8003368:	4293      	cmp	r3, r2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e0a6      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003370:	4b56      	ldr	r3, [pc, #344]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1ee      	bne.n	800335a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800337c:	7dfb      	ldrb	r3, [r7, #23]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d105      	bne.n	800338e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003382:	4b52      	ldr	r3, [pc, #328]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	4a51      	ldr	r2, [pc, #324]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800338c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	f000 8092 	beq.w	80034bc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003398:	4b4c      	ldr	r3, [pc, #304]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 030c 	and.w	r3, r3, #12
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d05c      	beq.n	800345e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d141      	bne.n	8003430 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ac:	4b48      	ldr	r3, [pc, #288]	; (80034d0 <HAL_RCC_OscConfig+0x4dc>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b2:	f7fe fba9 	bl	8001b08 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ba:	f7fe fba5 	bl	8001b08 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e078      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033cc:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f0      	bne.n	80033ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	69da      	ldr	r2, [r3, #28]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	431a      	orrs	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	019b      	lsls	r3, r3, #6
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ee:	085b      	lsrs	r3, r3, #1
 80033f0:	3b01      	subs	r3, #1
 80033f2:	041b      	lsls	r3, r3, #16
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fa:	061b      	lsls	r3, r3, #24
 80033fc:	4933      	ldr	r1, [pc, #204]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003402:	4b33      	ldr	r3, [pc, #204]	; (80034d0 <HAL_RCC_OscConfig+0x4dc>)
 8003404:	2201      	movs	r2, #1
 8003406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003408:	f7fe fb7e 	bl	8001b08 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003410:	f7fe fb7a 	bl	8001b08 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e04d      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003422:	4b2a      	ldr	r3, [pc, #168]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCC_OscConfig+0x41c>
 800342e:	e045      	b.n	80034bc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003430:	4b27      	ldr	r3, [pc, #156]	; (80034d0 <HAL_RCC_OscConfig+0x4dc>)
 8003432:	2200      	movs	r2, #0
 8003434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003436:	f7fe fb67 	bl	8001b08 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800343c:	e008      	b.n	8003450 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800343e:	f7fe fb63 	bl	8001b08 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e036      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003450:	4b1e      	ldr	r3, [pc, #120]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1f0      	bne.n	800343e <HAL_RCC_OscConfig+0x44a>
 800345c:	e02e      	b.n	80034bc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d101      	bne.n	800346a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e029      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <HAL_RCC_OscConfig+0x4d8>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	429a      	cmp	r2, r3
 800347c:	d11c      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003488:	429a      	cmp	r2, r3
 800348a:	d115      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003492:	4013      	ands	r3, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003498:	4293      	cmp	r3, r2
 800349a:	d10d      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d106      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40007000 	.word	0x40007000
 80034cc:	40023800 	.word	0x40023800
 80034d0:	42470060 	.word	0x42470060

080034d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e0cc      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034e8:	4b68      	ldr	r3, [pc, #416]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d90c      	bls.n	8003510 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f6:	4b65      	ldr	r3, [pc, #404]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fe:	4b63      	ldr	r3, [pc, #396]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d001      	beq.n	8003510 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0b8      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d020      	beq.n	800355e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003528:	4b59      	ldr	r3, [pc, #356]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	4a58      	ldr	r2, [pc, #352]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003532:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b00      	cmp	r3, #0
 800353e:	d005      	beq.n	800354c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003540:	4b53      	ldr	r3, [pc, #332]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	4a52      	ldr	r2, [pc, #328]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003546:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800354a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800354c:	4b50      	ldr	r3, [pc, #320]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	494d      	ldr	r1, [pc, #308]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d044      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003572:	4b47      	ldr	r3, [pc, #284]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d119      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e07f      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b02      	cmp	r3, #2
 8003588:	d003      	beq.n	8003592 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800358e:	2b03      	cmp	r3, #3
 8003590:	d107      	bne.n	80035a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003592:	4b3f      	ldr	r3, [pc, #252]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d109      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e06f      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035a2:	4b3b      	ldr	r3, [pc, #236]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e067      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035b2:	4b37      	ldr	r3, [pc, #220]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f023 0203 	bic.w	r2, r3, #3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	4934      	ldr	r1, [pc, #208]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035c4:	f7fe faa0 	bl	8001b08 <HAL_GetTick>
 80035c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ca:	e00a      	b.n	80035e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035cc:	f7fe fa9c 	bl	8001b08 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035da:	4293      	cmp	r3, r2
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e04f      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e2:	4b2b      	ldr	r3, [pc, #172]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 020c 	and.w	r2, r3, #12
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d1eb      	bne.n	80035cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035f4:	4b25      	ldr	r3, [pc, #148]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 030f 	and.w	r3, r3, #15
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d20c      	bcs.n	800361c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003602:	4b22      	ldr	r3, [pc, #136]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800360a:	4b20      	ldr	r3, [pc, #128]	; (800368c <HAL_RCC_ClockConfig+0x1b8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 030f 	and.w	r3, r3, #15
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d001      	beq.n	800361c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e032      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d008      	beq.n	800363a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	4916      	ldr	r1, [pc, #88]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003646:	4b12      	ldr	r3, [pc, #72]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	490e      	ldr	r1, [pc, #56]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800365a:	f000 f821 	bl	80036a0 <HAL_RCC_GetSysClockFreq>
 800365e:	4601      	mov	r1, r0
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <HAL_RCC_ClockConfig+0x1bc>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	4a0a      	ldr	r2, [pc, #40]	; (8003694 <HAL_RCC_ClockConfig+0x1c0>)
 800366c:	5cd3      	ldrb	r3, [r2, r3]
 800366e:	fa21 f303 	lsr.w	r3, r1, r3
 8003672:	4a09      	ldr	r2, [pc, #36]	; (8003698 <HAL_RCC_ClockConfig+0x1c4>)
 8003674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003676:	4b09      	ldr	r3, [pc, #36]	; (800369c <HAL_RCC_ClockConfig+0x1c8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fa00 	bl	8001a80 <HAL_InitTick>

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40023c00 	.word	0x40023c00
 8003690:	40023800 	.word	0x40023800
 8003694:	080068c0 	.word	0x080068c0
 8003698:	20000000 	.word	0x20000000
 800369c:	20000004 	.word	0x20000004

080036a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036a6:	2300      	movs	r3, #0
 80036a8:	607b      	str	r3, [r7, #4]
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	2300      	movs	r3, #0
 80036b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036b6:	4b50      	ldr	r3, [pc, #320]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d007      	beq.n	80036d2 <HAL_RCC_GetSysClockFreq+0x32>
 80036c2:	2b08      	cmp	r3, #8
 80036c4:	d008      	beq.n	80036d8 <HAL_RCC_GetSysClockFreq+0x38>
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f040 808d 	bne.w	80037e6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4b4b      	ldr	r3, [pc, #300]	; (80037fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80036ce:	60bb      	str	r3, [r7, #8]
       break;
 80036d0:	e08c      	b.n	80037ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036d2:	4b4b      	ldr	r3, [pc, #300]	; (8003800 <HAL_RCC_GetSysClockFreq+0x160>)
 80036d4:	60bb      	str	r3, [r7, #8]
      break;
 80036d6:	e089      	b.n	80037ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036d8:	4b47      	ldr	r3, [pc, #284]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e2:	4b45      	ldr	r3, [pc, #276]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d023      	beq.n	8003736 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ee:	4b42      	ldr	r3, [pc, #264]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	099b      	lsrs	r3, r3, #6
 80036f4:	f04f 0400 	mov.w	r4, #0
 80036f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	ea03 0501 	and.w	r5, r3, r1
 8003704:	ea04 0602 	and.w	r6, r4, r2
 8003708:	4a3d      	ldr	r2, [pc, #244]	; (8003800 <HAL_RCC_GetSysClockFreq+0x160>)
 800370a:	fb02 f106 	mul.w	r1, r2, r6
 800370e:	2200      	movs	r2, #0
 8003710:	fb02 f205 	mul.w	r2, r2, r5
 8003714:	440a      	add	r2, r1
 8003716:	493a      	ldr	r1, [pc, #232]	; (8003800 <HAL_RCC_GetSysClockFreq+0x160>)
 8003718:	fba5 0101 	umull	r0, r1, r5, r1
 800371c:	1853      	adds	r3, r2, r1
 800371e:	4619      	mov	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f04f 0400 	mov.w	r4, #0
 8003726:	461a      	mov	r2, r3
 8003728:	4623      	mov	r3, r4
 800372a:	f7fd fa4d 	bl	8000bc8 <__aeabi_uldivmod>
 800372e:	4603      	mov	r3, r0
 8003730:	460c      	mov	r4, r1
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	e049      	b.n	80037ca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003736:	4b30      	ldr	r3, [pc, #192]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	099b      	lsrs	r3, r3, #6
 800373c:	f04f 0400 	mov.w	r4, #0
 8003740:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003744:	f04f 0200 	mov.w	r2, #0
 8003748:	ea03 0501 	and.w	r5, r3, r1
 800374c:	ea04 0602 	and.w	r6, r4, r2
 8003750:	4629      	mov	r1, r5
 8003752:	4632      	mov	r2, r6
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	f04f 0400 	mov.w	r4, #0
 800375c:	0154      	lsls	r4, r2, #5
 800375e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003762:	014b      	lsls	r3, r1, #5
 8003764:	4619      	mov	r1, r3
 8003766:	4622      	mov	r2, r4
 8003768:	1b49      	subs	r1, r1, r5
 800376a:	eb62 0206 	sbc.w	r2, r2, r6
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	f04f 0400 	mov.w	r4, #0
 8003776:	0194      	lsls	r4, r2, #6
 8003778:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800377c:	018b      	lsls	r3, r1, #6
 800377e:	1a5b      	subs	r3, r3, r1
 8003780:	eb64 0402 	sbc.w	r4, r4, r2
 8003784:	f04f 0100 	mov.w	r1, #0
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	00e2      	lsls	r2, r4, #3
 800378e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003792:	00d9      	lsls	r1, r3, #3
 8003794:	460b      	mov	r3, r1
 8003796:	4614      	mov	r4, r2
 8003798:	195b      	adds	r3, r3, r5
 800379a:	eb44 0406 	adc.w	r4, r4, r6
 800379e:	f04f 0100 	mov.w	r1, #0
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	02a2      	lsls	r2, r4, #10
 80037a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80037ac:	0299      	lsls	r1, r3, #10
 80037ae:	460b      	mov	r3, r1
 80037b0:	4614      	mov	r4, r2
 80037b2:	4618      	mov	r0, r3
 80037b4:	4621      	mov	r1, r4
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f04f 0400 	mov.w	r4, #0
 80037bc:	461a      	mov	r2, r3
 80037be:	4623      	mov	r3, r4
 80037c0:	f7fd fa02 	bl	8000bc8 <__aeabi_uldivmod>
 80037c4:	4603      	mov	r3, r0
 80037c6:	460c      	mov	r4, r1
 80037c8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037ca:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	0c1b      	lsrs	r3, r3, #16
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	3301      	adds	r3, #1
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	60bb      	str	r3, [r7, #8]
      break;
 80037e4:	e002      	b.n	80037ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037e6:	4b05      	ldr	r3, [pc, #20]	; (80037fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80037e8:	60bb      	str	r3, [r7, #8]
      break;
 80037ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ec:	68bb      	ldr	r3, [r7, #8]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037f6:	bf00      	nop
 80037f8:	40023800 	.word	0x40023800
 80037fc:	00f42400 	.word	0x00f42400
 8003800:	017d7840 	.word	0x017d7840

08003804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_RCC_GetHCLKFreq+0x14>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000000 	.word	0x20000000

0800381c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003820:	f7ff fff0 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003824:	4601      	mov	r1, r0
 8003826:	4b05      	ldr	r3, [pc, #20]	; (800383c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	0a9b      	lsrs	r3, r3, #10
 800382c:	f003 0307 	and.w	r3, r3, #7
 8003830:	4a03      	ldr	r2, [pc, #12]	; (8003840 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003832:	5cd3      	ldrb	r3, [r2, r3]
 8003834:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003838:	4618      	mov	r0, r3
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40023800 	.word	0x40023800
 8003840:	080068d0 	.word	0x080068d0

08003844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003848:	f7ff ffdc 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 800384c:	4601      	mov	r1, r0
 800384e:	4b05      	ldr	r3, [pc, #20]	; (8003864 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	0b5b      	lsrs	r3, r3, #13
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	4a03      	ldr	r2, [pc, #12]	; (8003868 <HAL_RCC_GetPCLK2Freq+0x24>)
 800385a:	5cd3      	ldrb	r3, [r2, r3]
 800385c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003860:	4618      	mov	r0, r3
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40023800 	.word	0x40023800
 8003868:	080068d0 	.word	0x080068d0

0800386c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e03f      	b.n	80038fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7fd ff80 	bl	8001798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2224      	movs	r2, #36	; 0x24
 800389c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 f90b 	bl	8003acc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2220      	movs	r2, #32
 80038f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b088      	sub	sp, #32
 800390a:	af02      	add	r7, sp, #8
 800390c:	60f8      	str	r0, [r7, #12]
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	603b      	str	r3, [r7, #0]
 8003912:	4613      	mov	r3, r2
 8003914:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b20      	cmp	r3, #32
 8003924:	f040 8083 	bne.w	8003a2e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <HAL_UART_Transmit+0x2e>
 800392e:	88fb      	ldrh	r3, [r7, #6]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e07b      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800393e:	2b01      	cmp	r3, #1
 8003940:	d101      	bne.n	8003946 <HAL_UART_Transmit+0x40>
 8003942:	2302      	movs	r3, #2
 8003944:	e074      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2221      	movs	r2, #33	; 0x21
 8003958:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800395c:	f7fe f8d4 	bl	8001b08 <HAL_GetTick>
 8003960:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	88fa      	ldrh	r2, [r7, #6]
 8003966:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	88fa      	ldrh	r2, [r7, #6]
 800396c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003976:	e042      	b.n	80039fe <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800398e:	d122      	bne.n	80039d6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2200      	movs	r2, #0
 8003998:	2180      	movs	r1, #128	; 0x80
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f84c 	bl	8003a38 <UART_WaitOnFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e042      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d103      	bne.n	80039ce <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	3302      	adds	r3, #2
 80039ca:	60bb      	str	r3, [r7, #8]
 80039cc:	e017      	b.n	80039fe <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	3301      	adds	r3, #1
 80039d2:	60bb      	str	r3, [r7, #8]
 80039d4:	e013      	b.n	80039fe <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2200      	movs	r2, #0
 80039de:	2180      	movs	r1, #128	; 0x80
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f829 	bl	8003a38 <UART_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e01f      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	60ba      	str	r2, [r7, #8]
 80039f6:	781a      	ldrb	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1b7      	bne.n	8003978 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2140      	movs	r1, #64	; 0x40
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f810 	bl	8003a38 <UART_WaitOnFlagUntilTimeout>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e006      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e000      	b.n	8003a30 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003a2e:	2302      	movs	r3, #2
  }
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3718      	adds	r7, #24
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	4613      	mov	r3, r2
 8003a46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a48:	e02c      	b.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d028      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a58:	f7fe f856 	bl	8001b08 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d21d      	bcs.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a76:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695a      	ldr	r2, [r3, #20]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0201 	bic.w	r2, r2, #1
 8003a86:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e00f      	b.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	4013      	ands	r3, r2
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	bf0c      	ite	eq
 8003ab4:	2301      	moveq	r3, #1
 8003ab6:	2300      	movne	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d0c3      	beq.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad0:	b085      	sub	sp, #20
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68da      	ldr	r2, [r3, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	69db      	ldr	r3, [r3, #28]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003b0e:	f023 030c 	bic.w	r3, r3, #12
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	68f9      	ldr	r1, [r7, #12]
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b3a:	f040 818b 	bne.w	8003e54 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4ac1      	ldr	r2, [pc, #772]	; (8003e48 <UART_SetConfig+0x37c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d005      	beq.n	8003b54 <UART_SetConfig+0x88>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4abf      	ldr	r2, [pc, #764]	; (8003e4c <UART_SetConfig+0x380>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	f040 80bd 	bne.w	8003cce <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b54:	f7ff fe76 	bl	8003844 <HAL_RCC_GetPCLK2Freq>
 8003b58:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	461d      	mov	r5, r3
 8003b5e:	f04f 0600 	mov.w	r6, #0
 8003b62:	46a8      	mov	r8, r5
 8003b64:	46b1      	mov	r9, r6
 8003b66:	eb18 0308 	adds.w	r3, r8, r8
 8003b6a:	eb49 0409 	adc.w	r4, r9, r9
 8003b6e:	4698      	mov	r8, r3
 8003b70:	46a1      	mov	r9, r4
 8003b72:	eb18 0805 	adds.w	r8, r8, r5
 8003b76:	eb49 0906 	adc.w	r9, r9, r6
 8003b7a:	f04f 0100 	mov.w	r1, #0
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003b86:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003b8a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003b8e:	4688      	mov	r8, r1
 8003b90:	4691      	mov	r9, r2
 8003b92:	eb18 0005 	adds.w	r0, r8, r5
 8003b96:	eb49 0106 	adc.w	r1, r9, r6
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	461d      	mov	r5, r3
 8003ba0:	f04f 0600 	mov.w	r6, #0
 8003ba4:	196b      	adds	r3, r5, r5
 8003ba6:	eb46 0406 	adc.w	r4, r6, r6
 8003baa:	461a      	mov	r2, r3
 8003bac:	4623      	mov	r3, r4
 8003bae:	f7fd f80b 	bl	8000bc8 <__aeabi_uldivmod>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	460c      	mov	r4, r1
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	4ba5      	ldr	r3, [pc, #660]	; (8003e50 <UART_SetConfig+0x384>)
 8003bba:	fba3 2302 	umull	r2, r3, r3, r2
 8003bbe:	095b      	lsrs	r3, r3, #5
 8003bc0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	461d      	mov	r5, r3
 8003bc8:	f04f 0600 	mov.w	r6, #0
 8003bcc:	46a9      	mov	r9, r5
 8003bce:	46b2      	mov	sl, r6
 8003bd0:	eb19 0309 	adds.w	r3, r9, r9
 8003bd4:	eb4a 040a 	adc.w	r4, sl, sl
 8003bd8:	4699      	mov	r9, r3
 8003bda:	46a2      	mov	sl, r4
 8003bdc:	eb19 0905 	adds.w	r9, r9, r5
 8003be0:	eb4a 0a06 	adc.w	sl, sl, r6
 8003be4:	f04f 0100 	mov.w	r1, #0
 8003be8:	f04f 0200 	mov.w	r2, #0
 8003bec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bf0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003bf4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003bf8:	4689      	mov	r9, r1
 8003bfa:	4692      	mov	sl, r2
 8003bfc:	eb19 0005 	adds.w	r0, r9, r5
 8003c00:	eb4a 0106 	adc.w	r1, sl, r6
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	461d      	mov	r5, r3
 8003c0a:	f04f 0600 	mov.w	r6, #0
 8003c0e:	196b      	adds	r3, r5, r5
 8003c10:	eb46 0406 	adc.w	r4, r6, r6
 8003c14:	461a      	mov	r2, r3
 8003c16:	4623      	mov	r3, r4
 8003c18:	f7fc ffd6 	bl	8000bc8 <__aeabi_uldivmod>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	460c      	mov	r4, r1
 8003c20:	461a      	mov	r2, r3
 8003c22:	4b8b      	ldr	r3, [pc, #556]	; (8003e50 <UART_SetConfig+0x384>)
 8003c24:	fba3 1302 	umull	r1, r3, r3, r2
 8003c28:	095b      	lsrs	r3, r3, #5
 8003c2a:	2164      	movs	r1, #100	; 0x64
 8003c2c:	fb01 f303 	mul.w	r3, r1, r3
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	3332      	adds	r3, #50	; 0x32
 8003c36:	4a86      	ldr	r2, [pc, #536]	; (8003e50 <UART_SetConfig+0x384>)
 8003c38:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3c:	095b      	lsrs	r3, r3, #5
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c44:	4498      	add	r8, r3
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	461d      	mov	r5, r3
 8003c4a:	f04f 0600 	mov.w	r6, #0
 8003c4e:	46a9      	mov	r9, r5
 8003c50:	46b2      	mov	sl, r6
 8003c52:	eb19 0309 	adds.w	r3, r9, r9
 8003c56:	eb4a 040a 	adc.w	r4, sl, sl
 8003c5a:	4699      	mov	r9, r3
 8003c5c:	46a2      	mov	sl, r4
 8003c5e:	eb19 0905 	adds.w	r9, r9, r5
 8003c62:	eb4a 0a06 	adc.w	sl, sl, r6
 8003c66:	f04f 0100 	mov.w	r1, #0
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c7a:	4689      	mov	r9, r1
 8003c7c:	4692      	mov	sl, r2
 8003c7e:	eb19 0005 	adds.w	r0, r9, r5
 8003c82:	eb4a 0106 	adc.w	r1, sl, r6
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	461d      	mov	r5, r3
 8003c8c:	f04f 0600 	mov.w	r6, #0
 8003c90:	196b      	adds	r3, r5, r5
 8003c92:	eb46 0406 	adc.w	r4, r6, r6
 8003c96:	461a      	mov	r2, r3
 8003c98:	4623      	mov	r3, r4
 8003c9a:	f7fc ff95 	bl	8000bc8 <__aeabi_uldivmod>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	460c      	mov	r4, r1
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4b6a      	ldr	r3, [pc, #424]	; (8003e50 <UART_SetConfig+0x384>)
 8003ca6:	fba3 1302 	umull	r1, r3, r3, r2
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	2164      	movs	r1, #100	; 0x64
 8003cae:	fb01 f303 	mul.w	r3, r1, r3
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	3332      	adds	r3, #50	; 0x32
 8003cb8:	4a65      	ldr	r2, [pc, #404]	; (8003e50 <UART_SetConfig+0x384>)
 8003cba:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	f003 0207 	and.w	r2, r3, #7
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4442      	add	r2, r8
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	e26f      	b.n	80041ae <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cce:	f7ff fda5 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8003cd2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	461d      	mov	r5, r3
 8003cd8:	f04f 0600 	mov.w	r6, #0
 8003cdc:	46a8      	mov	r8, r5
 8003cde:	46b1      	mov	r9, r6
 8003ce0:	eb18 0308 	adds.w	r3, r8, r8
 8003ce4:	eb49 0409 	adc.w	r4, r9, r9
 8003ce8:	4698      	mov	r8, r3
 8003cea:	46a1      	mov	r9, r4
 8003cec:	eb18 0805 	adds.w	r8, r8, r5
 8003cf0:	eb49 0906 	adc.w	r9, r9, r6
 8003cf4:	f04f 0100 	mov.w	r1, #0
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003d00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003d04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003d08:	4688      	mov	r8, r1
 8003d0a:	4691      	mov	r9, r2
 8003d0c:	eb18 0005 	adds.w	r0, r8, r5
 8003d10:	eb49 0106 	adc.w	r1, r9, r6
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	461d      	mov	r5, r3
 8003d1a:	f04f 0600 	mov.w	r6, #0
 8003d1e:	196b      	adds	r3, r5, r5
 8003d20:	eb46 0406 	adc.w	r4, r6, r6
 8003d24:	461a      	mov	r2, r3
 8003d26:	4623      	mov	r3, r4
 8003d28:	f7fc ff4e 	bl	8000bc8 <__aeabi_uldivmod>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	460c      	mov	r4, r1
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b47      	ldr	r3, [pc, #284]	; (8003e50 <UART_SetConfig+0x384>)
 8003d34:	fba3 2302 	umull	r2, r3, r3, r2
 8003d38:	095b      	lsrs	r3, r3, #5
 8003d3a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	461d      	mov	r5, r3
 8003d42:	f04f 0600 	mov.w	r6, #0
 8003d46:	46a9      	mov	r9, r5
 8003d48:	46b2      	mov	sl, r6
 8003d4a:	eb19 0309 	adds.w	r3, r9, r9
 8003d4e:	eb4a 040a 	adc.w	r4, sl, sl
 8003d52:	4699      	mov	r9, r3
 8003d54:	46a2      	mov	sl, r4
 8003d56:	eb19 0905 	adds.w	r9, r9, r5
 8003d5a:	eb4a 0a06 	adc.w	sl, sl, r6
 8003d5e:	f04f 0100 	mov.w	r1, #0
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d72:	4689      	mov	r9, r1
 8003d74:	4692      	mov	sl, r2
 8003d76:	eb19 0005 	adds.w	r0, r9, r5
 8003d7a:	eb4a 0106 	adc.w	r1, sl, r6
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	461d      	mov	r5, r3
 8003d84:	f04f 0600 	mov.w	r6, #0
 8003d88:	196b      	adds	r3, r5, r5
 8003d8a:	eb46 0406 	adc.w	r4, r6, r6
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4623      	mov	r3, r4
 8003d92:	f7fc ff19 	bl	8000bc8 <__aeabi_uldivmod>
 8003d96:	4603      	mov	r3, r0
 8003d98:	460c      	mov	r4, r1
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4b2c      	ldr	r3, [pc, #176]	; (8003e50 <UART_SetConfig+0x384>)
 8003d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	2164      	movs	r1, #100	; 0x64
 8003da6:	fb01 f303 	mul.w	r3, r1, r3
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	3332      	adds	r3, #50	; 0x32
 8003db0:	4a27      	ldr	r2, [pc, #156]	; (8003e50 <UART_SetConfig+0x384>)
 8003db2:	fba2 2303 	umull	r2, r3, r2, r3
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003dbe:	4498      	add	r8, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	f04f 0600 	mov.w	r6, #0
 8003dc8:	46a9      	mov	r9, r5
 8003dca:	46b2      	mov	sl, r6
 8003dcc:	eb19 0309 	adds.w	r3, r9, r9
 8003dd0:	eb4a 040a 	adc.w	r4, sl, sl
 8003dd4:	4699      	mov	r9, r3
 8003dd6:	46a2      	mov	sl, r4
 8003dd8:	eb19 0905 	adds.w	r9, r9, r5
 8003ddc:	eb4a 0a06 	adc.w	sl, sl, r6
 8003de0:	f04f 0100 	mov.w	r1, #0
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003df0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003df4:	4689      	mov	r9, r1
 8003df6:	4692      	mov	sl, r2
 8003df8:	eb19 0005 	adds.w	r0, r9, r5
 8003dfc:	eb4a 0106 	adc.w	r1, sl, r6
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	461d      	mov	r5, r3
 8003e06:	f04f 0600 	mov.w	r6, #0
 8003e0a:	196b      	adds	r3, r5, r5
 8003e0c:	eb46 0406 	adc.w	r4, r6, r6
 8003e10:	461a      	mov	r2, r3
 8003e12:	4623      	mov	r3, r4
 8003e14:	f7fc fed8 	bl	8000bc8 <__aeabi_uldivmod>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	460c      	mov	r4, r1
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <UART_SetConfig+0x384>)
 8003e20:	fba3 1302 	umull	r1, r3, r3, r2
 8003e24:	095b      	lsrs	r3, r3, #5
 8003e26:	2164      	movs	r1, #100	; 0x64
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	3332      	adds	r3, #50	; 0x32
 8003e32:	4a07      	ldr	r2, [pc, #28]	; (8003e50 <UART_SetConfig+0x384>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	095b      	lsrs	r3, r3, #5
 8003e3a:	f003 0207 	and.w	r2, r3, #7
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4442      	add	r2, r8
 8003e44:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003e46:	e1b2      	b.n	80041ae <UART_SetConfig+0x6e2>
 8003e48:	40011000 	.word	0x40011000
 8003e4c:	40011400 	.word	0x40011400
 8003e50:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4ad7      	ldr	r2, [pc, #860]	; (80041b8 <UART_SetConfig+0x6ec>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d005      	beq.n	8003e6a <UART_SetConfig+0x39e>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4ad6      	ldr	r2, [pc, #856]	; (80041bc <UART_SetConfig+0x6f0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	f040 80d1 	bne.w	800400c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e6a:	f7ff fceb 	bl	8003844 <HAL_RCC_GetPCLK2Freq>
 8003e6e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	469a      	mov	sl, r3
 8003e74:	f04f 0b00 	mov.w	fp, #0
 8003e78:	46d0      	mov	r8, sl
 8003e7a:	46d9      	mov	r9, fp
 8003e7c:	eb18 0308 	adds.w	r3, r8, r8
 8003e80:	eb49 0409 	adc.w	r4, r9, r9
 8003e84:	4698      	mov	r8, r3
 8003e86:	46a1      	mov	r9, r4
 8003e88:	eb18 080a 	adds.w	r8, r8, sl
 8003e8c:	eb49 090b 	adc.w	r9, r9, fp
 8003e90:	f04f 0100 	mov.w	r1, #0
 8003e94:	f04f 0200 	mov.w	r2, #0
 8003e98:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003e9c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ea0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003ea4:	4688      	mov	r8, r1
 8003ea6:	4691      	mov	r9, r2
 8003ea8:	eb1a 0508 	adds.w	r5, sl, r8
 8003eac:	eb4b 0609 	adc.w	r6, fp, r9
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	f04f 0400 	mov.w	r4, #0
 8003ec2:	0094      	lsls	r4, r2, #2
 8003ec4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ec8:	008b      	lsls	r3, r1, #2
 8003eca:	461a      	mov	r2, r3
 8003ecc:	4623      	mov	r3, r4
 8003ece:	4628      	mov	r0, r5
 8003ed0:	4631      	mov	r1, r6
 8003ed2:	f7fc fe79 	bl	8000bc8 <__aeabi_uldivmod>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	460c      	mov	r4, r1
 8003eda:	461a      	mov	r2, r3
 8003edc:	4bb8      	ldr	r3, [pc, #736]	; (80041c0 <UART_SetConfig+0x6f4>)
 8003ede:	fba3 2302 	umull	r2, r3, r3, r2
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	469b      	mov	fp, r3
 8003eec:	f04f 0c00 	mov.w	ip, #0
 8003ef0:	46d9      	mov	r9, fp
 8003ef2:	46e2      	mov	sl, ip
 8003ef4:	eb19 0309 	adds.w	r3, r9, r9
 8003ef8:	eb4a 040a 	adc.w	r4, sl, sl
 8003efc:	4699      	mov	r9, r3
 8003efe:	46a2      	mov	sl, r4
 8003f00:	eb19 090b 	adds.w	r9, r9, fp
 8003f04:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f08:	f04f 0100 	mov.w	r1, #0
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f1c:	4689      	mov	r9, r1
 8003f1e:	4692      	mov	sl, r2
 8003f20:	eb1b 0509 	adds.w	r5, fp, r9
 8003f24:	eb4c 060a 	adc.w	r6, ip, sl
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	f04f 0200 	mov.w	r2, #0
 8003f32:	f04f 0300 	mov.w	r3, #0
 8003f36:	f04f 0400 	mov.w	r4, #0
 8003f3a:	0094      	lsls	r4, r2, #2
 8003f3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003f40:	008b      	lsls	r3, r1, #2
 8003f42:	461a      	mov	r2, r3
 8003f44:	4623      	mov	r3, r4
 8003f46:	4628      	mov	r0, r5
 8003f48:	4631      	mov	r1, r6
 8003f4a:	f7fc fe3d 	bl	8000bc8 <__aeabi_uldivmod>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	460c      	mov	r4, r1
 8003f52:	461a      	mov	r2, r3
 8003f54:	4b9a      	ldr	r3, [pc, #616]	; (80041c0 <UART_SetConfig+0x6f4>)
 8003f56:	fba3 1302 	umull	r1, r3, r3, r2
 8003f5a:	095b      	lsrs	r3, r3, #5
 8003f5c:	2164      	movs	r1, #100	; 0x64
 8003f5e:	fb01 f303 	mul.w	r3, r1, r3
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	3332      	adds	r3, #50	; 0x32
 8003f68:	4a95      	ldr	r2, [pc, #596]	; (80041c0 <UART_SetConfig+0x6f4>)
 8003f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f74:	4498      	add	r8, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	469b      	mov	fp, r3
 8003f7a:	f04f 0c00 	mov.w	ip, #0
 8003f7e:	46d9      	mov	r9, fp
 8003f80:	46e2      	mov	sl, ip
 8003f82:	eb19 0309 	adds.w	r3, r9, r9
 8003f86:	eb4a 040a 	adc.w	r4, sl, sl
 8003f8a:	4699      	mov	r9, r3
 8003f8c:	46a2      	mov	sl, r4
 8003f8e:	eb19 090b 	adds.w	r9, r9, fp
 8003f92:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f96:	f04f 0100 	mov.w	r1, #0
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fa2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003fa6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003faa:	4689      	mov	r9, r1
 8003fac:	4692      	mov	sl, r2
 8003fae:	eb1b 0509 	adds.w	r5, fp, r9
 8003fb2:	eb4c 060a 	adc.w	r6, ip, sl
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	4619      	mov	r1, r3
 8003fbc:	f04f 0200 	mov.w	r2, #0
 8003fc0:	f04f 0300 	mov.w	r3, #0
 8003fc4:	f04f 0400 	mov.w	r4, #0
 8003fc8:	0094      	lsls	r4, r2, #2
 8003fca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003fce:	008b      	lsls	r3, r1, #2
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4623      	mov	r3, r4
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	4631      	mov	r1, r6
 8003fd8:	f7fc fdf6 	bl	8000bc8 <__aeabi_uldivmod>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	460c      	mov	r4, r1
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4b77      	ldr	r3, [pc, #476]	; (80041c0 <UART_SetConfig+0x6f4>)
 8003fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8003fe8:	095b      	lsrs	r3, r3, #5
 8003fea:	2164      	movs	r1, #100	; 0x64
 8003fec:	fb01 f303 	mul.w	r3, r1, r3
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	3332      	adds	r3, #50	; 0x32
 8003ff6:	4a72      	ldr	r2, [pc, #456]	; (80041c0 <UART_SetConfig+0x6f4>)
 8003ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffc:	095b      	lsrs	r3, r3, #5
 8003ffe:	f003 020f 	and.w	r2, r3, #15
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4442      	add	r2, r8
 8004008:	609a      	str	r2, [r3, #8]
 800400a:	e0d0      	b.n	80041ae <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800400c:	f7ff fc06 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8004010:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	469a      	mov	sl, r3
 8004016:	f04f 0b00 	mov.w	fp, #0
 800401a:	46d0      	mov	r8, sl
 800401c:	46d9      	mov	r9, fp
 800401e:	eb18 0308 	adds.w	r3, r8, r8
 8004022:	eb49 0409 	adc.w	r4, r9, r9
 8004026:	4698      	mov	r8, r3
 8004028:	46a1      	mov	r9, r4
 800402a:	eb18 080a 	adds.w	r8, r8, sl
 800402e:	eb49 090b 	adc.w	r9, r9, fp
 8004032:	f04f 0100 	mov.w	r1, #0
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800403e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004042:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004046:	4688      	mov	r8, r1
 8004048:	4691      	mov	r9, r2
 800404a:	eb1a 0508 	adds.w	r5, sl, r8
 800404e:	eb4b 0609 	adc.w	r6, fp, r9
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4619      	mov	r1, r3
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	f04f 0400 	mov.w	r4, #0
 8004064:	0094      	lsls	r4, r2, #2
 8004066:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800406a:	008b      	lsls	r3, r1, #2
 800406c:	461a      	mov	r2, r3
 800406e:	4623      	mov	r3, r4
 8004070:	4628      	mov	r0, r5
 8004072:	4631      	mov	r1, r6
 8004074:	f7fc fda8 	bl	8000bc8 <__aeabi_uldivmod>
 8004078:	4603      	mov	r3, r0
 800407a:	460c      	mov	r4, r1
 800407c:	461a      	mov	r2, r3
 800407e:	4b50      	ldr	r3, [pc, #320]	; (80041c0 <UART_SetConfig+0x6f4>)
 8004080:	fba3 2302 	umull	r2, r3, r3, r2
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	469b      	mov	fp, r3
 800408e:	f04f 0c00 	mov.w	ip, #0
 8004092:	46d9      	mov	r9, fp
 8004094:	46e2      	mov	sl, ip
 8004096:	eb19 0309 	adds.w	r3, r9, r9
 800409a:	eb4a 040a 	adc.w	r4, sl, sl
 800409e:	4699      	mov	r9, r3
 80040a0:	46a2      	mov	sl, r4
 80040a2:	eb19 090b 	adds.w	r9, r9, fp
 80040a6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80040aa:	f04f 0100 	mov.w	r1, #0
 80040ae:	f04f 0200 	mov.w	r2, #0
 80040b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040be:	4689      	mov	r9, r1
 80040c0:	4692      	mov	sl, r2
 80040c2:	eb1b 0509 	adds.w	r5, fp, r9
 80040c6:	eb4c 060a 	adc.w	r6, ip, sl
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	4619      	mov	r1, r3
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	f04f 0400 	mov.w	r4, #0
 80040dc:	0094      	lsls	r4, r2, #2
 80040de:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80040e2:	008b      	lsls	r3, r1, #2
 80040e4:	461a      	mov	r2, r3
 80040e6:	4623      	mov	r3, r4
 80040e8:	4628      	mov	r0, r5
 80040ea:	4631      	mov	r1, r6
 80040ec:	f7fc fd6c 	bl	8000bc8 <__aeabi_uldivmod>
 80040f0:	4603      	mov	r3, r0
 80040f2:	460c      	mov	r4, r1
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b32      	ldr	r3, [pc, #200]	; (80041c0 <UART_SetConfig+0x6f4>)
 80040f8:	fba3 1302 	umull	r1, r3, r3, r2
 80040fc:	095b      	lsrs	r3, r3, #5
 80040fe:	2164      	movs	r1, #100	; 0x64
 8004100:	fb01 f303 	mul.w	r3, r1, r3
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	011b      	lsls	r3, r3, #4
 8004108:	3332      	adds	r3, #50	; 0x32
 800410a:	4a2d      	ldr	r2, [pc, #180]	; (80041c0 <UART_SetConfig+0x6f4>)
 800410c:	fba2 2303 	umull	r2, r3, r2, r3
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004116:	4498      	add	r8, r3
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	469b      	mov	fp, r3
 800411c:	f04f 0c00 	mov.w	ip, #0
 8004120:	46d9      	mov	r9, fp
 8004122:	46e2      	mov	sl, ip
 8004124:	eb19 0309 	adds.w	r3, r9, r9
 8004128:	eb4a 040a 	adc.w	r4, sl, sl
 800412c:	4699      	mov	r9, r3
 800412e:	46a2      	mov	sl, r4
 8004130:	eb19 090b 	adds.w	r9, r9, fp
 8004134:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004138:	f04f 0100 	mov.w	r1, #0
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004144:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004148:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800414c:	4689      	mov	r9, r1
 800414e:	4692      	mov	sl, r2
 8004150:	eb1b 0509 	adds.w	r5, fp, r9
 8004154:	eb4c 060a 	adc.w	r6, ip, sl
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	4619      	mov	r1, r3
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	f04f 0400 	mov.w	r4, #0
 800416a:	0094      	lsls	r4, r2, #2
 800416c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004170:	008b      	lsls	r3, r1, #2
 8004172:	461a      	mov	r2, r3
 8004174:	4623      	mov	r3, r4
 8004176:	4628      	mov	r0, r5
 8004178:	4631      	mov	r1, r6
 800417a:	f7fc fd25 	bl	8000bc8 <__aeabi_uldivmod>
 800417e:	4603      	mov	r3, r0
 8004180:	460c      	mov	r4, r1
 8004182:	461a      	mov	r2, r3
 8004184:	4b0e      	ldr	r3, [pc, #56]	; (80041c0 <UART_SetConfig+0x6f4>)
 8004186:	fba3 1302 	umull	r1, r3, r3, r2
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	2164      	movs	r1, #100	; 0x64
 800418e:	fb01 f303 	mul.w	r3, r1, r3
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	3332      	adds	r3, #50	; 0x32
 8004198:	4a09      	ldr	r2, [pc, #36]	; (80041c0 <UART_SetConfig+0x6f4>)
 800419a:	fba2 2303 	umull	r2, r3, r2, r3
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	f003 020f 	and.w	r2, r3, #15
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4442      	add	r2, r8
 80041aa:	609a      	str	r2, [r3, #8]
}
 80041ac:	e7ff      	b.n	80041ae <UART_SetConfig+0x6e2>
 80041ae:	bf00      	nop
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041b8:	40011000 	.word	0x40011000
 80041bc:	40011400 	.word	0x40011400
 80041c0:	51eb851f 	.word	0x51eb851f

080041c4 <__errno>:
 80041c4:	4b01      	ldr	r3, [pc, #4]	; (80041cc <__errno+0x8>)
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	2000000c 	.word	0x2000000c

080041d0 <__libc_init_array>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	4e0d      	ldr	r6, [pc, #52]	; (8004208 <__libc_init_array+0x38>)
 80041d4:	4c0d      	ldr	r4, [pc, #52]	; (800420c <__libc_init_array+0x3c>)
 80041d6:	1ba4      	subs	r4, r4, r6
 80041d8:	10a4      	asrs	r4, r4, #2
 80041da:	2500      	movs	r5, #0
 80041dc:	42a5      	cmp	r5, r4
 80041de:	d109      	bne.n	80041f4 <__libc_init_array+0x24>
 80041e0:	4e0b      	ldr	r6, [pc, #44]	; (8004210 <__libc_init_array+0x40>)
 80041e2:	4c0c      	ldr	r4, [pc, #48]	; (8004214 <__libc_init_array+0x44>)
 80041e4:	f002 fb46 	bl	8006874 <_init>
 80041e8:	1ba4      	subs	r4, r4, r6
 80041ea:	10a4      	asrs	r4, r4, #2
 80041ec:	2500      	movs	r5, #0
 80041ee:	42a5      	cmp	r5, r4
 80041f0:	d105      	bne.n	80041fe <__libc_init_array+0x2e>
 80041f2:	bd70      	pop	{r4, r5, r6, pc}
 80041f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041f8:	4798      	blx	r3
 80041fa:	3501      	adds	r5, #1
 80041fc:	e7ee      	b.n	80041dc <__libc_init_array+0xc>
 80041fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004202:	4798      	blx	r3
 8004204:	3501      	adds	r5, #1
 8004206:	e7f2      	b.n	80041ee <__libc_init_array+0x1e>
 8004208:	08006ba8 	.word	0x08006ba8
 800420c:	08006ba8 	.word	0x08006ba8
 8004210:	08006ba8 	.word	0x08006ba8
 8004214:	08006bac 	.word	0x08006bac

08004218 <memset>:
 8004218:	4402      	add	r2, r0
 800421a:	4603      	mov	r3, r0
 800421c:	4293      	cmp	r3, r2
 800421e:	d100      	bne.n	8004222 <memset+0xa>
 8004220:	4770      	bx	lr
 8004222:	f803 1b01 	strb.w	r1, [r3], #1
 8004226:	e7f9      	b.n	800421c <memset+0x4>

08004228 <__cvt>:
 8004228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800422c:	ec55 4b10 	vmov	r4, r5, d0
 8004230:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004232:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004236:	2d00      	cmp	r5, #0
 8004238:	460e      	mov	r6, r1
 800423a:	4691      	mov	r9, r2
 800423c:	4619      	mov	r1, r3
 800423e:	bfb8      	it	lt
 8004240:	4622      	movlt	r2, r4
 8004242:	462b      	mov	r3, r5
 8004244:	f027 0720 	bic.w	r7, r7, #32
 8004248:	bfbb      	ittet	lt
 800424a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800424e:	461d      	movlt	r5, r3
 8004250:	2300      	movge	r3, #0
 8004252:	232d      	movlt	r3, #45	; 0x2d
 8004254:	bfb8      	it	lt
 8004256:	4614      	movlt	r4, r2
 8004258:	2f46      	cmp	r7, #70	; 0x46
 800425a:	700b      	strb	r3, [r1, #0]
 800425c:	d004      	beq.n	8004268 <__cvt+0x40>
 800425e:	2f45      	cmp	r7, #69	; 0x45
 8004260:	d100      	bne.n	8004264 <__cvt+0x3c>
 8004262:	3601      	adds	r6, #1
 8004264:	2102      	movs	r1, #2
 8004266:	e000      	b.n	800426a <__cvt+0x42>
 8004268:	2103      	movs	r1, #3
 800426a:	ab03      	add	r3, sp, #12
 800426c:	9301      	str	r3, [sp, #4]
 800426e:	ab02      	add	r3, sp, #8
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	4632      	mov	r2, r6
 8004274:	4653      	mov	r3, sl
 8004276:	ec45 4b10 	vmov	d0, r4, r5
 800427a:	f000 fcd5 	bl	8004c28 <_dtoa_r>
 800427e:	2f47      	cmp	r7, #71	; 0x47
 8004280:	4680      	mov	r8, r0
 8004282:	d102      	bne.n	800428a <__cvt+0x62>
 8004284:	f019 0f01 	tst.w	r9, #1
 8004288:	d026      	beq.n	80042d8 <__cvt+0xb0>
 800428a:	2f46      	cmp	r7, #70	; 0x46
 800428c:	eb08 0906 	add.w	r9, r8, r6
 8004290:	d111      	bne.n	80042b6 <__cvt+0x8e>
 8004292:	f898 3000 	ldrb.w	r3, [r8]
 8004296:	2b30      	cmp	r3, #48	; 0x30
 8004298:	d10a      	bne.n	80042b0 <__cvt+0x88>
 800429a:	2200      	movs	r2, #0
 800429c:	2300      	movs	r3, #0
 800429e:	4620      	mov	r0, r4
 80042a0:	4629      	mov	r1, r5
 80042a2:	f7fc fc21 	bl	8000ae8 <__aeabi_dcmpeq>
 80042a6:	b918      	cbnz	r0, 80042b0 <__cvt+0x88>
 80042a8:	f1c6 0601 	rsb	r6, r6, #1
 80042ac:	f8ca 6000 	str.w	r6, [sl]
 80042b0:	f8da 3000 	ldr.w	r3, [sl]
 80042b4:	4499      	add	r9, r3
 80042b6:	2200      	movs	r2, #0
 80042b8:	2300      	movs	r3, #0
 80042ba:	4620      	mov	r0, r4
 80042bc:	4629      	mov	r1, r5
 80042be:	f7fc fc13 	bl	8000ae8 <__aeabi_dcmpeq>
 80042c2:	b938      	cbnz	r0, 80042d4 <__cvt+0xac>
 80042c4:	2230      	movs	r2, #48	; 0x30
 80042c6:	9b03      	ldr	r3, [sp, #12]
 80042c8:	454b      	cmp	r3, r9
 80042ca:	d205      	bcs.n	80042d8 <__cvt+0xb0>
 80042cc:	1c59      	adds	r1, r3, #1
 80042ce:	9103      	str	r1, [sp, #12]
 80042d0:	701a      	strb	r2, [r3, #0]
 80042d2:	e7f8      	b.n	80042c6 <__cvt+0x9e>
 80042d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80042d8:	9b03      	ldr	r3, [sp, #12]
 80042da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042dc:	eba3 0308 	sub.w	r3, r3, r8
 80042e0:	4640      	mov	r0, r8
 80042e2:	6013      	str	r3, [r2, #0]
 80042e4:	b004      	add	sp, #16
 80042e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080042ea <__exponent>:
 80042ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042ec:	2900      	cmp	r1, #0
 80042ee:	4604      	mov	r4, r0
 80042f0:	bfba      	itte	lt
 80042f2:	4249      	neglt	r1, r1
 80042f4:	232d      	movlt	r3, #45	; 0x2d
 80042f6:	232b      	movge	r3, #43	; 0x2b
 80042f8:	2909      	cmp	r1, #9
 80042fa:	f804 2b02 	strb.w	r2, [r4], #2
 80042fe:	7043      	strb	r3, [r0, #1]
 8004300:	dd20      	ble.n	8004344 <__exponent+0x5a>
 8004302:	f10d 0307 	add.w	r3, sp, #7
 8004306:	461f      	mov	r7, r3
 8004308:	260a      	movs	r6, #10
 800430a:	fb91 f5f6 	sdiv	r5, r1, r6
 800430e:	fb06 1115 	mls	r1, r6, r5, r1
 8004312:	3130      	adds	r1, #48	; 0x30
 8004314:	2d09      	cmp	r5, #9
 8004316:	f803 1c01 	strb.w	r1, [r3, #-1]
 800431a:	f103 32ff 	add.w	r2, r3, #4294967295
 800431e:	4629      	mov	r1, r5
 8004320:	dc09      	bgt.n	8004336 <__exponent+0x4c>
 8004322:	3130      	adds	r1, #48	; 0x30
 8004324:	3b02      	subs	r3, #2
 8004326:	f802 1c01 	strb.w	r1, [r2, #-1]
 800432a:	42bb      	cmp	r3, r7
 800432c:	4622      	mov	r2, r4
 800432e:	d304      	bcc.n	800433a <__exponent+0x50>
 8004330:	1a10      	subs	r0, r2, r0
 8004332:	b003      	add	sp, #12
 8004334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004336:	4613      	mov	r3, r2
 8004338:	e7e7      	b.n	800430a <__exponent+0x20>
 800433a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800433e:	f804 2b01 	strb.w	r2, [r4], #1
 8004342:	e7f2      	b.n	800432a <__exponent+0x40>
 8004344:	2330      	movs	r3, #48	; 0x30
 8004346:	4419      	add	r1, r3
 8004348:	7083      	strb	r3, [r0, #2]
 800434a:	1d02      	adds	r2, r0, #4
 800434c:	70c1      	strb	r1, [r0, #3]
 800434e:	e7ef      	b.n	8004330 <__exponent+0x46>

08004350 <_printf_float>:
 8004350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004354:	b08d      	sub	sp, #52	; 0x34
 8004356:	460c      	mov	r4, r1
 8004358:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800435c:	4616      	mov	r6, r2
 800435e:	461f      	mov	r7, r3
 8004360:	4605      	mov	r5, r0
 8004362:	f001 fae3 	bl	800592c <_localeconv_r>
 8004366:	6803      	ldr	r3, [r0, #0]
 8004368:	9304      	str	r3, [sp, #16]
 800436a:	4618      	mov	r0, r3
 800436c:	f7fb ff40 	bl	80001f0 <strlen>
 8004370:	2300      	movs	r3, #0
 8004372:	930a      	str	r3, [sp, #40]	; 0x28
 8004374:	f8d8 3000 	ldr.w	r3, [r8]
 8004378:	9005      	str	r0, [sp, #20]
 800437a:	3307      	adds	r3, #7
 800437c:	f023 0307 	bic.w	r3, r3, #7
 8004380:	f103 0208 	add.w	r2, r3, #8
 8004384:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004388:	f8d4 b000 	ldr.w	fp, [r4]
 800438c:	f8c8 2000 	str.w	r2, [r8]
 8004390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004394:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004398:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800439c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80043a0:	9307      	str	r3, [sp, #28]
 80043a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80043a6:	f04f 32ff 	mov.w	r2, #4294967295
 80043aa:	4ba7      	ldr	r3, [pc, #668]	; (8004648 <_printf_float+0x2f8>)
 80043ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043b0:	f7fc fbcc 	bl	8000b4c <__aeabi_dcmpun>
 80043b4:	bb70      	cbnz	r0, 8004414 <_printf_float+0xc4>
 80043b6:	f04f 32ff 	mov.w	r2, #4294967295
 80043ba:	4ba3      	ldr	r3, [pc, #652]	; (8004648 <_printf_float+0x2f8>)
 80043bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043c0:	f7fc fba6 	bl	8000b10 <__aeabi_dcmple>
 80043c4:	bb30      	cbnz	r0, 8004414 <_printf_float+0xc4>
 80043c6:	2200      	movs	r2, #0
 80043c8:	2300      	movs	r3, #0
 80043ca:	4640      	mov	r0, r8
 80043cc:	4649      	mov	r1, r9
 80043ce:	f7fc fb95 	bl	8000afc <__aeabi_dcmplt>
 80043d2:	b110      	cbz	r0, 80043da <_printf_float+0x8a>
 80043d4:	232d      	movs	r3, #45	; 0x2d
 80043d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043da:	4a9c      	ldr	r2, [pc, #624]	; (800464c <_printf_float+0x2fc>)
 80043dc:	4b9c      	ldr	r3, [pc, #624]	; (8004650 <_printf_float+0x300>)
 80043de:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80043e2:	bf8c      	ite	hi
 80043e4:	4690      	movhi	r8, r2
 80043e6:	4698      	movls	r8, r3
 80043e8:	2303      	movs	r3, #3
 80043ea:	f02b 0204 	bic.w	r2, fp, #4
 80043ee:	6123      	str	r3, [r4, #16]
 80043f0:	6022      	str	r2, [r4, #0]
 80043f2:	f04f 0900 	mov.w	r9, #0
 80043f6:	9700      	str	r7, [sp, #0]
 80043f8:	4633      	mov	r3, r6
 80043fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80043fc:	4621      	mov	r1, r4
 80043fe:	4628      	mov	r0, r5
 8004400:	f000 f9e6 	bl	80047d0 <_printf_common>
 8004404:	3001      	adds	r0, #1
 8004406:	f040 808d 	bne.w	8004524 <_printf_float+0x1d4>
 800440a:	f04f 30ff 	mov.w	r0, #4294967295
 800440e:	b00d      	add	sp, #52	; 0x34
 8004410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004414:	4642      	mov	r2, r8
 8004416:	464b      	mov	r3, r9
 8004418:	4640      	mov	r0, r8
 800441a:	4649      	mov	r1, r9
 800441c:	f7fc fb96 	bl	8000b4c <__aeabi_dcmpun>
 8004420:	b110      	cbz	r0, 8004428 <_printf_float+0xd8>
 8004422:	4a8c      	ldr	r2, [pc, #560]	; (8004654 <_printf_float+0x304>)
 8004424:	4b8c      	ldr	r3, [pc, #560]	; (8004658 <_printf_float+0x308>)
 8004426:	e7da      	b.n	80043de <_printf_float+0x8e>
 8004428:	6861      	ldr	r1, [r4, #4]
 800442a:	1c4b      	adds	r3, r1, #1
 800442c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004430:	a80a      	add	r0, sp, #40	; 0x28
 8004432:	d13e      	bne.n	80044b2 <_printf_float+0x162>
 8004434:	2306      	movs	r3, #6
 8004436:	6063      	str	r3, [r4, #4]
 8004438:	2300      	movs	r3, #0
 800443a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800443e:	ab09      	add	r3, sp, #36	; 0x24
 8004440:	9300      	str	r3, [sp, #0]
 8004442:	ec49 8b10 	vmov	d0, r8, r9
 8004446:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800444a:	6022      	str	r2, [r4, #0]
 800444c:	f8cd a004 	str.w	sl, [sp, #4]
 8004450:	6861      	ldr	r1, [r4, #4]
 8004452:	4628      	mov	r0, r5
 8004454:	f7ff fee8 	bl	8004228 <__cvt>
 8004458:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800445c:	2b47      	cmp	r3, #71	; 0x47
 800445e:	4680      	mov	r8, r0
 8004460:	d109      	bne.n	8004476 <_printf_float+0x126>
 8004462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004464:	1cd8      	adds	r0, r3, #3
 8004466:	db02      	blt.n	800446e <_printf_float+0x11e>
 8004468:	6862      	ldr	r2, [r4, #4]
 800446a:	4293      	cmp	r3, r2
 800446c:	dd47      	ble.n	80044fe <_printf_float+0x1ae>
 800446e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004472:	fa5f fa8a 	uxtb.w	sl, sl
 8004476:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800447a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800447c:	d824      	bhi.n	80044c8 <_printf_float+0x178>
 800447e:	3901      	subs	r1, #1
 8004480:	4652      	mov	r2, sl
 8004482:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004486:	9109      	str	r1, [sp, #36]	; 0x24
 8004488:	f7ff ff2f 	bl	80042ea <__exponent>
 800448c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800448e:	1813      	adds	r3, r2, r0
 8004490:	2a01      	cmp	r2, #1
 8004492:	4681      	mov	r9, r0
 8004494:	6123      	str	r3, [r4, #16]
 8004496:	dc02      	bgt.n	800449e <_printf_float+0x14e>
 8004498:	6822      	ldr	r2, [r4, #0]
 800449a:	07d1      	lsls	r1, r2, #31
 800449c:	d501      	bpl.n	80044a2 <_printf_float+0x152>
 800449e:	3301      	adds	r3, #1
 80044a0:	6123      	str	r3, [r4, #16]
 80044a2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0a5      	beq.n	80043f6 <_printf_float+0xa6>
 80044aa:	232d      	movs	r3, #45	; 0x2d
 80044ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044b0:	e7a1      	b.n	80043f6 <_printf_float+0xa6>
 80044b2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80044b6:	f000 8177 	beq.w	80047a8 <_printf_float+0x458>
 80044ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80044be:	d1bb      	bne.n	8004438 <_printf_float+0xe8>
 80044c0:	2900      	cmp	r1, #0
 80044c2:	d1b9      	bne.n	8004438 <_printf_float+0xe8>
 80044c4:	2301      	movs	r3, #1
 80044c6:	e7b6      	b.n	8004436 <_printf_float+0xe6>
 80044c8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80044cc:	d119      	bne.n	8004502 <_printf_float+0x1b2>
 80044ce:	2900      	cmp	r1, #0
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	dd0c      	ble.n	80044ee <_printf_float+0x19e>
 80044d4:	6121      	str	r1, [r4, #16]
 80044d6:	b913      	cbnz	r3, 80044de <_printf_float+0x18e>
 80044d8:	6822      	ldr	r2, [r4, #0]
 80044da:	07d2      	lsls	r2, r2, #31
 80044dc:	d502      	bpl.n	80044e4 <_printf_float+0x194>
 80044de:	3301      	adds	r3, #1
 80044e0:	440b      	add	r3, r1
 80044e2:	6123      	str	r3, [r4, #16]
 80044e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044e6:	65a3      	str	r3, [r4, #88]	; 0x58
 80044e8:	f04f 0900 	mov.w	r9, #0
 80044ec:	e7d9      	b.n	80044a2 <_printf_float+0x152>
 80044ee:	b913      	cbnz	r3, 80044f6 <_printf_float+0x1a6>
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	07d0      	lsls	r0, r2, #31
 80044f4:	d501      	bpl.n	80044fa <_printf_float+0x1aa>
 80044f6:	3302      	adds	r3, #2
 80044f8:	e7f3      	b.n	80044e2 <_printf_float+0x192>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e7f1      	b.n	80044e2 <_printf_float+0x192>
 80044fe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004502:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004506:	4293      	cmp	r3, r2
 8004508:	db05      	blt.n	8004516 <_printf_float+0x1c6>
 800450a:	6822      	ldr	r2, [r4, #0]
 800450c:	6123      	str	r3, [r4, #16]
 800450e:	07d1      	lsls	r1, r2, #31
 8004510:	d5e8      	bpl.n	80044e4 <_printf_float+0x194>
 8004512:	3301      	adds	r3, #1
 8004514:	e7e5      	b.n	80044e2 <_printf_float+0x192>
 8004516:	2b00      	cmp	r3, #0
 8004518:	bfd4      	ite	le
 800451a:	f1c3 0302 	rsble	r3, r3, #2
 800451e:	2301      	movgt	r3, #1
 8004520:	4413      	add	r3, r2
 8004522:	e7de      	b.n	80044e2 <_printf_float+0x192>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	055a      	lsls	r2, r3, #21
 8004528:	d407      	bmi.n	800453a <_printf_float+0x1ea>
 800452a:	6923      	ldr	r3, [r4, #16]
 800452c:	4642      	mov	r2, r8
 800452e:	4631      	mov	r1, r6
 8004530:	4628      	mov	r0, r5
 8004532:	47b8      	blx	r7
 8004534:	3001      	adds	r0, #1
 8004536:	d12b      	bne.n	8004590 <_printf_float+0x240>
 8004538:	e767      	b.n	800440a <_printf_float+0xba>
 800453a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800453e:	f240 80dc 	bls.w	80046fa <_printf_float+0x3aa>
 8004542:	2200      	movs	r2, #0
 8004544:	2300      	movs	r3, #0
 8004546:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800454a:	f7fc facd 	bl	8000ae8 <__aeabi_dcmpeq>
 800454e:	2800      	cmp	r0, #0
 8004550:	d033      	beq.n	80045ba <_printf_float+0x26a>
 8004552:	2301      	movs	r3, #1
 8004554:	4a41      	ldr	r2, [pc, #260]	; (800465c <_printf_float+0x30c>)
 8004556:	4631      	mov	r1, r6
 8004558:	4628      	mov	r0, r5
 800455a:	47b8      	blx	r7
 800455c:	3001      	adds	r0, #1
 800455e:	f43f af54 	beq.w	800440a <_printf_float+0xba>
 8004562:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004566:	429a      	cmp	r2, r3
 8004568:	db02      	blt.n	8004570 <_printf_float+0x220>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	07d8      	lsls	r0, r3, #31
 800456e:	d50f      	bpl.n	8004590 <_printf_float+0x240>
 8004570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004574:	4631      	mov	r1, r6
 8004576:	4628      	mov	r0, r5
 8004578:	47b8      	blx	r7
 800457a:	3001      	adds	r0, #1
 800457c:	f43f af45 	beq.w	800440a <_printf_float+0xba>
 8004580:	f04f 0800 	mov.w	r8, #0
 8004584:	f104 091a 	add.w	r9, r4, #26
 8004588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800458a:	3b01      	subs	r3, #1
 800458c:	4543      	cmp	r3, r8
 800458e:	dc09      	bgt.n	80045a4 <_printf_float+0x254>
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	079b      	lsls	r3, r3, #30
 8004594:	f100 8103 	bmi.w	800479e <_printf_float+0x44e>
 8004598:	68e0      	ldr	r0, [r4, #12]
 800459a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800459c:	4298      	cmp	r0, r3
 800459e:	bfb8      	it	lt
 80045a0:	4618      	movlt	r0, r3
 80045a2:	e734      	b.n	800440e <_printf_float+0xbe>
 80045a4:	2301      	movs	r3, #1
 80045a6:	464a      	mov	r2, r9
 80045a8:	4631      	mov	r1, r6
 80045aa:	4628      	mov	r0, r5
 80045ac:	47b8      	blx	r7
 80045ae:	3001      	adds	r0, #1
 80045b0:	f43f af2b 	beq.w	800440a <_printf_float+0xba>
 80045b4:	f108 0801 	add.w	r8, r8, #1
 80045b8:	e7e6      	b.n	8004588 <_printf_float+0x238>
 80045ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045bc:	2b00      	cmp	r3, #0
 80045be:	dc2b      	bgt.n	8004618 <_printf_float+0x2c8>
 80045c0:	2301      	movs	r3, #1
 80045c2:	4a26      	ldr	r2, [pc, #152]	; (800465c <_printf_float+0x30c>)
 80045c4:	4631      	mov	r1, r6
 80045c6:	4628      	mov	r0, r5
 80045c8:	47b8      	blx	r7
 80045ca:	3001      	adds	r0, #1
 80045cc:	f43f af1d 	beq.w	800440a <_printf_float+0xba>
 80045d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045d2:	b923      	cbnz	r3, 80045de <_printf_float+0x28e>
 80045d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045d6:	b913      	cbnz	r3, 80045de <_printf_float+0x28e>
 80045d8:	6823      	ldr	r3, [r4, #0]
 80045da:	07d9      	lsls	r1, r3, #31
 80045dc:	d5d8      	bpl.n	8004590 <_printf_float+0x240>
 80045de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045e2:	4631      	mov	r1, r6
 80045e4:	4628      	mov	r0, r5
 80045e6:	47b8      	blx	r7
 80045e8:	3001      	adds	r0, #1
 80045ea:	f43f af0e 	beq.w	800440a <_printf_float+0xba>
 80045ee:	f04f 0900 	mov.w	r9, #0
 80045f2:	f104 0a1a 	add.w	sl, r4, #26
 80045f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045f8:	425b      	negs	r3, r3
 80045fa:	454b      	cmp	r3, r9
 80045fc:	dc01      	bgt.n	8004602 <_printf_float+0x2b2>
 80045fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004600:	e794      	b.n	800452c <_printf_float+0x1dc>
 8004602:	2301      	movs	r3, #1
 8004604:	4652      	mov	r2, sl
 8004606:	4631      	mov	r1, r6
 8004608:	4628      	mov	r0, r5
 800460a:	47b8      	blx	r7
 800460c:	3001      	adds	r0, #1
 800460e:	f43f aefc 	beq.w	800440a <_printf_float+0xba>
 8004612:	f109 0901 	add.w	r9, r9, #1
 8004616:	e7ee      	b.n	80045f6 <_printf_float+0x2a6>
 8004618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800461a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800461c:	429a      	cmp	r2, r3
 800461e:	bfa8      	it	ge
 8004620:	461a      	movge	r2, r3
 8004622:	2a00      	cmp	r2, #0
 8004624:	4691      	mov	r9, r2
 8004626:	dd07      	ble.n	8004638 <_printf_float+0x2e8>
 8004628:	4613      	mov	r3, r2
 800462a:	4631      	mov	r1, r6
 800462c:	4642      	mov	r2, r8
 800462e:	4628      	mov	r0, r5
 8004630:	47b8      	blx	r7
 8004632:	3001      	adds	r0, #1
 8004634:	f43f aee9 	beq.w	800440a <_printf_float+0xba>
 8004638:	f104 031a 	add.w	r3, r4, #26
 800463c:	f04f 0b00 	mov.w	fp, #0
 8004640:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004644:	9306      	str	r3, [sp, #24]
 8004646:	e015      	b.n	8004674 <_printf_float+0x324>
 8004648:	7fefffff 	.word	0x7fefffff
 800464c:	080068e8 	.word	0x080068e8
 8004650:	080068e4 	.word	0x080068e4
 8004654:	080068f0 	.word	0x080068f0
 8004658:	080068ec 	.word	0x080068ec
 800465c:	080068f4 	.word	0x080068f4
 8004660:	2301      	movs	r3, #1
 8004662:	9a06      	ldr	r2, [sp, #24]
 8004664:	4631      	mov	r1, r6
 8004666:	4628      	mov	r0, r5
 8004668:	47b8      	blx	r7
 800466a:	3001      	adds	r0, #1
 800466c:	f43f aecd 	beq.w	800440a <_printf_float+0xba>
 8004670:	f10b 0b01 	add.w	fp, fp, #1
 8004674:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004678:	ebaa 0309 	sub.w	r3, sl, r9
 800467c:	455b      	cmp	r3, fp
 800467e:	dcef      	bgt.n	8004660 <_printf_float+0x310>
 8004680:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004684:	429a      	cmp	r2, r3
 8004686:	44d0      	add	r8, sl
 8004688:	db15      	blt.n	80046b6 <_printf_float+0x366>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	07da      	lsls	r2, r3, #31
 800468e:	d412      	bmi.n	80046b6 <_printf_float+0x366>
 8004690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004692:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004694:	eba3 020a 	sub.w	r2, r3, sl
 8004698:	eba3 0a01 	sub.w	sl, r3, r1
 800469c:	4592      	cmp	sl, r2
 800469e:	bfa8      	it	ge
 80046a0:	4692      	movge	sl, r2
 80046a2:	f1ba 0f00 	cmp.w	sl, #0
 80046a6:	dc0e      	bgt.n	80046c6 <_printf_float+0x376>
 80046a8:	f04f 0800 	mov.w	r8, #0
 80046ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80046b0:	f104 091a 	add.w	r9, r4, #26
 80046b4:	e019      	b.n	80046ea <_printf_float+0x39a>
 80046b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046ba:	4631      	mov	r1, r6
 80046bc:	4628      	mov	r0, r5
 80046be:	47b8      	blx	r7
 80046c0:	3001      	adds	r0, #1
 80046c2:	d1e5      	bne.n	8004690 <_printf_float+0x340>
 80046c4:	e6a1      	b.n	800440a <_printf_float+0xba>
 80046c6:	4653      	mov	r3, sl
 80046c8:	4642      	mov	r2, r8
 80046ca:	4631      	mov	r1, r6
 80046cc:	4628      	mov	r0, r5
 80046ce:	47b8      	blx	r7
 80046d0:	3001      	adds	r0, #1
 80046d2:	d1e9      	bne.n	80046a8 <_printf_float+0x358>
 80046d4:	e699      	b.n	800440a <_printf_float+0xba>
 80046d6:	2301      	movs	r3, #1
 80046d8:	464a      	mov	r2, r9
 80046da:	4631      	mov	r1, r6
 80046dc:	4628      	mov	r0, r5
 80046de:	47b8      	blx	r7
 80046e0:	3001      	adds	r0, #1
 80046e2:	f43f ae92 	beq.w	800440a <_printf_float+0xba>
 80046e6:	f108 0801 	add.w	r8, r8, #1
 80046ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	eba3 030a 	sub.w	r3, r3, sl
 80046f4:	4543      	cmp	r3, r8
 80046f6:	dcee      	bgt.n	80046d6 <_printf_float+0x386>
 80046f8:	e74a      	b.n	8004590 <_printf_float+0x240>
 80046fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046fc:	2a01      	cmp	r2, #1
 80046fe:	dc01      	bgt.n	8004704 <_printf_float+0x3b4>
 8004700:	07db      	lsls	r3, r3, #31
 8004702:	d53a      	bpl.n	800477a <_printf_float+0x42a>
 8004704:	2301      	movs	r3, #1
 8004706:	4642      	mov	r2, r8
 8004708:	4631      	mov	r1, r6
 800470a:	4628      	mov	r0, r5
 800470c:	47b8      	blx	r7
 800470e:	3001      	adds	r0, #1
 8004710:	f43f ae7b 	beq.w	800440a <_printf_float+0xba>
 8004714:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004718:	4631      	mov	r1, r6
 800471a:	4628      	mov	r0, r5
 800471c:	47b8      	blx	r7
 800471e:	3001      	adds	r0, #1
 8004720:	f108 0801 	add.w	r8, r8, #1
 8004724:	f43f ae71 	beq.w	800440a <_printf_float+0xba>
 8004728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800472a:	2200      	movs	r2, #0
 800472c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004730:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004734:	2300      	movs	r3, #0
 8004736:	f7fc f9d7 	bl	8000ae8 <__aeabi_dcmpeq>
 800473a:	b9c8      	cbnz	r0, 8004770 <_printf_float+0x420>
 800473c:	4653      	mov	r3, sl
 800473e:	4642      	mov	r2, r8
 8004740:	4631      	mov	r1, r6
 8004742:	4628      	mov	r0, r5
 8004744:	47b8      	blx	r7
 8004746:	3001      	adds	r0, #1
 8004748:	d10e      	bne.n	8004768 <_printf_float+0x418>
 800474a:	e65e      	b.n	800440a <_printf_float+0xba>
 800474c:	2301      	movs	r3, #1
 800474e:	4652      	mov	r2, sl
 8004750:	4631      	mov	r1, r6
 8004752:	4628      	mov	r0, r5
 8004754:	47b8      	blx	r7
 8004756:	3001      	adds	r0, #1
 8004758:	f43f ae57 	beq.w	800440a <_printf_float+0xba>
 800475c:	f108 0801 	add.w	r8, r8, #1
 8004760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004762:	3b01      	subs	r3, #1
 8004764:	4543      	cmp	r3, r8
 8004766:	dcf1      	bgt.n	800474c <_printf_float+0x3fc>
 8004768:	464b      	mov	r3, r9
 800476a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800476e:	e6de      	b.n	800452e <_printf_float+0x1de>
 8004770:	f04f 0800 	mov.w	r8, #0
 8004774:	f104 0a1a 	add.w	sl, r4, #26
 8004778:	e7f2      	b.n	8004760 <_printf_float+0x410>
 800477a:	2301      	movs	r3, #1
 800477c:	e7df      	b.n	800473e <_printf_float+0x3ee>
 800477e:	2301      	movs	r3, #1
 8004780:	464a      	mov	r2, r9
 8004782:	4631      	mov	r1, r6
 8004784:	4628      	mov	r0, r5
 8004786:	47b8      	blx	r7
 8004788:	3001      	adds	r0, #1
 800478a:	f43f ae3e 	beq.w	800440a <_printf_float+0xba>
 800478e:	f108 0801 	add.w	r8, r8, #1
 8004792:	68e3      	ldr	r3, [r4, #12]
 8004794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	4543      	cmp	r3, r8
 800479a:	dcf0      	bgt.n	800477e <_printf_float+0x42e>
 800479c:	e6fc      	b.n	8004598 <_printf_float+0x248>
 800479e:	f04f 0800 	mov.w	r8, #0
 80047a2:	f104 0919 	add.w	r9, r4, #25
 80047a6:	e7f4      	b.n	8004792 <_printf_float+0x442>
 80047a8:	2900      	cmp	r1, #0
 80047aa:	f43f ae8b 	beq.w	80044c4 <_printf_float+0x174>
 80047ae:	2300      	movs	r3, #0
 80047b0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80047b4:	ab09      	add	r3, sp, #36	; 0x24
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	ec49 8b10 	vmov	d0, r8, r9
 80047bc:	6022      	str	r2, [r4, #0]
 80047be:	f8cd a004 	str.w	sl, [sp, #4]
 80047c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047c6:	4628      	mov	r0, r5
 80047c8:	f7ff fd2e 	bl	8004228 <__cvt>
 80047cc:	4680      	mov	r8, r0
 80047ce:	e648      	b.n	8004462 <_printf_float+0x112>

080047d0 <_printf_common>:
 80047d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047d4:	4691      	mov	r9, r2
 80047d6:	461f      	mov	r7, r3
 80047d8:	688a      	ldr	r2, [r1, #8]
 80047da:	690b      	ldr	r3, [r1, #16]
 80047dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bfb8      	it	lt
 80047e4:	4613      	movlt	r3, r2
 80047e6:	f8c9 3000 	str.w	r3, [r9]
 80047ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047ee:	4606      	mov	r6, r0
 80047f0:	460c      	mov	r4, r1
 80047f2:	b112      	cbz	r2, 80047fa <_printf_common+0x2a>
 80047f4:	3301      	adds	r3, #1
 80047f6:	f8c9 3000 	str.w	r3, [r9]
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	0699      	lsls	r1, r3, #26
 80047fe:	bf42      	ittt	mi
 8004800:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004804:	3302      	addmi	r3, #2
 8004806:	f8c9 3000 	strmi.w	r3, [r9]
 800480a:	6825      	ldr	r5, [r4, #0]
 800480c:	f015 0506 	ands.w	r5, r5, #6
 8004810:	d107      	bne.n	8004822 <_printf_common+0x52>
 8004812:	f104 0a19 	add.w	sl, r4, #25
 8004816:	68e3      	ldr	r3, [r4, #12]
 8004818:	f8d9 2000 	ldr.w	r2, [r9]
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	42ab      	cmp	r3, r5
 8004820:	dc28      	bgt.n	8004874 <_printf_common+0xa4>
 8004822:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004826:	6822      	ldr	r2, [r4, #0]
 8004828:	3300      	adds	r3, #0
 800482a:	bf18      	it	ne
 800482c:	2301      	movne	r3, #1
 800482e:	0692      	lsls	r2, r2, #26
 8004830:	d42d      	bmi.n	800488e <_printf_common+0xbe>
 8004832:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004836:	4639      	mov	r1, r7
 8004838:	4630      	mov	r0, r6
 800483a:	47c0      	blx	r8
 800483c:	3001      	adds	r0, #1
 800483e:	d020      	beq.n	8004882 <_printf_common+0xb2>
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	68e5      	ldr	r5, [r4, #12]
 8004844:	f8d9 2000 	ldr.w	r2, [r9]
 8004848:	f003 0306 	and.w	r3, r3, #6
 800484c:	2b04      	cmp	r3, #4
 800484e:	bf08      	it	eq
 8004850:	1aad      	subeq	r5, r5, r2
 8004852:	68a3      	ldr	r3, [r4, #8]
 8004854:	6922      	ldr	r2, [r4, #16]
 8004856:	bf0c      	ite	eq
 8004858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800485c:	2500      	movne	r5, #0
 800485e:	4293      	cmp	r3, r2
 8004860:	bfc4      	itt	gt
 8004862:	1a9b      	subgt	r3, r3, r2
 8004864:	18ed      	addgt	r5, r5, r3
 8004866:	f04f 0900 	mov.w	r9, #0
 800486a:	341a      	adds	r4, #26
 800486c:	454d      	cmp	r5, r9
 800486e:	d11a      	bne.n	80048a6 <_printf_common+0xd6>
 8004870:	2000      	movs	r0, #0
 8004872:	e008      	b.n	8004886 <_printf_common+0xb6>
 8004874:	2301      	movs	r3, #1
 8004876:	4652      	mov	r2, sl
 8004878:	4639      	mov	r1, r7
 800487a:	4630      	mov	r0, r6
 800487c:	47c0      	blx	r8
 800487e:	3001      	adds	r0, #1
 8004880:	d103      	bne.n	800488a <_printf_common+0xba>
 8004882:	f04f 30ff 	mov.w	r0, #4294967295
 8004886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800488a:	3501      	adds	r5, #1
 800488c:	e7c3      	b.n	8004816 <_printf_common+0x46>
 800488e:	18e1      	adds	r1, r4, r3
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	2030      	movs	r0, #48	; 0x30
 8004894:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004898:	4422      	add	r2, r4
 800489a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800489e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048a2:	3302      	adds	r3, #2
 80048a4:	e7c5      	b.n	8004832 <_printf_common+0x62>
 80048a6:	2301      	movs	r3, #1
 80048a8:	4622      	mov	r2, r4
 80048aa:	4639      	mov	r1, r7
 80048ac:	4630      	mov	r0, r6
 80048ae:	47c0      	blx	r8
 80048b0:	3001      	adds	r0, #1
 80048b2:	d0e6      	beq.n	8004882 <_printf_common+0xb2>
 80048b4:	f109 0901 	add.w	r9, r9, #1
 80048b8:	e7d8      	b.n	800486c <_printf_common+0x9c>
	...

080048bc <_printf_i>:
 80048bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80048c4:	460c      	mov	r4, r1
 80048c6:	7e09      	ldrb	r1, [r1, #24]
 80048c8:	b085      	sub	sp, #20
 80048ca:	296e      	cmp	r1, #110	; 0x6e
 80048cc:	4617      	mov	r7, r2
 80048ce:	4606      	mov	r6, r0
 80048d0:	4698      	mov	r8, r3
 80048d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80048d4:	f000 80b3 	beq.w	8004a3e <_printf_i+0x182>
 80048d8:	d822      	bhi.n	8004920 <_printf_i+0x64>
 80048da:	2963      	cmp	r1, #99	; 0x63
 80048dc:	d036      	beq.n	800494c <_printf_i+0x90>
 80048de:	d80a      	bhi.n	80048f6 <_printf_i+0x3a>
 80048e0:	2900      	cmp	r1, #0
 80048e2:	f000 80b9 	beq.w	8004a58 <_printf_i+0x19c>
 80048e6:	2958      	cmp	r1, #88	; 0x58
 80048e8:	f000 8083 	beq.w	80049f2 <_printf_i+0x136>
 80048ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80048f4:	e032      	b.n	800495c <_printf_i+0xa0>
 80048f6:	2964      	cmp	r1, #100	; 0x64
 80048f8:	d001      	beq.n	80048fe <_printf_i+0x42>
 80048fa:	2969      	cmp	r1, #105	; 0x69
 80048fc:	d1f6      	bne.n	80048ec <_printf_i+0x30>
 80048fe:	6820      	ldr	r0, [r4, #0]
 8004900:	6813      	ldr	r3, [r2, #0]
 8004902:	0605      	lsls	r5, r0, #24
 8004904:	f103 0104 	add.w	r1, r3, #4
 8004908:	d52a      	bpl.n	8004960 <_printf_i+0xa4>
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6011      	str	r1, [r2, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	da03      	bge.n	800491a <_printf_i+0x5e>
 8004912:	222d      	movs	r2, #45	; 0x2d
 8004914:	425b      	negs	r3, r3
 8004916:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800491a:	486f      	ldr	r0, [pc, #444]	; (8004ad8 <_printf_i+0x21c>)
 800491c:	220a      	movs	r2, #10
 800491e:	e039      	b.n	8004994 <_printf_i+0xd8>
 8004920:	2973      	cmp	r1, #115	; 0x73
 8004922:	f000 809d 	beq.w	8004a60 <_printf_i+0x1a4>
 8004926:	d808      	bhi.n	800493a <_printf_i+0x7e>
 8004928:	296f      	cmp	r1, #111	; 0x6f
 800492a:	d020      	beq.n	800496e <_printf_i+0xb2>
 800492c:	2970      	cmp	r1, #112	; 0x70
 800492e:	d1dd      	bne.n	80048ec <_printf_i+0x30>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	f043 0320 	orr.w	r3, r3, #32
 8004936:	6023      	str	r3, [r4, #0]
 8004938:	e003      	b.n	8004942 <_printf_i+0x86>
 800493a:	2975      	cmp	r1, #117	; 0x75
 800493c:	d017      	beq.n	800496e <_printf_i+0xb2>
 800493e:	2978      	cmp	r1, #120	; 0x78
 8004940:	d1d4      	bne.n	80048ec <_printf_i+0x30>
 8004942:	2378      	movs	r3, #120	; 0x78
 8004944:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004948:	4864      	ldr	r0, [pc, #400]	; (8004adc <_printf_i+0x220>)
 800494a:	e055      	b.n	80049f8 <_printf_i+0x13c>
 800494c:	6813      	ldr	r3, [r2, #0]
 800494e:	1d19      	adds	r1, r3, #4
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6011      	str	r1, [r2, #0]
 8004954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004958:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800495c:	2301      	movs	r3, #1
 800495e:	e08c      	b.n	8004a7a <_printf_i+0x1be>
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6011      	str	r1, [r2, #0]
 8004964:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004968:	bf18      	it	ne
 800496a:	b21b      	sxthne	r3, r3
 800496c:	e7cf      	b.n	800490e <_printf_i+0x52>
 800496e:	6813      	ldr	r3, [r2, #0]
 8004970:	6825      	ldr	r5, [r4, #0]
 8004972:	1d18      	adds	r0, r3, #4
 8004974:	6010      	str	r0, [r2, #0]
 8004976:	0628      	lsls	r0, r5, #24
 8004978:	d501      	bpl.n	800497e <_printf_i+0xc2>
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	e002      	b.n	8004984 <_printf_i+0xc8>
 800497e:	0668      	lsls	r0, r5, #25
 8004980:	d5fb      	bpl.n	800497a <_printf_i+0xbe>
 8004982:	881b      	ldrh	r3, [r3, #0]
 8004984:	4854      	ldr	r0, [pc, #336]	; (8004ad8 <_printf_i+0x21c>)
 8004986:	296f      	cmp	r1, #111	; 0x6f
 8004988:	bf14      	ite	ne
 800498a:	220a      	movne	r2, #10
 800498c:	2208      	moveq	r2, #8
 800498e:	2100      	movs	r1, #0
 8004990:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004994:	6865      	ldr	r5, [r4, #4]
 8004996:	60a5      	str	r5, [r4, #8]
 8004998:	2d00      	cmp	r5, #0
 800499a:	f2c0 8095 	blt.w	8004ac8 <_printf_i+0x20c>
 800499e:	6821      	ldr	r1, [r4, #0]
 80049a0:	f021 0104 	bic.w	r1, r1, #4
 80049a4:	6021      	str	r1, [r4, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d13d      	bne.n	8004a26 <_printf_i+0x16a>
 80049aa:	2d00      	cmp	r5, #0
 80049ac:	f040 808e 	bne.w	8004acc <_printf_i+0x210>
 80049b0:	4665      	mov	r5, ip
 80049b2:	2a08      	cmp	r2, #8
 80049b4:	d10b      	bne.n	80049ce <_printf_i+0x112>
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	07db      	lsls	r3, r3, #31
 80049ba:	d508      	bpl.n	80049ce <_printf_i+0x112>
 80049bc:	6923      	ldr	r3, [r4, #16]
 80049be:	6862      	ldr	r2, [r4, #4]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	bfde      	ittt	le
 80049c4:	2330      	movle	r3, #48	; 0x30
 80049c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80049ce:	ebac 0305 	sub.w	r3, ip, r5
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	f8cd 8000 	str.w	r8, [sp]
 80049d8:	463b      	mov	r3, r7
 80049da:	aa03      	add	r2, sp, #12
 80049dc:	4621      	mov	r1, r4
 80049de:	4630      	mov	r0, r6
 80049e0:	f7ff fef6 	bl	80047d0 <_printf_common>
 80049e4:	3001      	adds	r0, #1
 80049e6:	d14d      	bne.n	8004a84 <_printf_i+0x1c8>
 80049e8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ec:	b005      	add	sp, #20
 80049ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049f2:	4839      	ldr	r0, [pc, #228]	; (8004ad8 <_printf_i+0x21c>)
 80049f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80049f8:	6813      	ldr	r3, [r2, #0]
 80049fa:	6821      	ldr	r1, [r4, #0]
 80049fc:	1d1d      	adds	r5, r3, #4
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6015      	str	r5, [r2, #0]
 8004a02:	060a      	lsls	r2, r1, #24
 8004a04:	d50b      	bpl.n	8004a1e <_printf_i+0x162>
 8004a06:	07ca      	lsls	r2, r1, #31
 8004a08:	bf44      	itt	mi
 8004a0a:	f041 0120 	orrmi.w	r1, r1, #32
 8004a0e:	6021      	strmi	r1, [r4, #0]
 8004a10:	b91b      	cbnz	r3, 8004a1a <_printf_i+0x15e>
 8004a12:	6822      	ldr	r2, [r4, #0]
 8004a14:	f022 0220 	bic.w	r2, r2, #32
 8004a18:	6022      	str	r2, [r4, #0]
 8004a1a:	2210      	movs	r2, #16
 8004a1c:	e7b7      	b.n	800498e <_printf_i+0xd2>
 8004a1e:	064d      	lsls	r5, r1, #25
 8004a20:	bf48      	it	mi
 8004a22:	b29b      	uxthmi	r3, r3
 8004a24:	e7ef      	b.n	8004a06 <_printf_i+0x14a>
 8004a26:	4665      	mov	r5, ip
 8004a28:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a2c:	fb02 3311 	mls	r3, r2, r1, r3
 8004a30:	5cc3      	ldrb	r3, [r0, r3]
 8004a32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004a36:	460b      	mov	r3, r1
 8004a38:	2900      	cmp	r1, #0
 8004a3a:	d1f5      	bne.n	8004a28 <_printf_i+0x16c>
 8004a3c:	e7b9      	b.n	80049b2 <_printf_i+0xf6>
 8004a3e:	6813      	ldr	r3, [r2, #0]
 8004a40:	6825      	ldr	r5, [r4, #0]
 8004a42:	6961      	ldr	r1, [r4, #20]
 8004a44:	1d18      	adds	r0, r3, #4
 8004a46:	6010      	str	r0, [r2, #0]
 8004a48:	0628      	lsls	r0, r5, #24
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	d501      	bpl.n	8004a52 <_printf_i+0x196>
 8004a4e:	6019      	str	r1, [r3, #0]
 8004a50:	e002      	b.n	8004a58 <_printf_i+0x19c>
 8004a52:	066a      	lsls	r2, r5, #25
 8004a54:	d5fb      	bpl.n	8004a4e <_printf_i+0x192>
 8004a56:	8019      	strh	r1, [r3, #0]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	4665      	mov	r5, ip
 8004a5e:	e7b9      	b.n	80049d4 <_printf_i+0x118>
 8004a60:	6813      	ldr	r3, [r2, #0]
 8004a62:	1d19      	adds	r1, r3, #4
 8004a64:	6011      	str	r1, [r2, #0]
 8004a66:	681d      	ldr	r5, [r3, #0]
 8004a68:	6862      	ldr	r2, [r4, #4]
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	f7fb fbc7 	bl	8000200 <memchr>
 8004a72:	b108      	cbz	r0, 8004a78 <_printf_i+0x1bc>
 8004a74:	1b40      	subs	r0, r0, r5
 8004a76:	6060      	str	r0, [r4, #4]
 8004a78:	6863      	ldr	r3, [r4, #4]
 8004a7a:	6123      	str	r3, [r4, #16]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a82:	e7a7      	b.n	80049d4 <_printf_i+0x118>
 8004a84:	6923      	ldr	r3, [r4, #16]
 8004a86:	462a      	mov	r2, r5
 8004a88:	4639      	mov	r1, r7
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	47c0      	blx	r8
 8004a8e:	3001      	adds	r0, #1
 8004a90:	d0aa      	beq.n	80049e8 <_printf_i+0x12c>
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	079b      	lsls	r3, r3, #30
 8004a96:	d413      	bmi.n	8004ac0 <_printf_i+0x204>
 8004a98:	68e0      	ldr	r0, [r4, #12]
 8004a9a:	9b03      	ldr	r3, [sp, #12]
 8004a9c:	4298      	cmp	r0, r3
 8004a9e:	bfb8      	it	lt
 8004aa0:	4618      	movlt	r0, r3
 8004aa2:	e7a3      	b.n	80049ec <_printf_i+0x130>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	464a      	mov	r2, r9
 8004aa8:	4639      	mov	r1, r7
 8004aaa:	4630      	mov	r0, r6
 8004aac:	47c0      	blx	r8
 8004aae:	3001      	adds	r0, #1
 8004ab0:	d09a      	beq.n	80049e8 <_printf_i+0x12c>
 8004ab2:	3501      	adds	r5, #1
 8004ab4:	68e3      	ldr	r3, [r4, #12]
 8004ab6:	9a03      	ldr	r2, [sp, #12]
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	42ab      	cmp	r3, r5
 8004abc:	dcf2      	bgt.n	8004aa4 <_printf_i+0x1e8>
 8004abe:	e7eb      	b.n	8004a98 <_printf_i+0x1dc>
 8004ac0:	2500      	movs	r5, #0
 8004ac2:	f104 0919 	add.w	r9, r4, #25
 8004ac6:	e7f5      	b.n	8004ab4 <_printf_i+0x1f8>
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d1ac      	bne.n	8004a26 <_printf_i+0x16a>
 8004acc:	7803      	ldrb	r3, [r0, #0]
 8004ace:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ad2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ad6:	e76c      	b.n	80049b2 <_printf_i+0xf6>
 8004ad8:	080068f6 	.word	0x080068f6
 8004adc:	08006907 	.word	0x08006907

08004ae0 <iprintf>:
 8004ae0:	b40f      	push	{r0, r1, r2, r3}
 8004ae2:	4b0a      	ldr	r3, [pc, #40]	; (8004b0c <iprintf+0x2c>)
 8004ae4:	b513      	push	{r0, r1, r4, lr}
 8004ae6:	681c      	ldr	r4, [r3, #0]
 8004ae8:	b124      	cbz	r4, 8004af4 <iprintf+0x14>
 8004aea:	69a3      	ldr	r3, [r4, #24]
 8004aec:	b913      	cbnz	r3, 8004af4 <iprintf+0x14>
 8004aee:	4620      	mov	r0, r4
 8004af0:	f000 fe92 	bl	8005818 <__sinit>
 8004af4:	ab05      	add	r3, sp, #20
 8004af6:	9a04      	ldr	r2, [sp, #16]
 8004af8:	68a1      	ldr	r1, [r4, #8]
 8004afa:	9301      	str	r3, [sp, #4]
 8004afc:	4620      	mov	r0, r4
 8004afe:	f001 faf1 	bl	80060e4 <_vfiprintf_r>
 8004b02:	b002      	add	sp, #8
 8004b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b08:	b004      	add	sp, #16
 8004b0a:	4770      	bx	lr
 8004b0c:	2000000c 	.word	0x2000000c

08004b10 <quorem>:
 8004b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b14:	6903      	ldr	r3, [r0, #16]
 8004b16:	690c      	ldr	r4, [r1, #16]
 8004b18:	42a3      	cmp	r3, r4
 8004b1a:	4680      	mov	r8, r0
 8004b1c:	f2c0 8082 	blt.w	8004c24 <quorem+0x114>
 8004b20:	3c01      	subs	r4, #1
 8004b22:	f101 0714 	add.w	r7, r1, #20
 8004b26:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004b2a:	f100 0614 	add.w	r6, r0, #20
 8004b2e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004b32:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004b36:	eb06 030c 	add.w	r3, r6, ip
 8004b3a:	3501      	adds	r5, #1
 8004b3c:	eb07 090c 	add.w	r9, r7, ip
 8004b40:	9301      	str	r3, [sp, #4]
 8004b42:	fbb0 f5f5 	udiv	r5, r0, r5
 8004b46:	b395      	cbz	r5, 8004bae <quorem+0x9e>
 8004b48:	f04f 0a00 	mov.w	sl, #0
 8004b4c:	4638      	mov	r0, r7
 8004b4e:	46b6      	mov	lr, r6
 8004b50:	46d3      	mov	fp, sl
 8004b52:	f850 2b04 	ldr.w	r2, [r0], #4
 8004b56:	b293      	uxth	r3, r2
 8004b58:	fb05 a303 	mla	r3, r5, r3, sl
 8004b5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	ebab 0303 	sub.w	r3, fp, r3
 8004b66:	0c12      	lsrs	r2, r2, #16
 8004b68:	f8de b000 	ldr.w	fp, [lr]
 8004b6c:	fb05 a202 	mla	r2, r5, r2, sl
 8004b70:	fa13 f38b 	uxtah	r3, r3, fp
 8004b74:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004b78:	fa1f fb82 	uxth.w	fp, r2
 8004b7c:	f8de 2000 	ldr.w	r2, [lr]
 8004b80:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b8e:	4581      	cmp	r9, r0
 8004b90:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004b94:	f84e 3b04 	str.w	r3, [lr], #4
 8004b98:	d2db      	bcs.n	8004b52 <quorem+0x42>
 8004b9a:	f856 300c 	ldr.w	r3, [r6, ip]
 8004b9e:	b933      	cbnz	r3, 8004bae <quorem+0x9e>
 8004ba0:	9b01      	ldr	r3, [sp, #4]
 8004ba2:	3b04      	subs	r3, #4
 8004ba4:	429e      	cmp	r6, r3
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	d330      	bcc.n	8004c0c <quorem+0xfc>
 8004baa:	f8c8 4010 	str.w	r4, [r8, #16]
 8004bae:	4640      	mov	r0, r8
 8004bb0:	f001 f8f2 	bl	8005d98 <__mcmp>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	db25      	blt.n	8004c04 <quorem+0xf4>
 8004bb8:	3501      	adds	r5, #1
 8004bba:	4630      	mov	r0, r6
 8004bbc:	f04f 0c00 	mov.w	ip, #0
 8004bc0:	f857 2b04 	ldr.w	r2, [r7], #4
 8004bc4:	f8d0 e000 	ldr.w	lr, [r0]
 8004bc8:	b293      	uxth	r3, r2
 8004bca:	ebac 0303 	sub.w	r3, ip, r3
 8004bce:	0c12      	lsrs	r2, r2, #16
 8004bd0:	fa13 f38e 	uxtah	r3, r3, lr
 8004bd4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004bd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004be2:	45b9      	cmp	r9, r7
 8004be4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004be8:	f840 3b04 	str.w	r3, [r0], #4
 8004bec:	d2e8      	bcs.n	8004bc0 <quorem+0xb0>
 8004bee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004bf2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004bf6:	b92a      	cbnz	r2, 8004c04 <quorem+0xf4>
 8004bf8:	3b04      	subs	r3, #4
 8004bfa:	429e      	cmp	r6, r3
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	d30b      	bcc.n	8004c18 <quorem+0x108>
 8004c00:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c04:	4628      	mov	r0, r5
 8004c06:	b003      	add	sp, #12
 8004c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c0c:	6812      	ldr	r2, [r2, #0]
 8004c0e:	3b04      	subs	r3, #4
 8004c10:	2a00      	cmp	r2, #0
 8004c12:	d1ca      	bne.n	8004baa <quorem+0x9a>
 8004c14:	3c01      	subs	r4, #1
 8004c16:	e7c5      	b.n	8004ba4 <quorem+0x94>
 8004c18:	6812      	ldr	r2, [r2, #0]
 8004c1a:	3b04      	subs	r3, #4
 8004c1c:	2a00      	cmp	r2, #0
 8004c1e:	d1ef      	bne.n	8004c00 <quorem+0xf0>
 8004c20:	3c01      	subs	r4, #1
 8004c22:	e7ea      	b.n	8004bfa <quorem+0xea>
 8004c24:	2000      	movs	r0, #0
 8004c26:	e7ee      	b.n	8004c06 <quorem+0xf6>

08004c28 <_dtoa_r>:
 8004c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2c:	ec57 6b10 	vmov	r6, r7, d0
 8004c30:	b097      	sub	sp, #92	; 0x5c
 8004c32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c34:	9106      	str	r1, [sp, #24]
 8004c36:	4604      	mov	r4, r0
 8004c38:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c3a:	9312      	str	r3, [sp, #72]	; 0x48
 8004c3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004c40:	e9cd 6700 	strd	r6, r7, [sp]
 8004c44:	b93d      	cbnz	r5, 8004c56 <_dtoa_r+0x2e>
 8004c46:	2010      	movs	r0, #16
 8004c48:	f000 fe7e 	bl	8005948 <malloc>
 8004c4c:	6260      	str	r0, [r4, #36]	; 0x24
 8004c4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c52:	6005      	str	r5, [r0, #0]
 8004c54:	60c5      	str	r5, [r0, #12]
 8004c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c58:	6819      	ldr	r1, [r3, #0]
 8004c5a:	b151      	cbz	r1, 8004c72 <_dtoa_r+0x4a>
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	604a      	str	r2, [r1, #4]
 8004c60:	2301      	movs	r3, #1
 8004c62:	4093      	lsls	r3, r2
 8004c64:	608b      	str	r3, [r1, #8]
 8004c66:	4620      	mov	r0, r4
 8004c68:	f000 feb5 	bl	80059d6 <_Bfree>
 8004c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	1e3b      	subs	r3, r7, #0
 8004c74:	bfbb      	ittet	lt
 8004c76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004c7a:	9301      	strlt	r3, [sp, #4]
 8004c7c:	2300      	movge	r3, #0
 8004c7e:	2201      	movlt	r2, #1
 8004c80:	bfac      	ite	ge
 8004c82:	f8c8 3000 	strge.w	r3, [r8]
 8004c86:	f8c8 2000 	strlt.w	r2, [r8]
 8004c8a:	4baf      	ldr	r3, [pc, #700]	; (8004f48 <_dtoa_r+0x320>)
 8004c8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004c90:	ea33 0308 	bics.w	r3, r3, r8
 8004c94:	d114      	bne.n	8004cc0 <_dtoa_r+0x98>
 8004c96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004c98:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c9c:	6013      	str	r3, [r2, #0]
 8004c9e:	9b00      	ldr	r3, [sp, #0]
 8004ca0:	b923      	cbnz	r3, 8004cac <_dtoa_r+0x84>
 8004ca2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	f000 8542 	beq.w	8005730 <_dtoa_r+0xb08>
 8004cac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004f5c <_dtoa_r+0x334>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 8544 	beq.w	8005740 <_dtoa_r+0xb18>
 8004cb8:	f10b 0303 	add.w	r3, fp, #3
 8004cbc:	f000 bd3e 	b.w	800573c <_dtoa_r+0xb14>
 8004cc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	4630      	mov	r0, r6
 8004cca:	4639      	mov	r1, r7
 8004ccc:	f7fb ff0c 	bl	8000ae8 <__aeabi_dcmpeq>
 8004cd0:	4681      	mov	r9, r0
 8004cd2:	b168      	cbz	r0, 8004cf0 <_dtoa_r+0xc8>
 8004cd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 8524 	beq.w	800572a <_dtoa_r+0xb02>
 8004ce2:	4b9a      	ldr	r3, [pc, #616]	; (8004f4c <_dtoa_r+0x324>)
 8004ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ce6:	f103 3bff 	add.w	fp, r3, #4294967295
 8004cea:	6013      	str	r3, [r2, #0]
 8004cec:	f000 bd28 	b.w	8005740 <_dtoa_r+0xb18>
 8004cf0:	aa14      	add	r2, sp, #80	; 0x50
 8004cf2:	a915      	add	r1, sp, #84	; 0x54
 8004cf4:	ec47 6b10 	vmov	d0, r6, r7
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f001 f8c4 	bl	8005e86 <__d2b>
 8004cfe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004d02:	9004      	str	r0, [sp, #16]
 8004d04:	2d00      	cmp	r5, #0
 8004d06:	d07c      	beq.n	8004e02 <_dtoa_r+0x1da>
 8004d08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d0c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004d10:	46b2      	mov	sl, r6
 8004d12:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004d16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d1a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004d1e:	2200      	movs	r2, #0
 8004d20:	4b8b      	ldr	r3, [pc, #556]	; (8004f50 <_dtoa_r+0x328>)
 8004d22:	4650      	mov	r0, sl
 8004d24:	4659      	mov	r1, fp
 8004d26:	f7fb fabf 	bl	80002a8 <__aeabi_dsub>
 8004d2a:	a381      	add	r3, pc, #516	; (adr r3, 8004f30 <_dtoa_r+0x308>)
 8004d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d30:	f7fb fc72 	bl	8000618 <__aeabi_dmul>
 8004d34:	a380      	add	r3, pc, #512	; (adr r3, 8004f38 <_dtoa_r+0x310>)
 8004d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3a:	f7fb fab7 	bl	80002ac <__adddf3>
 8004d3e:	4606      	mov	r6, r0
 8004d40:	4628      	mov	r0, r5
 8004d42:	460f      	mov	r7, r1
 8004d44:	f7fb fbfe 	bl	8000544 <__aeabi_i2d>
 8004d48:	a37d      	add	r3, pc, #500	; (adr r3, 8004f40 <_dtoa_r+0x318>)
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f7fb fc63 	bl	8000618 <__aeabi_dmul>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	4630      	mov	r0, r6
 8004d58:	4639      	mov	r1, r7
 8004d5a:	f7fb faa7 	bl	80002ac <__adddf3>
 8004d5e:	4606      	mov	r6, r0
 8004d60:	460f      	mov	r7, r1
 8004d62:	f7fb ff09 	bl	8000b78 <__aeabi_d2iz>
 8004d66:	2200      	movs	r2, #0
 8004d68:	4682      	mov	sl, r0
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	4639      	mov	r1, r7
 8004d70:	f7fb fec4 	bl	8000afc <__aeabi_dcmplt>
 8004d74:	b148      	cbz	r0, 8004d8a <_dtoa_r+0x162>
 8004d76:	4650      	mov	r0, sl
 8004d78:	f7fb fbe4 	bl	8000544 <__aeabi_i2d>
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	463b      	mov	r3, r7
 8004d80:	f7fb feb2 	bl	8000ae8 <__aeabi_dcmpeq>
 8004d84:	b908      	cbnz	r0, 8004d8a <_dtoa_r+0x162>
 8004d86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d8a:	f1ba 0f16 	cmp.w	sl, #22
 8004d8e:	d859      	bhi.n	8004e44 <_dtoa_r+0x21c>
 8004d90:	4970      	ldr	r1, [pc, #448]	; (8004f54 <_dtoa_r+0x32c>)
 8004d92:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d9e:	f7fb fecb 	bl	8000b38 <__aeabi_dcmpgt>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	d050      	beq.n	8004e48 <_dtoa_r+0x220>
 8004da6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004daa:	2300      	movs	r3, #0
 8004dac:	930f      	str	r3, [sp, #60]	; 0x3c
 8004dae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004db0:	1b5d      	subs	r5, r3, r5
 8004db2:	f1b5 0801 	subs.w	r8, r5, #1
 8004db6:	bf49      	itett	mi
 8004db8:	f1c5 0301 	rsbmi	r3, r5, #1
 8004dbc:	2300      	movpl	r3, #0
 8004dbe:	9305      	strmi	r3, [sp, #20]
 8004dc0:	f04f 0800 	movmi.w	r8, #0
 8004dc4:	bf58      	it	pl
 8004dc6:	9305      	strpl	r3, [sp, #20]
 8004dc8:	f1ba 0f00 	cmp.w	sl, #0
 8004dcc:	db3e      	blt.n	8004e4c <_dtoa_r+0x224>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	44d0      	add	r8, sl
 8004dd2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004dd6:	9307      	str	r3, [sp, #28]
 8004dd8:	9b06      	ldr	r3, [sp, #24]
 8004dda:	2b09      	cmp	r3, #9
 8004ddc:	f200 8090 	bhi.w	8004f00 <_dtoa_r+0x2d8>
 8004de0:	2b05      	cmp	r3, #5
 8004de2:	bfc4      	itt	gt
 8004de4:	3b04      	subgt	r3, #4
 8004de6:	9306      	strgt	r3, [sp, #24]
 8004de8:	9b06      	ldr	r3, [sp, #24]
 8004dea:	f1a3 0302 	sub.w	r3, r3, #2
 8004dee:	bfcc      	ite	gt
 8004df0:	2500      	movgt	r5, #0
 8004df2:	2501      	movle	r5, #1
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	f200 808f 	bhi.w	8004f18 <_dtoa_r+0x2f0>
 8004dfa:	e8df f003 	tbb	[pc, r3]
 8004dfe:	7f7d      	.short	0x7f7d
 8004e00:	7131      	.short	0x7131
 8004e02:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004e06:	441d      	add	r5, r3
 8004e08:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004e0c:	2820      	cmp	r0, #32
 8004e0e:	dd13      	ble.n	8004e38 <_dtoa_r+0x210>
 8004e10:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004e14:	9b00      	ldr	r3, [sp, #0]
 8004e16:	fa08 f800 	lsl.w	r8, r8, r0
 8004e1a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004e1e:	fa23 f000 	lsr.w	r0, r3, r0
 8004e22:	ea48 0000 	orr.w	r0, r8, r0
 8004e26:	f7fb fb7d 	bl	8000524 <__aeabi_ui2d>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	4682      	mov	sl, r0
 8004e2e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004e32:	3d01      	subs	r5, #1
 8004e34:	9313      	str	r3, [sp, #76]	; 0x4c
 8004e36:	e772      	b.n	8004d1e <_dtoa_r+0xf6>
 8004e38:	9b00      	ldr	r3, [sp, #0]
 8004e3a:	f1c0 0020 	rsb	r0, r0, #32
 8004e3e:	fa03 f000 	lsl.w	r0, r3, r0
 8004e42:	e7f0      	b.n	8004e26 <_dtoa_r+0x1fe>
 8004e44:	2301      	movs	r3, #1
 8004e46:	e7b1      	b.n	8004dac <_dtoa_r+0x184>
 8004e48:	900f      	str	r0, [sp, #60]	; 0x3c
 8004e4a:	e7b0      	b.n	8004dae <_dtoa_r+0x186>
 8004e4c:	9b05      	ldr	r3, [sp, #20]
 8004e4e:	eba3 030a 	sub.w	r3, r3, sl
 8004e52:	9305      	str	r3, [sp, #20]
 8004e54:	f1ca 0300 	rsb	r3, sl, #0
 8004e58:	9307      	str	r3, [sp, #28]
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	930e      	str	r3, [sp, #56]	; 0x38
 8004e5e:	e7bb      	b.n	8004dd8 <_dtoa_r+0x1b0>
 8004e60:	2301      	movs	r3, #1
 8004e62:	930a      	str	r3, [sp, #40]	; 0x28
 8004e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	dd59      	ble.n	8004f1e <_dtoa_r+0x2f6>
 8004e6a:	9302      	str	r3, [sp, #8]
 8004e6c:	4699      	mov	r9, r3
 8004e6e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004e70:	2200      	movs	r2, #0
 8004e72:	6072      	str	r2, [r6, #4]
 8004e74:	2204      	movs	r2, #4
 8004e76:	f102 0014 	add.w	r0, r2, #20
 8004e7a:	4298      	cmp	r0, r3
 8004e7c:	6871      	ldr	r1, [r6, #4]
 8004e7e:	d953      	bls.n	8004f28 <_dtoa_r+0x300>
 8004e80:	4620      	mov	r0, r4
 8004e82:	f000 fd74 	bl	800596e <_Balloc>
 8004e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e88:	6030      	str	r0, [r6, #0]
 8004e8a:	f1b9 0f0e 	cmp.w	r9, #14
 8004e8e:	f8d3 b000 	ldr.w	fp, [r3]
 8004e92:	f200 80e6 	bhi.w	8005062 <_dtoa_r+0x43a>
 8004e96:	2d00      	cmp	r5, #0
 8004e98:	f000 80e3 	beq.w	8005062 <_dtoa_r+0x43a>
 8004e9c:	ed9d 7b00 	vldr	d7, [sp]
 8004ea0:	f1ba 0f00 	cmp.w	sl, #0
 8004ea4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004ea8:	dd74      	ble.n	8004f94 <_dtoa_r+0x36c>
 8004eaa:	4a2a      	ldr	r2, [pc, #168]	; (8004f54 <_dtoa_r+0x32c>)
 8004eac:	f00a 030f 	and.w	r3, sl, #15
 8004eb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004eb4:	ed93 7b00 	vldr	d7, [r3]
 8004eb8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004ebc:	06f0      	lsls	r0, r6, #27
 8004ebe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004ec2:	d565      	bpl.n	8004f90 <_dtoa_r+0x368>
 8004ec4:	4b24      	ldr	r3, [pc, #144]	; (8004f58 <_dtoa_r+0x330>)
 8004ec6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004eca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ece:	f7fb fccd 	bl	800086c <__aeabi_ddiv>
 8004ed2:	e9cd 0100 	strd	r0, r1, [sp]
 8004ed6:	f006 060f 	and.w	r6, r6, #15
 8004eda:	2503      	movs	r5, #3
 8004edc:	4f1e      	ldr	r7, [pc, #120]	; (8004f58 <_dtoa_r+0x330>)
 8004ede:	e04c      	b.n	8004f7a <_dtoa_r+0x352>
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ee4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ee6:	4453      	add	r3, sl
 8004ee8:	f103 0901 	add.w	r9, r3, #1
 8004eec:	9302      	str	r3, [sp, #8]
 8004eee:	464b      	mov	r3, r9
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	bfb8      	it	lt
 8004ef4:	2301      	movlt	r3, #1
 8004ef6:	e7ba      	b.n	8004e6e <_dtoa_r+0x246>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	e7b2      	b.n	8004e62 <_dtoa_r+0x23a>
 8004efc:	2300      	movs	r3, #0
 8004efe:	e7f0      	b.n	8004ee2 <_dtoa_r+0x2ba>
 8004f00:	2501      	movs	r5, #1
 8004f02:	2300      	movs	r3, #0
 8004f04:	9306      	str	r3, [sp, #24]
 8004f06:	950a      	str	r5, [sp, #40]	; 0x28
 8004f08:	f04f 33ff 	mov.w	r3, #4294967295
 8004f0c:	9302      	str	r3, [sp, #8]
 8004f0e:	4699      	mov	r9, r3
 8004f10:	2200      	movs	r2, #0
 8004f12:	2312      	movs	r3, #18
 8004f14:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f16:	e7aa      	b.n	8004e6e <_dtoa_r+0x246>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	930a      	str	r3, [sp, #40]	; 0x28
 8004f1c:	e7f4      	b.n	8004f08 <_dtoa_r+0x2e0>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	9302      	str	r3, [sp, #8]
 8004f22:	4699      	mov	r9, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	e7f5      	b.n	8004f14 <_dtoa_r+0x2ec>
 8004f28:	3101      	adds	r1, #1
 8004f2a:	6071      	str	r1, [r6, #4]
 8004f2c:	0052      	lsls	r2, r2, #1
 8004f2e:	e7a2      	b.n	8004e76 <_dtoa_r+0x24e>
 8004f30:	636f4361 	.word	0x636f4361
 8004f34:	3fd287a7 	.word	0x3fd287a7
 8004f38:	8b60c8b3 	.word	0x8b60c8b3
 8004f3c:	3fc68a28 	.word	0x3fc68a28
 8004f40:	509f79fb 	.word	0x509f79fb
 8004f44:	3fd34413 	.word	0x3fd34413
 8004f48:	7ff00000 	.word	0x7ff00000
 8004f4c:	080068f5 	.word	0x080068f5
 8004f50:	3ff80000 	.word	0x3ff80000
 8004f54:	080069b0 	.word	0x080069b0
 8004f58:	08006988 	.word	0x08006988
 8004f5c:	08006921 	.word	0x08006921
 8004f60:	07f1      	lsls	r1, r6, #31
 8004f62:	d508      	bpl.n	8004f76 <_dtoa_r+0x34e>
 8004f64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004f68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f6c:	f7fb fb54 	bl	8000618 <__aeabi_dmul>
 8004f70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004f74:	3501      	adds	r5, #1
 8004f76:	1076      	asrs	r6, r6, #1
 8004f78:	3708      	adds	r7, #8
 8004f7a:	2e00      	cmp	r6, #0
 8004f7c:	d1f0      	bne.n	8004f60 <_dtoa_r+0x338>
 8004f7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f86:	f7fb fc71 	bl	800086c <__aeabi_ddiv>
 8004f8a:	e9cd 0100 	strd	r0, r1, [sp]
 8004f8e:	e01a      	b.n	8004fc6 <_dtoa_r+0x39e>
 8004f90:	2502      	movs	r5, #2
 8004f92:	e7a3      	b.n	8004edc <_dtoa_r+0x2b4>
 8004f94:	f000 80a0 	beq.w	80050d8 <_dtoa_r+0x4b0>
 8004f98:	f1ca 0600 	rsb	r6, sl, #0
 8004f9c:	4b9f      	ldr	r3, [pc, #636]	; (800521c <_dtoa_r+0x5f4>)
 8004f9e:	4fa0      	ldr	r7, [pc, #640]	; (8005220 <_dtoa_r+0x5f8>)
 8004fa0:	f006 020f 	and.w	r2, r6, #15
 8004fa4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004fb0:	f7fb fb32 	bl	8000618 <__aeabi_dmul>
 8004fb4:	e9cd 0100 	strd	r0, r1, [sp]
 8004fb8:	1136      	asrs	r6, r6, #4
 8004fba:	2300      	movs	r3, #0
 8004fbc:	2502      	movs	r5, #2
 8004fbe:	2e00      	cmp	r6, #0
 8004fc0:	d17f      	bne.n	80050c2 <_dtoa_r+0x49a>
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1e1      	bne.n	8004f8a <_dtoa_r+0x362>
 8004fc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 8087 	beq.w	80050dc <_dtoa_r+0x4b4>
 8004fce:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	4b93      	ldr	r3, [pc, #588]	; (8005224 <_dtoa_r+0x5fc>)
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	4639      	mov	r1, r7
 8004fda:	f7fb fd8f 	bl	8000afc <__aeabi_dcmplt>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	d07c      	beq.n	80050dc <_dtoa_r+0x4b4>
 8004fe2:	f1b9 0f00 	cmp.w	r9, #0
 8004fe6:	d079      	beq.n	80050dc <_dtoa_r+0x4b4>
 8004fe8:	9b02      	ldr	r3, [sp, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	dd35      	ble.n	800505a <_dtoa_r+0x432>
 8004fee:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004ff2:	9308      	str	r3, [sp, #32]
 8004ff4:	4639      	mov	r1, r7
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	4b8b      	ldr	r3, [pc, #556]	; (8005228 <_dtoa_r+0x600>)
 8004ffa:	4630      	mov	r0, r6
 8004ffc:	f7fb fb0c 	bl	8000618 <__aeabi_dmul>
 8005000:	e9cd 0100 	strd	r0, r1, [sp]
 8005004:	9f02      	ldr	r7, [sp, #8]
 8005006:	3501      	adds	r5, #1
 8005008:	4628      	mov	r0, r5
 800500a:	f7fb fa9b 	bl	8000544 <__aeabi_i2d>
 800500e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005012:	f7fb fb01 	bl	8000618 <__aeabi_dmul>
 8005016:	2200      	movs	r2, #0
 8005018:	4b84      	ldr	r3, [pc, #528]	; (800522c <_dtoa_r+0x604>)
 800501a:	f7fb f947 	bl	80002ac <__adddf3>
 800501e:	4605      	mov	r5, r0
 8005020:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005024:	2f00      	cmp	r7, #0
 8005026:	d15d      	bne.n	80050e4 <_dtoa_r+0x4bc>
 8005028:	2200      	movs	r2, #0
 800502a:	4b81      	ldr	r3, [pc, #516]	; (8005230 <_dtoa_r+0x608>)
 800502c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005030:	f7fb f93a 	bl	80002a8 <__aeabi_dsub>
 8005034:	462a      	mov	r2, r5
 8005036:	4633      	mov	r3, r6
 8005038:	e9cd 0100 	strd	r0, r1, [sp]
 800503c:	f7fb fd7c 	bl	8000b38 <__aeabi_dcmpgt>
 8005040:	2800      	cmp	r0, #0
 8005042:	f040 8288 	bne.w	8005556 <_dtoa_r+0x92e>
 8005046:	462a      	mov	r2, r5
 8005048:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800504c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005050:	f7fb fd54 	bl	8000afc <__aeabi_dcmplt>
 8005054:	2800      	cmp	r0, #0
 8005056:	f040 827c 	bne.w	8005552 <_dtoa_r+0x92a>
 800505a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800505e:	e9cd 2300 	strd	r2, r3, [sp]
 8005062:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005064:	2b00      	cmp	r3, #0
 8005066:	f2c0 8150 	blt.w	800530a <_dtoa_r+0x6e2>
 800506a:	f1ba 0f0e 	cmp.w	sl, #14
 800506e:	f300 814c 	bgt.w	800530a <_dtoa_r+0x6e2>
 8005072:	4b6a      	ldr	r3, [pc, #424]	; (800521c <_dtoa_r+0x5f4>)
 8005074:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005078:	ed93 7b00 	vldr	d7, [r3]
 800507c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800507e:	2b00      	cmp	r3, #0
 8005080:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005084:	f280 80d8 	bge.w	8005238 <_dtoa_r+0x610>
 8005088:	f1b9 0f00 	cmp.w	r9, #0
 800508c:	f300 80d4 	bgt.w	8005238 <_dtoa_r+0x610>
 8005090:	f040 825e 	bne.w	8005550 <_dtoa_r+0x928>
 8005094:	2200      	movs	r2, #0
 8005096:	4b66      	ldr	r3, [pc, #408]	; (8005230 <_dtoa_r+0x608>)
 8005098:	ec51 0b17 	vmov	r0, r1, d7
 800509c:	f7fb fabc 	bl	8000618 <__aeabi_dmul>
 80050a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050a4:	f7fb fd3e 	bl	8000b24 <__aeabi_dcmpge>
 80050a8:	464f      	mov	r7, r9
 80050aa:	464e      	mov	r6, r9
 80050ac:	2800      	cmp	r0, #0
 80050ae:	f040 8234 	bne.w	800551a <_dtoa_r+0x8f2>
 80050b2:	2331      	movs	r3, #49	; 0x31
 80050b4:	f10b 0501 	add.w	r5, fp, #1
 80050b8:	f88b 3000 	strb.w	r3, [fp]
 80050bc:	f10a 0a01 	add.w	sl, sl, #1
 80050c0:	e22f      	b.n	8005522 <_dtoa_r+0x8fa>
 80050c2:	07f2      	lsls	r2, r6, #31
 80050c4:	d505      	bpl.n	80050d2 <_dtoa_r+0x4aa>
 80050c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050ca:	f7fb faa5 	bl	8000618 <__aeabi_dmul>
 80050ce:	3501      	adds	r5, #1
 80050d0:	2301      	movs	r3, #1
 80050d2:	1076      	asrs	r6, r6, #1
 80050d4:	3708      	adds	r7, #8
 80050d6:	e772      	b.n	8004fbe <_dtoa_r+0x396>
 80050d8:	2502      	movs	r5, #2
 80050da:	e774      	b.n	8004fc6 <_dtoa_r+0x39e>
 80050dc:	f8cd a020 	str.w	sl, [sp, #32]
 80050e0:	464f      	mov	r7, r9
 80050e2:	e791      	b.n	8005008 <_dtoa_r+0x3e0>
 80050e4:	4b4d      	ldr	r3, [pc, #308]	; (800521c <_dtoa_r+0x5f4>)
 80050e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80050ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d047      	beq.n	8005184 <_dtoa_r+0x55c>
 80050f4:	4602      	mov	r2, r0
 80050f6:	460b      	mov	r3, r1
 80050f8:	2000      	movs	r0, #0
 80050fa:	494e      	ldr	r1, [pc, #312]	; (8005234 <_dtoa_r+0x60c>)
 80050fc:	f7fb fbb6 	bl	800086c <__aeabi_ddiv>
 8005100:	462a      	mov	r2, r5
 8005102:	4633      	mov	r3, r6
 8005104:	f7fb f8d0 	bl	80002a8 <__aeabi_dsub>
 8005108:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800510c:	465d      	mov	r5, fp
 800510e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005112:	f7fb fd31 	bl	8000b78 <__aeabi_d2iz>
 8005116:	4606      	mov	r6, r0
 8005118:	f7fb fa14 	bl	8000544 <__aeabi_i2d>
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005124:	f7fb f8c0 	bl	80002a8 <__aeabi_dsub>
 8005128:	3630      	adds	r6, #48	; 0x30
 800512a:	f805 6b01 	strb.w	r6, [r5], #1
 800512e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005132:	e9cd 0100 	strd	r0, r1, [sp]
 8005136:	f7fb fce1 	bl	8000afc <__aeabi_dcmplt>
 800513a:	2800      	cmp	r0, #0
 800513c:	d163      	bne.n	8005206 <_dtoa_r+0x5de>
 800513e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005142:	2000      	movs	r0, #0
 8005144:	4937      	ldr	r1, [pc, #220]	; (8005224 <_dtoa_r+0x5fc>)
 8005146:	f7fb f8af 	bl	80002a8 <__aeabi_dsub>
 800514a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800514e:	f7fb fcd5 	bl	8000afc <__aeabi_dcmplt>
 8005152:	2800      	cmp	r0, #0
 8005154:	f040 80b7 	bne.w	80052c6 <_dtoa_r+0x69e>
 8005158:	eba5 030b 	sub.w	r3, r5, fp
 800515c:	429f      	cmp	r7, r3
 800515e:	f77f af7c 	ble.w	800505a <_dtoa_r+0x432>
 8005162:	2200      	movs	r2, #0
 8005164:	4b30      	ldr	r3, [pc, #192]	; (8005228 <_dtoa_r+0x600>)
 8005166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800516a:	f7fb fa55 	bl	8000618 <__aeabi_dmul>
 800516e:	2200      	movs	r2, #0
 8005170:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005174:	4b2c      	ldr	r3, [pc, #176]	; (8005228 <_dtoa_r+0x600>)
 8005176:	e9dd 0100 	ldrd	r0, r1, [sp]
 800517a:	f7fb fa4d 	bl	8000618 <__aeabi_dmul>
 800517e:	e9cd 0100 	strd	r0, r1, [sp]
 8005182:	e7c4      	b.n	800510e <_dtoa_r+0x4e6>
 8005184:	462a      	mov	r2, r5
 8005186:	4633      	mov	r3, r6
 8005188:	f7fb fa46 	bl	8000618 <__aeabi_dmul>
 800518c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005190:	eb0b 0507 	add.w	r5, fp, r7
 8005194:	465e      	mov	r6, fp
 8005196:	e9dd 0100 	ldrd	r0, r1, [sp]
 800519a:	f7fb fced 	bl	8000b78 <__aeabi_d2iz>
 800519e:	4607      	mov	r7, r0
 80051a0:	f7fb f9d0 	bl	8000544 <__aeabi_i2d>
 80051a4:	3730      	adds	r7, #48	; 0x30
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051ae:	f7fb f87b 	bl	80002a8 <__aeabi_dsub>
 80051b2:	f806 7b01 	strb.w	r7, [r6], #1
 80051b6:	42ae      	cmp	r6, r5
 80051b8:	e9cd 0100 	strd	r0, r1, [sp]
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	d126      	bne.n	8005210 <_dtoa_r+0x5e8>
 80051c2:	4b1c      	ldr	r3, [pc, #112]	; (8005234 <_dtoa_r+0x60c>)
 80051c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051c8:	f7fb f870 	bl	80002ac <__adddf3>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051d4:	f7fb fcb0 	bl	8000b38 <__aeabi_dcmpgt>
 80051d8:	2800      	cmp	r0, #0
 80051da:	d174      	bne.n	80052c6 <_dtoa_r+0x69e>
 80051dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051e0:	2000      	movs	r0, #0
 80051e2:	4914      	ldr	r1, [pc, #80]	; (8005234 <_dtoa_r+0x60c>)
 80051e4:	f7fb f860 	bl	80002a8 <__aeabi_dsub>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051f0:	f7fb fc84 	bl	8000afc <__aeabi_dcmplt>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	f43f af30 	beq.w	800505a <_dtoa_r+0x432>
 80051fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80051fe:	2b30      	cmp	r3, #48	; 0x30
 8005200:	f105 32ff 	add.w	r2, r5, #4294967295
 8005204:	d002      	beq.n	800520c <_dtoa_r+0x5e4>
 8005206:	f8dd a020 	ldr.w	sl, [sp, #32]
 800520a:	e04a      	b.n	80052a2 <_dtoa_r+0x67a>
 800520c:	4615      	mov	r5, r2
 800520e:	e7f4      	b.n	80051fa <_dtoa_r+0x5d2>
 8005210:	4b05      	ldr	r3, [pc, #20]	; (8005228 <_dtoa_r+0x600>)
 8005212:	f7fb fa01 	bl	8000618 <__aeabi_dmul>
 8005216:	e9cd 0100 	strd	r0, r1, [sp]
 800521a:	e7bc      	b.n	8005196 <_dtoa_r+0x56e>
 800521c:	080069b0 	.word	0x080069b0
 8005220:	08006988 	.word	0x08006988
 8005224:	3ff00000 	.word	0x3ff00000
 8005228:	40240000 	.word	0x40240000
 800522c:	401c0000 	.word	0x401c0000
 8005230:	40140000 	.word	0x40140000
 8005234:	3fe00000 	.word	0x3fe00000
 8005238:	e9dd 6700 	ldrd	r6, r7, [sp]
 800523c:	465d      	mov	r5, fp
 800523e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005242:	4630      	mov	r0, r6
 8005244:	4639      	mov	r1, r7
 8005246:	f7fb fb11 	bl	800086c <__aeabi_ddiv>
 800524a:	f7fb fc95 	bl	8000b78 <__aeabi_d2iz>
 800524e:	4680      	mov	r8, r0
 8005250:	f7fb f978 	bl	8000544 <__aeabi_i2d>
 8005254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005258:	f7fb f9de 	bl	8000618 <__aeabi_dmul>
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	4630      	mov	r0, r6
 8005262:	4639      	mov	r1, r7
 8005264:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005268:	f7fb f81e 	bl	80002a8 <__aeabi_dsub>
 800526c:	f805 6b01 	strb.w	r6, [r5], #1
 8005270:	eba5 060b 	sub.w	r6, r5, fp
 8005274:	45b1      	cmp	r9, r6
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	d139      	bne.n	80052f0 <_dtoa_r+0x6c8>
 800527c:	f7fb f816 	bl	80002ac <__adddf3>
 8005280:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005284:	4606      	mov	r6, r0
 8005286:	460f      	mov	r7, r1
 8005288:	f7fb fc56 	bl	8000b38 <__aeabi_dcmpgt>
 800528c:	b9c8      	cbnz	r0, 80052c2 <_dtoa_r+0x69a>
 800528e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005292:	4630      	mov	r0, r6
 8005294:	4639      	mov	r1, r7
 8005296:	f7fb fc27 	bl	8000ae8 <__aeabi_dcmpeq>
 800529a:	b110      	cbz	r0, 80052a2 <_dtoa_r+0x67a>
 800529c:	f018 0f01 	tst.w	r8, #1
 80052a0:	d10f      	bne.n	80052c2 <_dtoa_r+0x69a>
 80052a2:	9904      	ldr	r1, [sp, #16]
 80052a4:	4620      	mov	r0, r4
 80052a6:	f000 fb96 	bl	80059d6 <_Bfree>
 80052aa:	2300      	movs	r3, #0
 80052ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80052ae:	702b      	strb	r3, [r5, #0]
 80052b0:	f10a 0301 	add.w	r3, sl, #1
 80052b4:	6013      	str	r3, [r2, #0]
 80052b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 8241 	beq.w	8005740 <_dtoa_r+0xb18>
 80052be:	601d      	str	r5, [r3, #0]
 80052c0:	e23e      	b.n	8005740 <_dtoa_r+0xb18>
 80052c2:	f8cd a020 	str.w	sl, [sp, #32]
 80052c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80052ca:	2a39      	cmp	r2, #57	; 0x39
 80052cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80052d0:	d108      	bne.n	80052e4 <_dtoa_r+0x6bc>
 80052d2:	459b      	cmp	fp, r3
 80052d4:	d10a      	bne.n	80052ec <_dtoa_r+0x6c4>
 80052d6:	9b08      	ldr	r3, [sp, #32]
 80052d8:	3301      	adds	r3, #1
 80052da:	9308      	str	r3, [sp, #32]
 80052dc:	2330      	movs	r3, #48	; 0x30
 80052de:	f88b 3000 	strb.w	r3, [fp]
 80052e2:	465b      	mov	r3, fp
 80052e4:	781a      	ldrb	r2, [r3, #0]
 80052e6:	3201      	adds	r2, #1
 80052e8:	701a      	strb	r2, [r3, #0]
 80052ea:	e78c      	b.n	8005206 <_dtoa_r+0x5de>
 80052ec:	461d      	mov	r5, r3
 80052ee:	e7ea      	b.n	80052c6 <_dtoa_r+0x69e>
 80052f0:	2200      	movs	r2, #0
 80052f2:	4b9b      	ldr	r3, [pc, #620]	; (8005560 <_dtoa_r+0x938>)
 80052f4:	f7fb f990 	bl	8000618 <__aeabi_dmul>
 80052f8:	2200      	movs	r2, #0
 80052fa:	2300      	movs	r3, #0
 80052fc:	4606      	mov	r6, r0
 80052fe:	460f      	mov	r7, r1
 8005300:	f7fb fbf2 	bl	8000ae8 <__aeabi_dcmpeq>
 8005304:	2800      	cmp	r0, #0
 8005306:	d09a      	beq.n	800523e <_dtoa_r+0x616>
 8005308:	e7cb      	b.n	80052a2 <_dtoa_r+0x67a>
 800530a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800530c:	2a00      	cmp	r2, #0
 800530e:	f000 808b 	beq.w	8005428 <_dtoa_r+0x800>
 8005312:	9a06      	ldr	r2, [sp, #24]
 8005314:	2a01      	cmp	r2, #1
 8005316:	dc6e      	bgt.n	80053f6 <_dtoa_r+0x7ce>
 8005318:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800531a:	2a00      	cmp	r2, #0
 800531c:	d067      	beq.n	80053ee <_dtoa_r+0x7c6>
 800531e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005322:	9f07      	ldr	r7, [sp, #28]
 8005324:	9d05      	ldr	r5, [sp, #20]
 8005326:	9a05      	ldr	r2, [sp, #20]
 8005328:	2101      	movs	r1, #1
 800532a:	441a      	add	r2, r3
 800532c:	4620      	mov	r0, r4
 800532e:	9205      	str	r2, [sp, #20]
 8005330:	4498      	add	r8, r3
 8005332:	f000 fbf0 	bl	8005b16 <__i2b>
 8005336:	4606      	mov	r6, r0
 8005338:	2d00      	cmp	r5, #0
 800533a:	dd0c      	ble.n	8005356 <_dtoa_r+0x72e>
 800533c:	f1b8 0f00 	cmp.w	r8, #0
 8005340:	dd09      	ble.n	8005356 <_dtoa_r+0x72e>
 8005342:	4545      	cmp	r5, r8
 8005344:	9a05      	ldr	r2, [sp, #20]
 8005346:	462b      	mov	r3, r5
 8005348:	bfa8      	it	ge
 800534a:	4643      	movge	r3, r8
 800534c:	1ad2      	subs	r2, r2, r3
 800534e:	9205      	str	r2, [sp, #20]
 8005350:	1aed      	subs	r5, r5, r3
 8005352:	eba8 0803 	sub.w	r8, r8, r3
 8005356:	9b07      	ldr	r3, [sp, #28]
 8005358:	b1eb      	cbz	r3, 8005396 <_dtoa_r+0x76e>
 800535a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800535c:	2b00      	cmp	r3, #0
 800535e:	d067      	beq.n	8005430 <_dtoa_r+0x808>
 8005360:	b18f      	cbz	r7, 8005386 <_dtoa_r+0x75e>
 8005362:	4631      	mov	r1, r6
 8005364:	463a      	mov	r2, r7
 8005366:	4620      	mov	r0, r4
 8005368:	f000 fc74 	bl	8005c54 <__pow5mult>
 800536c:	9a04      	ldr	r2, [sp, #16]
 800536e:	4601      	mov	r1, r0
 8005370:	4606      	mov	r6, r0
 8005372:	4620      	mov	r0, r4
 8005374:	f000 fbd8 	bl	8005b28 <__multiply>
 8005378:	9904      	ldr	r1, [sp, #16]
 800537a:	9008      	str	r0, [sp, #32]
 800537c:	4620      	mov	r0, r4
 800537e:	f000 fb2a 	bl	80059d6 <_Bfree>
 8005382:	9b08      	ldr	r3, [sp, #32]
 8005384:	9304      	str	r3, [sp, #16]
 8005386:	9b07      	ldr	r3, [sp, #28]
 8005388:	1bda      	subs	r2, r3, r7
 800538a:	d004      	beq.n	8005396 <_dtoa_r+0x76e>
 800538c:	9904      	ldr	r1, [sp, #16]
 800538e:	4620      	mov	r0, r4
 8005390:	f000 fc60 	bl	8005c54 <__pow5mult>
 8005394:	9004      	str	r0, [sp, #16]
 8005396:	2101      	movs	r1, #1
 8005398:	4620      	mov	r0, r4
 800539a:	f000 fbbc 	bl	8005b16 <__i2b>
 800539e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053a0:	4607      	mov	r7, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 81d0 	beq.w	8005748 <_dtoa_r+0xb20>
 80053a8:	461a      	mov	r2, r3
 80053aa:	4601      	mov	r1, r0
 80053ac:	4620      	mov	r0, r4
 80053ae:	f000 fc51 	bl	8005c54 <__pow5mult>
 80053b2:	9b06      	ldr	r3, [sp, #24]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	4607      	mov	r7, r0
 80053b8:	dc40      	bgt.n	800543c <_dtoa_r+0x814>
 80053ba:	9b00      	ldr	r3, [sp, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d139      	bne.n	8005434 <_dtoa_r+0x80c>
 80053c0:	9b01      	ldr	r3, [sp, #4]
 80053c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d136      	bne.n	8005438 <_dtoa_r+0x810>
 80053ca:	9b01      	ldr	r3, [sp, #4]
 80053cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053d0:	0d1b      	lsrs	r3, r3, #20
 80053d2:	051b      	lsls	r3, r3, #20
 80053d4:	b12b      	cbz	r3, 80053e2 <_dtoa_r+0x7ba>
 80053d6:	9b05      	ldr	r3, [sp, #20]
 80053d8:	3301      	adds	r3, #1
 80053da:	9305      	str	r3, [sp, #20]
 80053dc:	f108 0801 	add.w	r8, r8, #1
 80053e0:	2301      	movs	r3, #1
 80053e2:	9307      	str	r3, [sp, #28]
 80053e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d12a      	bne.n	8005440 <_dtoa_r+0x818>
 80053ea:	2001      	movs	r0, #1
 80053ec:	e030      	b.n	8005450 <_dtoa_r+0x828>
 80053ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80053f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80053f4:	e795      	b.n	8005322 <_dtoa_r+0x6fa>
 80053f6:	9b07      	ldr	r3, [sp, #28]
 80053f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80053fc:	42bb      	cmp	r3, r7
 80053fe:	bfbf      	itttt	lt
 8005400:	9b07      	ldrlt	r3, [sp, #28]
 8005402:	9707      	strlt	r7, [sp, #28]
 8005404:	1afa      	sublt	r2, r7, r3
 8005406:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005408:	bfbb      	ittet	lt
 800540a:	189b      	addlt	r3, r3, r2
 800540c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800540e:	1bdf      	subge	r7, r3, r7
 8005410:	2700      	movlt	r7, #0
 8005412:	f1b9 0f00 	cmp.w	r9, #0
 8005416:	bfb5      	itete	lt
 8005418:	9b05      	ldrlt	r3, [sp, #20]
 800541a:	9d05      	ldrge	r5, [sp, #20]
 800541c:	eba3 0509 	sublt.w	r5, r3, r9
 8005420:	464b      	movge	r3, r9
 8005422:	bfb8      	it	lt
 8005424:	2300      	movlt	r3, #0
 8005426:	e77e      	b.n	8005326 <_dtoa_r+0x6fe>
 8005428:	9f07      	ldr	r7, [sp, #28]
 800542a:	9d05      	ldr	r5, [sp, #20]
 800542c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800542e:	e783      	b.n	8005338 <_dtoa_r+0x710>
 8005430:	9a07      	ldr	r2, [sp, #28]
 8005432:	e7ab      	b.n	800538c <_dtoa_r+0x764>
 8005434:	2300      	movs	r3, #0
 8005436:	e7d4      	b.n	80053e2 <_dtoa_r+0x7ba>
 8005438:	9b00      	ldr	r3, [sp, #0]
 800543a:	e7d2      	b.n	80053e2 <_dtoa_r+0x7ba>
 800543c:	2300      	movs	r3, #0
 800543e:	9307      	str	r3, [sp, #28]
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005446:	6918      	ldr	r0, [r3, #16]
 8005448:	f000 fb17 	bl	8005a7a <__hi0bits>
 800544c:	f1c0 0020 	rsb	r0, r0, #32
 8005450:	4440      	add	r0, r8
 8005452:	f010 001f 	ands.w	r0, r0, #31
 8005456:	d047      	beq.n	80054e8 <_dtoa_r+0x8c0>
 8005458:	f1c0 0320 	rsb	r3, r0, #32
 800545c:	2b04      	cmp	r3, #4
 800545e:	dd3b      	ble.n	80054d8 <_dtoa_r+0x8b0>
 8005460:	9b05      	ldr	r3, [sp, #20]
 8005462:	f1c0 001c 	rsb	r0, r0, #28
 8005466:	4403      	add	r3, r0
 8005468:	9305      	str	r3, [sp, #20]
 800546a:	4405      	add	r5, r0
 800546c:	4480      	add	r8, r0
 800546e:	9b05      	ldr	r3, [sp, #20]
 8005470:	2b00      	cmp	r3, #0
 8005472:	dd05      	ble.n	8005480 <_dtoa_r+0x858>
 8005474:	461a      	mov	r2, r3
 8005476:	9904      	ldr	r1, [sp, #16]
 8005478:	4620      	mov	r0, r4
 800547a:	f000 fc39 	bl	8005cf0 <__lshift>
 800547e:	9004      	str	r0, [sp, #16]
 8005480:	f1b8 0f00 	cmp.w	r8, #0
 8005484:	dd05      	ble.n	8005492 <_dtoa_r+0x86a>
 8005486:	4639      	mov	r1, r7
 8005488:	4642      	mov	r2, r8
 800548a:	4620      	mov	r0, r4
 800548c:	f000 fc30 	bl	8005cf0 <__lshift>
 8005490:	4607      	mov	r7, r0
 8005492:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005494:	b353      	cbz	r3, 80054ec <_dtoa_r+0x8c4>
 8005496:	4639      	mov	r1, r7
 8005498:	9804      	ldr	r0, [sp, #16]
 800549a:	f000 fc7d 	bl	8005d98 <__mcmp>
 800549e:	2800      	cmp	r0, #0
 80054a0:	da24      	bge.n	80054ec <_dtoa_r+0x8c4>
 80054a2:	2300      	movs	r3, #0
 80054a4:	220a      	movs	r2, #10
 80054a6:	9904      	ldr	r1, [sp, #16]
 80054a8:	4620      	mov	r0, r4
 80054aa:	f000 faab 	bl	8005a04 <__multadd>
 80054ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b0:	9004      	str	r0, [sp, #16]
 80054b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 814d 	beq.w	8005756 <_dtoa_r+0xb2e>
 80054bc:	2300      	movs	r3, #0
 80054be:	4631      	mov	r1, r6
 80054c0:	220a      	movs	r2, #10
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 fa9e 	bl	8005a04 <__multadd>
 80054c8:	9b02      	ldr	r3, [sp, #8]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	4606      	mov	r6, r0
 80054ce:	dc4f      	bgt.n	8005570 <_dtoa_r+0x948>
 80054d0:	9b06      	ldr	r3, [sp, #24]
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	dd4c      	ble.n	8005570 <_dtoa_r+0x948>
 80054d6:	e011      	b.n	80054fc <_dtoa_r+0x8d4>
 80054d8:	d0c9      	beq.n	800546e <_dtoa_r+0x846>
 80054da:	9a05      	ldr	r2, [sp, #20]
 80054dc:	331c      	adds	r3, #28
 80054de:	441a      	add	r2, r3
 80054e0:	9205      	str	r2, [sp, #20]
 80054e2:	441d      	add	r5, r3
 80054e4:	4498      	add	r8, r3
 80054e6:	e7c2      	b.n	800546e <_dtoa_r+0x846>
 80054e8:	4603      	mov	r3, r0
 80054ea:	e7f6      	b.n	80054da <_dtoa_r+0x8b2>
 80054ec:	f1b9 0f00 	cmp.w	r9, #0
 80054f0:	dc38      	bgt.n	8005564 <_dtoa_r+0x93c>
 80054f2:	9b06      	ldr	r3, [sp, #24]
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	dd35      	ble.n	8005564 <_dtoa_r+0x93c>
 80054f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80054fc:	9b02      	ldr	r3, [sp, #8]
 80054fe:	b963      	cbnz	r3, 800551a <_dtoa_r+0x8f2>
 8005500:	4639      	mov	r1, r7
 8005502:	2205      	movs	r2, #5
 8005504:	4620      	mov	r0, r4
 8005506:	f000 fa7d 	bl	8005a04 <__multadd>
 800550a:	4601      	mov	r1, r0
 800550c:	4607      	mov	r7, r0
 800550e:	9804      	ldr	r0, [sp, #16]
 8005510:	f000 fc42 	bl	8005d98 <__mcmp>
 8005514:	2800      	cmp	r0, #0
 8005516:	f73f adcc 	bgt.w	80050b2 <_dtoa_r+0x48a>
 800551a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800551c:	465d      	mov	r5, fp
 800551e:	ea6f 0a03 	mvn.w	sl, r3
 8005522:	f04f 0900 	mov.w	r9, #0
 8005526:	4639      	mov	r1, r7
 8005528:	4620      	mov	r0, r4
 800552a:	f000 fa54 	bl	80059d6 <_Bfree>
 800552e:	2e00      	cmp	r6, #0
 8005530:	f43f aeb7 	beq.w	80052a2 <_dtoa_r+0x67a>
 8005534:	f1b9 0f00 	cmp.w	r9, #0
 8005538:	d005      	beq.n	8005546 <_dtoa_r+0x91e>
 800553a:	45b1      	cmp	r9, r6
 800553c:	d003      	beq.n	8005546 <_dtoa_r+0x91e>
 800553e:	4649      	mov	r1, r9
 8005540:	4620      	mov	r0, r4
 8005542:	f000 fa48 	bl	80059d6 <_Bfree>
 8005546:	4631      	mov	r1, r6
 8005548:	4620      	mov	r0, r4
 800554a:	f000 fa44 	bl	80059d6 <_Bfree>
 800554e:	e6a8      	b.n	80052a2 <_dtoa_r+0x67a>
 8005550:	2700      	movs	r7, #0
 8005552:	463e      	mov	r6, r7
 8005554:	e7e1      	b.n	800551a <_dtoa_r+0x8f2>
 8005556:	f8dd a020 	ldr.w	sl, [sp, #32]
 800555a:	463e      	mov	r6, r7
 800555c:	e5a9      	b.n	80050b2 <_dtoa_r+0x48a>
 800555e:	bf00      	nop
 8005560:	40240000 	.word	0x40240000
 8005564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005566:	f8cd 9008 	str.w	r9, [sp, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 80fa 	beq.w	8005764 <_dtoa_r+0xb3c>
 8005570:	2d00      	cmp	r5, #0
 8005572:	dd05      	ble.n	8005580 <_dtoa_r+0x958>
 8005574:	4631      	mov	r1, r6
 8005576:	462a      	mov	r2, r5
 8005578:	4620      	mov	r0, r4
 800557a:	f000 fbb9 	bl	8005cf0 <__lshift>
 800557e:	4606      	mov	r6, r0
 8005580:	9b07      	ldr	r3, [sp, #28]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d04c      	beq.n	8005620 <_dtoa_r+0x9f8>
 8005586:	6871      	ldr	r1, [r6, #4]
 8005588:	4620      	mov	r0, r4
 800558a:	f000 f9f0 	bl	800596e <_Balloc>
 800558e:	6932      	ldr	r2, [r6, #16]
 8005590:	3202      	adds	r2, #2
 8005592:	4605      	mov	r5, r0
 8005594:	0092      	lsls	r2, r2, #2
 8005596:	f106 010c 	add.w	r1, r6, #12
 800559a:	300c      	adds	r0, #12
 800559c:	f000 f9dc 	bl	8005958 <memcpy>
 80055a0:	2201      	movs	r2, #1
 80055a2:	4629      	mov	r1, r5
 80055a4:	4620      	mov	r0, r4
 80055a6:	f000 fba3 	bl	8005cf0 <__lshift>
 80055aa:	9b00      	ldr	r3, [sp, #0]
 80055ac:	f8cd b014 	str.w	fp, [sp, #20]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	46b1      	mov	r9, r6
 80055b6:	9307      	str	r3, [sp, #28]
 80055b8:	4606      	mov	r6, r0
 80055ba:	4639      	mov	r1, r7
 80055bc:	9804      	ldr	r0, [sp, #16]
 80055be:	f7ff faa7 	bl	8004b10 <quorem>
 80055c2:	4649      	mov	r1, r9
 80055c4:	4605      	mov	r5, r0
 80055c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80055ca:	9804      	ldr	r0, [sp, #16]
 80055cc:	f000 fbe4 	bl	8005d98 <__mcmp>
 80055d0:	4632      	mov	r2, r6
 80055d2:	9000      	str	r0, [sp, #0]
 80055d4:	4639      	mov	r1, r7
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 fbf8 	bl	8005dcc <__mdiff>
 80055dc:	68c3      	ldr	r3, [r0, #12]
 80055de:	4602      	mov	r2, r0
 80055e0:	bb03      	cbnz	r3, 8005624 <_dtoa_r+0x9fc>
 80055e2:	4601      	mov	r1, r0
 80055e4:	9008      	str	r0, [sp, #32]
 80055e6:	9804      	ldr	r0, [sp, #16]
 80055e8:	f000 fbd6 	bl	8005d98 <__mcmp>
 80055ec:	9a08      	ldr	r2, [sp, #32]
 80055ee:	4603      	mov	r3, r0
 80055f0:	4611      	mov	r1, r2
 80055f2:	4620      	mov	r0, r4
 80055f4:	9308      	str	r3, [sp, #32]
 80055f6:	f000 f9ee 	bl	80059d6 <_Bfree>
 80055fa:	9b08      	ldr	r3, [sp, #32]
 80055fc:	b9a3      	cbnz	r3, 8005628 <_dtoa_r+0xa00>
 80055fe:	9a06      	ldr	r2, [sp, #24]
 8005600:	b992      	cbnz	r2, 8005628 <_dtoa_r+0xa00>
 8005602:	9a07      	ldr	r2, [sp, #28]
 8005604:	b982      	cbnz	r2, 8005628 <_dtoa_r+0xa00>
 8005606:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800560a:	d029      	beq.n	8005660 <_dtoa_r+0xa38>
 800560c:	9b00      	ldr	r3, [sp, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	dd01      	ble.n	8005616 <_dtoa_r+0x9ee>
 8005612:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005616:	9b05      	ldr	r3, [sp, #20]
 8005618:	1c5d      	adds	r5, r3, #1
 800561a:	f883 8000 	strb.w	r8, [r3]
 800561e:	e782      	b.n	8005526 <_dtoa_r+0x8fe>
 8005620:	4630      	mov	r0, r6
 8005622:	e7c2      	b.n	80055aa <_dtoa_r+0x982>
 8005624:	2301      	movs	r3, #1
 8005626:	e7e3      	b.n	80055f0 <_dtoa_r+0x9c8>
 8005628:	9a00      	ldr	r2, [sp, #0]
 800562a:	2a00      	cmp	r2, #0
 800562c:	db04      	blt.n	8005638 <_dtoa_r+0xa10>
 800562e:	d125      	bne.n	800567c <_dtoa_r+0xa54>
 8005630:	9a06      	ldr	r2, [sp, #24]
 8005632:	bb1a      	cbnz	r2, 800567c <_dtoa_r+0xa54>
 8005634:	9a07      	ldr	r2, [sp, #28]
 8005636:	bb0a      	cbnz	r2, 800567c <_dtoa_r+0xa54>
 8005638:	2b00      	cmp	r3, #0
 800563a:	ddec      	ble.n	8005616 <_dtoa_r+0x9ee>
 800563c:	2201      	movs	r2, #1
 800563e:	9904      	ldr	r1, [sp, #16]
 8005640:	4620      	mov	r0, r4
 8005642:	f000 fb55 	bl	8005cf0 <__lshift>
 8005646:	4639      	mov	r1, r7
 8005648:	9004      	str	r0, [sp, #16]
 800564a:	f000 fba5 	bl	8005d98 <__mcmp>
 800564e:	2800      	cmp	r0, #0
 8005650:	dc03      	bgt.n	800565a <_dtoa_r+0xa32>
 8005652:	d1e0      	bne.n	8005616 <_dtoa_r+0x9ee>
 8005654:	f018 0f01 	tst.w	r8, #1
 8005658:	d0dd      	beq.n	8005616 <_dtoa_r+0x9ee>
 800565a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800565e:	d1d8      	bne.n	8005612 <_dtoa_r+0x9ea>
 8005660:	9b05      	ldr	r3, [sp, #20]
 8005662:	9a05      	ldr	r2, [sp, #20]
 8005664:	1c5d      	adds	r5, r3, #1
 8005666:	2339      	movs	r3, #57	; 0x39
 8005668:	7013      	strb	r3, [r2, #0]
 800566a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800566e:	2b39      	cmp	r3, #57	; 0x39
 8005670:	f105 32ff 	add.w	r2, r5, #4294967295
 8005674:	d04f      	beq.n	8005716 <_dtoa_r+0xaee>
 8005676:	3301      	adds	r3, #1
 8005678:	7013      	strb	r3, [r2, #0]
 800567a:	e754      	b.n	8005526 <_dtoa_r+0x8fe>
 800567c:	9a05      	ldr	r2, [sp, #20]
 800567e:	2b00      	cmp	r3, #0
 8005680:	f102 0501 	add.w	r5, r2, #1
 8005684:	dd06      	ble.n	8005694 <_dtoa_r+0xa6c>
 8005686:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800568a:	d0e9      	beq.n	8005660 <_dtoa_r+0xa38>
 800568c:	f108 0801 	add.w	r8, r8, #1
 8005690:	9b05      	ldr	r3, [sp, #20]
 8005692:	e7c2      	b.n	800561a <_dtoa_r+0x9f2>
 8005694:	9a02      	ldr	r2, [sp, #8]
 8005696:	f805 8c01 	strb.w	r8, [r5, #-1]
 800569a:	eba5 030b 	sub.w	r3, r5, fp
 800569e:	4293      	cmp	r3, r2
 80056a0:	d021      	beq.n	80056e6 <_dtoa_r+0xabe>
 80056a2:	2300      	movs	r3, #0
 80056a4:	220a      	movs	r2, #10
 80056a6:	9904      	ldr	r1, [sp, #16]
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 f9ab 	bl	8005a04 <__multadd>
 80056ae:	45b1      	cmp	r9, r6
 80056b0:	9004      	str	r0, [sp, #16]
 80056b2:	f04f 0300 	mov.w	r3, #0
 80056b6:	f04f 020a 	mov.w	r2, #10
 80056ba:	4649      	mov	r1, r9
 80056bc:	4620      	mov	r0, r4
 80056be:	d105      	bne.n	80056cc <_dtoa_r+0xaa4>
 80056c0:	f000 f9a0 	bl	8005a04 <__multadd>
 80056c4:	4681      	mov	r9, r0
 80056c6:	4606      	mov	r6, r0
 80056c8:	9505      	str	r5, [sp, #20]
 80056ca:	e776      	b.n	80055ba <_dtoa_r+0x992>
 80056cc:	f000 f99a 	bl	8005a04 <__multadd>
 80056d0:	4631      	mov	r1, r6
 80056d2:	4681      	mov	r9, r0
 80056d4:	2300      	movs	r3, #0
 80056d6:	220a      	movs	r2, #10
 80056d8:	4620      	mov	r0, r4
 80056da:	f000 f993 	bl	8005a04 <__multadd>
 80056de:	4606      	mov	r6, r0
 80056e0:	e7f2      	b.n	80056c8 <_dtoa_r+0xaa0>
 80056e2:	f04f 0900 	mov.w	r9, #0
 80056e6:	2201      	movs	r2, #1
 80056e8:	9904      	ldr	r1, [sp, #16]
 80056ea:	4620      	mov	r0, r4
 80056ec:	f000 fb00 	bl	8005cf0 <__lshift>
 80056f0:	4639      	mov	r1, r7
 80056f2:	9004      	str	r0, [sp, #16]
 80056f4:	f000 fb50 	bl	8005d98 <__mcmp>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	dcb6      	bgt.n	800566a <_dtoa_r+0xa42>
 80056fc:	d102      	bne.n	8005704 <_dtoa_r+0xadc>
 80056fe:	f018 0f01 	tst.w	r8, #1
 8005702:	d1b2      	bne.n	800566a <_dtoa_r+0xa42>
 8005704:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005708:	2b30      	cmp	r3, #48	; 0x30
 800570a:	f105 32ff 	add.w	r2, r5, #4294967295
 800570e:	f47f af0a 	bne.w	8005526 <_dtoa_r+0x8fe>
 8005712:	4615      	mov	r5, r2
 8005714:	e7f6      	b.n	8005704 <_dtoa_r+0xadc>
 8005716:	4593      	cmp	fp, r2
 8005718:	d105      	bne.n	8005726 <_dtoa_r+0xafe>
 800571a:	2331      	movs	r3, #49	; 0x31
 800571c:	f10a 0a01 	add.w	sl, sl, #1
 8005720:	f88b 3000 	strb.w	r3, [fp]
 8005724:	e6ff      	b.n	8005526 <_dtoa_r+0x8fe>
 8005726:	4615      	mov	r5, r2
 8005728:	e79f      	b.n	800566a <_dtoa_r+0xa42>
 800572a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005790 <_dtoa_r+0xb68>
 800572e:	e007      	b.n	8005740 <_dtoa_r+0xb18>
 8005730:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005732:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005794 <_dtoa_r+0xb6c>
 8005736:	b11b      	cbz	r3, 8005740 <_dtoa_r+0xb18>
 8005738:	f10b 0308 	add.w	r3, fp, #8
 800573c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	4658      	mov	r0, fp
 8005742:	b017      	add	sp, #92	; 0x5c
 8005744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005748:	9b06      	ldr	r3, [sp, #24]
 800574a:	2b01      	cmp	r3, #1
 800574c:	f77f ae35 	ble.w	80053ba <_dtoa_r+0x792>
 8005750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005752:	9307      	str	r3, [sp, #28]
 8005754:	e649      	b.n	80053ea <_dtoa_r+0x7c2>
 8005756:	9b02      	ldr	r3, [sp, #8]
 8005758:	2b00      	cmp	r3, #0
 800575a:	dc03      	bgt.n	8005764 <_dtoa_r+0xb3c>
 800575c:	9b06      	ldr	r3, [sp, #24]
 800575e:	2b02      	cmp	r3, #2
 8005760:	f73f aecc 	bgt.w	80054fc <_dtoa_r+0x8d4>
 8005764:	465d      	mov	r5, fp
 8005766:	4639      	mov	r1, r7
 8005768:	9804      	ldr	r0, [sp, #16]
 800576a:	f7ff f9d1 	bl	8004b10 <quorem>
 800576e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005772:	f805 8b01 	strb.w	r8, [r5], #1
 8005776:	9a02      	ldr	r2, [sp, #8]
 8005778:	eba5 030b 	sub.w	r3, r5, fp
 800577c:	429a      	cmp	r2, r3
 800577e:	ddb0      	ble.n	80056e2 <_dtoa_r+0xaba>
 8005780:	2300      	movs	r3, #0
 8005782:	220a      	movs	r2, #10
 8005784:	9904      	ldr	r1, [sp, #16]
 8005786:	4620      	mov	r0, r4
 8005788:	f000 f93c 	bl	8005a04 <__multadd>
 800578c:	9004      	str	r0, [sp, #16]
 800578e:	e7ea      	b.n	8005766 <_dtoa_r+0xb3e>
 8005790:	080068f4 	.word	0x080068f4
 8005794:	08006918 	.word	0x08006918

08005798 <std>:
 8005798:	2300      	movs	r3, #0
 800579a:	b510      	push	{r4, lr}
 800579c:	4604      	mov	r4, r0
 800579e:	e9c0 3300 	strd	r3, r3, [r0]
 80057a2:	6083      	str	r3, [r0, #8]
 80057a4:	8181      	strh	r1, [r0, #12]
 80057a6:	6643      	str	r3, [r0, #100]	; 0x64
 80057a8:	81c2      	strh	r2, [r0, #14]
 80057aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057ae:	6183      	str	r3, [r0, #24]
 80057b0:	4619      	mov	r1, r3
 80057b2:	2208      	movs	r2, #8
 80057b4:	305c      	adds	r0, #92	; 0x5c
 80057b6:	f7fe fd2f 	bl	8004218 <memset>
 80057ba:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <std+0x38>)
 80057bc:	6263      	str	r3, [r4, #36]	; 0x24
 80057be:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <std+0x3c>)
 80057c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80057c2:	4b05      	ldr	r3, [pc, #20]	; (80057d8 <std+0x40>)
 80057c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057c6:	4b05      	ldr	r3, [pc, #20]	; (80057dc <std+0x44>)
 80057c8:	6224      	str	r4, [r4, #32]
 80057ca:	6323      	str	r3, [r4, #48]	; 0x30
 80057cc:	bd10      	pop	{r4, pc}
 80057ce:	bf00      	nop
 80057d0:	08006331 	.word	0x08006331
 80057d4:	08006353 	.word	0x08006353
 80057d8:	0800638b 	.word	0x0800638b
 80057dc:	080063af 	.word	0x080063af

080057e0 <_cleanup_r>:
 80057e0:	4901      	ldr	r1, [pc, #4]	; (80057e8 <_cleanup_r+0x8>)
 80057e2:	f000 b885 	b.w	80058f0 <_fwalk_reent>
 80057e6:	bf00      	nop
 80057e8:	08006689 	.word	0x08006689

080057ec <__sfmoreglue>:
 80057ec:	b570      	push	{r4, r5, r6, lr}
 80057ee:	1e4a      	subs	r2, r1, #1
 80057f0:	2568      	movs	r5, #104	; 0x68
 80057f2:	4355      	muls	r5, r2
 80057f4:	460e      	mov	r6, r1
 80057f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057fa:	f000 fbef 	bl	8005fdc <_malloc_r>
 80057fe:	4604      	mov	r4, r0
 8005800:	b140      	cbz	r0, 8005814 <__sfmoreglue+0x28>
 8005802:	2100      	movs	r1, #0
 8005804:	e9c0 1600 	strd	r1, r6, [r0]
 8005808:	300c      	adds	r0, #12
 800580a:	60a0      	str	r0, [r4, #8]
 800580c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005810:	f7fe fd02 	bl	8004218 <memset>
 8005814:	4620      	mov	r0, r4
 8005816:	bd70      	pop	{r4, r5, r6, pc}

08005818 <__sinit>:
 8005818:	6983      	ldr	r3, [r0, #24]
 800581a:	b510      	push	{r4, lr}
 800581c:	4604      	mov	r4, r0
 800581e:	bb33      	cbnz	r3, 800586e <__sinit+0x56>
 8005820:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005824:	6503      	str	r3, [r0, #80]	; 0x50
 8005826:	4b12      	ldr	r3, [pc, #72]	; (8005870 <__sinit+0x58>)
 8005828:	4a12      	ldr	r2, [pc, #72]	; (8005874 <__sinit+0x5c>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6282      	str	r2, [r0, #40]	; 0x28
 800582e:	4298      	cmp	r0, r3
 8005830:	bf04      	itt	eq
 8005832:	2301      	moveq	r3, #1
 8005834:	6183      	streq	r3, [r0, #24]
 8005836:	f000 f81f 	bl	8005878 <__sfp>
 800583a:	6060      	str	r0, [r4, #4]
 800583c:	4620      	mov	r0, r4
 800583e:	f000 f81b 	bl	8005878 <__sfp>
 8005842:	60a0      	str	r0, [r4, #8]
 8005844:	4620      	mov	r0, r4
 8005846:	f000 f817 	bl	8005878 <__sfp>
 800584a:	2200      	movs	r2, #0
 800584c:	60e0      	str	r0, [r4, #12]
 800584e:	2104      	movs	r1, #4
 8005850:	6860      	ldr	r0, [r4, #4]
 8005852:	f7ff ffa1 	bl	8005798 <std>
 8005856:	2201      	movs	r2, #1
 8005858:	2109      	movs	r1, #9
 800585a:	68a0      	ldr	r0, [r4, #8]
 800585c:	f7ff ff9c 	bl	8005798 <std>
 8005860:	2202      	movs	r2, #2
 8005862:	2112      	movs	r1, #18
 8005864:	68e0      	ldr	r0, [r4, #12]
 8005866:	f7ff ff97 	bl	8005798 <std>
 800586a:	2301      	movs	r3, #1
 800586c:	61a3      	str	r3, [r4, #24]
 800586e:	bd10      	pop	{r4, pc}
 8005870:	080068e0 	.word	0x080068e0
 8005874:	080057e1 	.word	0x080057e1

08005878 <__sfp>:
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587a:	4b1b      	ldr	r3, [pc, #108]	; (80058e8 <__sfp+0x70>)
 800587c:	681e      	ldr	r6, [r3, #0]
 800587e:	69b3      	ldr	r3, [r6, #24]
 8005880:	4607      	mov	r7, r0
 8005882:	b913      	cbnz	r3, 800588a <__sfp+0x12>
 8005884:	4630      	mov	r0, r6
 8005886:	f7ff ffc7 	bl	8005818 <__sinit>
 800588a:	3648      	adds	r6, #72	; 0x48
 800588c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005890:	3b01      	subs	r3, #1
 8005892:	d503      	bpl.n	800589c <__sfp+0x24>
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	b133      	cbz	r3, 80058a6 <__sfp+0x2e>
 8005898:	6836      	ldr	r6, [r6, #0]
 800589a:	e7f7      	b.n	800588c <__sfp+0x14>
 800589c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058a0:	b16d      	cbz	r5, 80058be <__sfp+0x46>
 80058a2:	3468      	adds	r4, #104	; 0x68
 80058a4:	e7f4      	b.n	8005890 <__sfp+0x18>
 80058a6:	2104      	movs	r1, #4
 80058a8:	4638      	mov	r0, r7
 80058aa:	f7ff ff9f 	bl	80057ec <__sfmoreglue>
 80058ae:	6030      	str	r0, [r6, #0]
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d1f1      	bne.n	8005898 <__sfp+0x20>
 80058b4:	230c      	movs	r3, #12
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	4604      	mov	r4, r0
 80058ba:	4620      	mov	r0, r4
 80058bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058be:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <__sfp+0x74>)
 80058c0:	6665      	str	r5, [r4, #100]	; 0x64
 80058c2:	e9c4 5500 	strd	r5, r5, [r4]
 80058c6:	60a5      	str	r5, [r4, #8]
 80058c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80058cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80058d0:	2208      	movs	r2, #8
 80058d2:	4629      	mov	r1, r5
 80058d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80058d8:	f7fe fc9e 	bl	8004218 <memset>
 80058dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058e4:	e7e9      	b.n	80058ba <__sfp+0x42>
 80058e6:	bf00      	nop
 80058e8:	080068e0 	.word	0x080068e0
 80058ec:	ffff0001 	.word	0xffff0001

080058f0 <_fwalk_reent>:
 80058f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058f4:	4680      	mov	r8, r0
 80058f6:	4689      	mov	r9, r1
 80058f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80058fc:	2600      	movs	r6, #0
 80058fe:	b914      	cbnz	r4, 8005906 <_fwalk_reent+0x16>
 8005900:	4630      	mov	r0, r6
 8005902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005906:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800590a:	3f01      	subs	r7, #1
 800590c:	d501      	bpl.n	8005912 <_fwalk_reent+0x22>
 800590e:	6824      	ldr	r4, [r4, #0]
 8005910:	e7f5      	b.n	80058fe <_fwalk_reent+0xe>
 8005912:	89ab      	ldrh	r3, [r5, #12]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d907      	bls.n	8005928 <_fwalk_reent+0x38>
 8005918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800591c:	3301      	adds	r3, #1
 800591e:	d003      	beq.n	8005928 <_fwalk_reent+0x38>
 8005920:	4629      	mov	r1, r5
 8005922:	4640      	mov	r0, r8
 8005924:	47c8      	blx	r9
 8005926:	4306      	orrs	r6, r0
 8005928:	3568      	adds	r5, #104	; 0x68
 800592a:	e7ee      	b.n	800590a <_fwalk_reent+0x1a>

0800592c <_localeconv_r>:
 800592c:	4b04      	ldr	r3, [pc, #16]	; (8005940 <_localeconv_r+0x14>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6a18      	ldr	r0, [r3, #32]
 8005932:	4b04      	ldr	r3, [pc, #16]	; (8005944 <_localeconv_r+0x18>)
 8005934:	2800      	cmp	r0, #0
 8005936:	bf08      	it	eq
 8005938:	4618      	moveq	r0, r3
 800593a:	30f0      	adds	r0, #240	; 0xf0
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	2000000c 	.word	0x2000000c
 8005944:	20000070 	.word	0x20000070

08005948 <malloc>:
 8005948:	4b02      	ldr	r3, [pc, #8]	; (8005954 <malloc+0xc>)
 800594a:	4601      	mov	r1, r0
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	f000 bb45 	b.w	8005fdc <_malloc_r>
 8005952:	bf00      	nop
 8005954:	2000000c 	.word	0x2000000c

08005958 <memcpy>:
 8005958:	b510      	push	{r4, lr}
 800595a:	1e43      	subs	r3, r0, #1
 800595c:	440a      	add	r2, r1
 800595e:	4291      	cmp	r1, r2
 8005960:	d100      	bne.n	8005964 <memcpy+0xc>
 8005962:	bd10      	pop	{r4, pc}
 8005964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800596c:	e7f7      	b.n	800595e <memcpy+0x6>

0800596e <_Balloc>:
 800596e:	b570      	push	{r4, r5, r6, lr}
 8005970:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005972:	4604      	mov	r4, r0
 8005974:	460e      	mov	r6, r1
 8005976:	b93d      	cbnz	r5, 8005988 <_Balloc+0x1a>
 8005978:	2010      	movs	r0, #16
 800597a:	f7ff ffe5 	bl	8005948 <malloc>
 800597e:	6260      	str	r0, [r4, #36]	; 0x24
 8005980:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005984:	6005      	str	r5, [r0, #0]
 8005986:	60c5      	str	r5, [r0, #12]
 8005988:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800598a:	68eb      	ldr	r3, [r5, #12]
 800598c:	b183      	cbz	r3, 80059b0 <_Balloc+0x42>
 800598e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005996:	b9b8      	cbnz	r0, 80059c8 <_Balloc+0x5a>
 8005998:	2101      	movs	r1, #1
 800599a:	fa01 f506 	lsl.w	r5, r1, r6
 800599e:	1d6a      	adds	r2, r5, #5
 80059a0:	0092      	lsls	r2, r2, #2
 80059a2:	4620      	mov	r0, r4
 80059a4:	f000 fabe 	bl	8005f24 <_calloc_r>
 80059a8:	b160      	cbz	r0, 80059c4 <_Balloc+0x56>
 80059aa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80059ae:	e00e      	b.n	80059ce <_Balloc+0x60>
 80059b0:	2221      	movs	r2, #33	; 0x21
 80059b2:	2104      	movs	r1, #4
 80059b4:	4620      	mov	r0, r4
 80059b6:	f000 fab5 	bl	8005f24 <_calloc_r>
 80059ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059bc:	60e8      	str	r0, [r5, #12]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e4      	bne.n	800598e <_Balloc+0x20>
 80059c4:	2000      	movs	r0, #0
 80059c6:	bd70      	pop	{r4, r5, r6, pc}
 80059c8:	6802      	ldr	r2, [r0, #0]
 80059ca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80059ce:	2300      	movs	r3, #0
 80059d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059d4:	e7f7      	b.n	80059c6 <_Balloc+0x58>

080059d6 <_Bfree>:
 80059d6:	b570      	push	{r4, r5, r6, lr}
 80059d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80059da:	4606      	mov	r6, r0
 80059dc:	460d      	mov	r5, r1
 80059de:	b93c      	cbnz	r4, 80059f0 <_Bfree+0x1a>
 80059e0:	2010      	movs	r0, #16
 80059e2:	f7ff ffb1 	bl	8005948 <malloc>
 80059e6:	6270      	str	r0, [r6, #36]	; 0x24
 80059e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80059ec:	6004      	str	r4, [r0, #0]
 80059ee:	60c4      	str	r4, [r0, #12]
 80059f0:	b13d      	cbz	r5, 8005a02 <_Bfree+0x2c>
 80059f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80059f4:	686a      	ldr	r2, [r5, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059fc:	6029      	str	r1, [r5, #0]
 80059fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005a02:	bd70      	pop	{r4, r5, r6, pc}

08005a04 <__multadd>:
 8005a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a08:	690d      	ldr	r5, [r1, #16]
 8005a0a:	461f      	mov	r7, r3
 8005a0c:	4606      	mov	r6, r0
 8005a0e:	460c      	mov	r4, r1
 8005a10:	f101 0c14 	add.w	ip, r1, #20
 8005a14:	2300      	movs	r3, #0
 8005a16:	f8dc 0000 	ldr.w	r0, [ip]
 8005a1a:	b281      	uxth	r1, r0
 8005a1c:	fb02 7101 	mla	r1, r2, r1, r7
 8005a20:	0c0f      	lsrs	r7, r1, #16
 8005a22:	0c00      	lsrs	r0, r0, #16
 8005a24:	fb02 7000 	mla	r0, r2, r0, r7
 8005a28:	b289      	uxth	r1, r1
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005a30:	429d      	cmp	r5, r3
 8005a32:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005a36:	f84c 1b04 	str.w	r1, [ip], #4
 8005a3a:	dcec      	bgt.n	8005a16 <__multadd+0x12>
 8005a3c:	b1d7      	cbz	r7, 8005a74 <__multadd+0x70>
 8005a3e:	68a3      	ldr	r3, [r4, #8]
 8005a40:	42ab      	cmp	r3, r5
 8005a42:	dc12      	bgt.n	8005a6a <__multadd+0x66>
 8005a44:	6861      	ldr	r1, [r4, #4]
 8005a46:	4630      	mov	r0, r6
 8005a48:	3101      	adds	r1, #1
 8005a4a:	f7ff ff90 	bl	800596e <_Balloc>
 8005a4e:	6922      	ldr	r2, [r4, #16]
 8005a50:	3202      	adds	r2, #2
 8005a52:	f104 010c 	add.w	r1, r4, #12
 8005a56:	4680      	mov	r8, r0
 8005a58:	0092      	lsls	r2, r2, #2
 8005a5a:	300c      	adds	r0, #12
 8005a5c:	f7ff ff7c 	bl	8005958 <memcpy>
 8005a60:	4621      	mov	r1, r4
 8005a62:	4630      	mov	r0, r6
 8005a64:	f7ff ffb7 	bl	80059d6 <_Bfree>
 8005a68:	4644      	mov	r4, r8
 8005a6a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a6e:	3501      	adds	r5, #1
 8005a70:	615f      	str	r7, [r3, #20]
 8005a72:	6125      	str	r5, [r4, #16]
 8005a74:	4620      	mov	r0, r4
 8005a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005a7a <__hi0bits>:
 8005a7a:	0c02      	lsrs	r2, r0, #16
 8005a7c:	0412      	lsls	r2, r2, #16
 8005a7e:	4603      	mov	r3, r0
 8005a80:	b9b2      	cbnz	r2, 8005ab0 <__hi0bits+0x36>
 8005a82:	0403      	lsls	r3, r0, #16
 8005a84:	2010      	movs	r0, #16
 8005a86:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005a8a:	bf04      	itt	eq
 8005a8c:	021b      	lsleq	r3, r3, #8
 8005a8e:	3008      	addeq	r0, #8
 8005a90:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005a94:	bf04      	itt	eq
 8005a96:	011b      	lsleq	r3, r3, #4
 8005a98:	3004      	addeq	r0, #4
 8005a9a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005a9e:	bf04      	itt	eq
 8005aa0:	009b      	lsleq	r3, r3, #2
 8005aa2:	3002      	addeq	r0, #2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	db06      	blt.n	8005ab6 <__hi0bits+0x3c>
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	d503      	bpl.n	8005ab4 <__hi0bits+0x3a>
 8005aac:	3001      	adds	r0, #1
 8005aae:	4770      	bx	lr
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	e7e8      	b.n	8005a86 <__hi0bits+0xc>
 8005ab4:	2020      	movs	r0, #32
 8005ab6:	4770      	bx	lr

08005ab8 <__lo0bits>:
 8005ab8:	6803      	ldr	r3, [r0, #0]
 8005aba:	f013 0207 	ands.w	r2, r3, #7
 8005abe:	4601      	mov	r1, r0
 8005ac0:	d00b      	beq.n	8005ada <__lo0bits+0x22>
 8005ac2:	07da      	lsls	r2, r3, #31
 8005ac4:	d423      	bmi.n	8005b0e <__lo0bits+0x56>
 8005ac6:	0798      	lsls	r0, r3, #30
 8005ac8:	bf49      	itett	mi
 8005aca:	085b      	lsrmi	r3, r3, #1
 8005acc:	089b      	lsrpl	r3, r3, #2
 8005ace:	2001      	movmi	r0, #1
 8005ad0:	600b      	strmi	r3, [r1, #0]
 8005ad2:	bf5c      	itt	pl
 8005ad4:	600b      	strpl	r3, [r1, #0]
 8005ad6:	2002      	movpl	r0, #2
 8005ad8:	4770      	bx	lr
 8005ada:	b298      	uxth	r0, r3
 8005adc:	b9a8      	cbnz	r0, 8005b0a <__lo0bits+0x52>
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	2010      	movs	r0, #16
 8005ae2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ae6:	bf04      	itt	eq
 8005ae8:	0a1b      	lsreq	r3, r3, #8
 8005aea:	3008      	addeq	r0, #8
 8005aec:	071a      	lsls	r2, r3, #28
 8005aee:	bf04      	itt	eq
 8005af0:	091b      	lsreq	r3, r3, #4
 8005af2:	3004      	addeq	r0, #4
 8005af4:	079a      	lsls	r2, r3, #30
 8005af6:	bf04      	itt	eq
 8005af8:	089b      	lsreq	r3, r3, #2
 8005afa:	3002      	addeq	r0, #2
 8005afc:	07da      	lsls	r2, r3, #31
 8005afe:	d402      	bmi.n	8005b06 <__lo0bits+0x4e>
 8005b00:	085b      	lsrs	r3, r3, #1
 8005b02:	d006      	beq.n	8005b12 <__lo0bits+0x5a>
 8005b04:	3001      	adds	r0, #1
 8005b06:	600b      	str	r3, [r1, #0]
 8005b08:	4770      	bx	lr
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	e7e9      	b.n	8005ae2 <__lo0bits+0x2a>
 8005b0e:	2000      	movs	r0, #0
 8005b10:	4770      	bx	lr
 8005b12:	2020      	movs	r0, #32
 8005b14:	4770      	bx	lr

08005b16 <__i2b>:
 8005b16:	b510      	push	{r4, lr}
 8005b18:	460c      	mov	r4, r1
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	f7ff ff27 	bl	800596e <_Balloc>
 8005b20:	2201      	movs	r2, #1
 8005b22:	6144      	str	r4, [r0, #20]
 8005b24:	6102      	str	r2, [r0, #16]
 8005b26:	bd10      	pop	{r4, pc}

08005b28 <__multiply>:
 8005b28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b2c:	4614      	mov	r4, r2
 8005b2e:	690a      	ldr	r2, [r1, #16]
 8005b30:	6923      	ldr	r3, [r4, #16]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	bfb8      	it	lt
 8005b36:	460b      	movlt	r3, r1
 8005b38:	4688      	mov	r8, r1
 8005b3a:	bfbc      	itt	lt
 8005b3c:	46a0      	movlt	r8, r4
 8005b3e:	461c      	movlt	r4, r3
 8005b40:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005b44:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005b48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005b4c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005b50:	eb07 0609 	add.w	r6, r7, r9
 8005b54:	42b3      	cmp	r3, r6
 8005b56:	bfb8      	it	lt
 8005b58:	3101      	addlt	r1, #1
 8005b5a:	f7ff ff08 	bl	800596e <_Balloc>
 8005b5e:	f100 0514 	add.w	r5, r0, #20
 8005b62:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005b66:	462b      	mov	r3, r5
 8005b68:	2200      	movs	r2, #0
 8005b6a:	4573      	cmp	r3, lr
 8005b6c:	d316      	bcc.n	8005b9c <__multiply+0x74>
 8005b6e:	f104 0214 	add.w	r2, r4, #20
 8005b72:	f108 0114 	add.w	r1, r8, #20
 8005b76:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005b7a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	9b00      	ldr	r3, [sp, #0]
 8005b82:	9201      	str	r2, [sp, #4]
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d80c      	bhi.n	8005ba2 <__multiply+0x7a>
 8005b88:	2e00      	cmp	r6, #0
 8005b8a:	dd03      	ble.n	8005b94 <__multiply+0x6c>
 8005b8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d05d      	beq.n	8005c50 <__multiply+0x128>
 8005b94:	6106      	str	r6, [r0, #16]
 8005b96:	b003      	add	sp, #12
 8005b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9c:	f843 2b04 	str.w	r2, [r3], #4
 8005ba0:	e7e3      	b.n	8005b6a <__multiply+0x42>
 8005ba2:	f8b2 b000 	ldrh.w	fp, [r2]
 8005ba6:	f1bb 0f00 	cmp.w	fp, #0
 8005baa:	d023      	beq.n	8005bf4 <__multiply+0xcc>
 8005bac:	4689      	mov	r9, r1
 8005bae:	46ac      	mov	ip, r5
 8005bb0:	f04f 0800 	mov.w	r8, #0
 8005bb4:	f859 4b04 	ldr.w	r4, [r9], #4
 8005bb8:	f8dc a000 	ldr.w	sl, [ip]
 8005bbc:	b2a3      	uxth	r3, r4
 8005bbe:	fa1f fa8a 	uxth.w	sl, sl
 8005bc2:	fb0b a303 	mla	r3, fp, r3, sl
 8005bc6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005bca:	f8dc 4000 	ldr.w	r4, [ip]
 8005bce:	4443      	add	r3, r8
 8005bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005bd4:	fb0b 840a 	mla	r4, fp, sl, r8
 8005bd8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005bdc:	46e2      	mov	sl, ip
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005be4:	454f      	cmp	r7, r9
 8005be6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005bea:	f84a 3b04 	str.w	r3, [sl], #4
 8005bee:	d82b      	bhi.n	8005c48 <__multiply+0x120>
 8005bf0:	f8cc 8004 	str.w	r8, [ip, #4]
 8005bf4:	9b01      	ldr	r3, [sp, #4]
 8005bf6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005bfa:	3204      	adds	r2, #4
 8005bfc:	f1ba 0f00 	cmp.w	sl, #0
 8005c00:	d020      	beq.n	8005c44 <__multiply+0x11c>
 8005c02:	682b      	ldr	r3, [r5, #0]
 8005c04:	4689      	mov	r9, r1
 8005c06:	46a8      	mov	r8, r5
 8005c08:	f04f 0b00 	mov.w	fp, #0
 8005c0c:	f8b9 c000 	ldrh.w	ip, [r9]
 8005c10:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005c14:	fb0a 440c 	mla	r4, sl, ip, r4
 8005c18:	445c      	add	r4, fp
 8005c1a:	46c4      	mov	ip, r8
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005c22:	f84c 3b04 	str.w	r3, [ip], #4
 8005c26:	f859 3b04 	ldr.w	r3, [r9], #4
 8005c2a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005c2e:	0c1b      	lsrs	r3, r3, #16
 8005c30:	fb0a b303 	mla	r3, sl, r3, fp
 8005c34:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005c38:	454f      	cmp	r7, r9
 8005c3a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005c3e:	d805      	bhi.n	8005c4c <__multiply+0x124>
 8005c40:	f8c8 3004 	str.w	r3, [r8, #4]
 8005c44:	3504      	adds	r5, #4
 8005c46:	e79b      	b.n	8005b80 <__multiply+0x58>
 8005c48:	46d4      	mov	ip, sl
 8005c4a:	e7b3      	b.n	8005bb4 <__multiply+0x8c>
 8005c4c:	46e0      	mov	r8, ip
 8005c4e:	e7dd      	b.n	8005c0c <__multiply+0xe4>
 8005c50:	3e01      	subs	r6, #1
 8005c52:	e799      	b.n	8005b88 <__multiply+0x60>

08005c54 <__pow5mult>:
 8005c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c58:	4615      	mov	r5, r2
 8005c5a:	f012 0203 	ands.w	r2, r2, #3
 8005c5e:	4606      	mov	r6, r0
 8005c60:	460f      	mov	r7, r1
 8005c62:	d007      	beq.n	8005c74 <__pow5mult+0x20>
 8005c64:	3a01      	subs	r2, #1
 8005c66:	4c21      	ldr	r4, [pc, #132]	; (8005cec <__pow5mult+0x98>)
 8005c68:	2300      	movs	r3, #0
 8005c6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c6e:	f7ff fec9 	bl	8005a04 <__multadd>
 8005c72:	4607      	mov	r7, r0
 8005c74:	10ad      	asrs	r5, r5, #2
 8005c76:	d035      	beq.n	8005ce4 <__pow5mult+0x90>
 8005c78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005c7a:	b93c      	cbnz	r4, 8005c8c <__pow5mult+0x38>
 8005c7c:	2010      	movs	r0, #16
 8005c7e:	f7ff fe63 	bl	8005948 <malloc>
 8005c82:	6270      	str	r0, [r6, #36]	; 0x24
 8005c84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c88:	6004      	str	r4, [r0, #0]
 8005c8a:	60c4      	str	r4, [r0, #12]
 8005c8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005c90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c94:	b94c      	cbnz	r4, 8005caa <__pow5mult+0x56>
 8005c96:	f240 2171 	movw	r1, #625	; 0x271
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f7ff ff3b 	bl	8005b16 <__i2b>
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	6003      	str	r3, [r0, #0]
 8005caa:	f04f 0800 	mov.w	r8, #0
 8005cae:	07eb      	lsls	r3, r5, #31
 8005cb0:	d50a      	bpl.n	8005cc8 <__pow5mult+0x74>
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	4622      	mov	r2, r4
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	f7ff ff36 	bl	8005b28 <__multiply>
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	4681      	mov	r9, r0
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	f7ff fe88 	bl	80059d6 <_Bfree>
 8005cc6:	464f      	mov	r7, r9
 8005cc8:	106d      	asrs	r5, r5, #1
 8005cca:	d00b      	beq.n	8005ce4 <__pow5mult+0x90>
 8005ccc:	6820      	ldr	r0, [r4, #0]
 8005cce:	b938      	cbnz	r0, 8005ce0 <__pow5mult+0x8c>
 8005cd0:	4622      	mov	r2, r4
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	4630      	mov	r0, r6
 8005cd6:	f7ff ff27 	bl	8005b28 <__multiply>
 8005cda:	6020      	str	r0, [r4, #0]
 8005cdc:	f8c0 8000 	str.w	r8, [r0]
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	e7e4      	b.n	8005cae <__pow5mult+0x5a>
 8005ce4:	4638      	mov	r0, r7
 8005ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cea:	bf00      	nop
 8005cec:	08006a78 	.word	0x08006a78

08005cf0 <__lshift>:
 8005cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf4:	460c      	mov	r4, r1
 8005cf6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005cfa:	6923      	ldr	r3, [r4, #16]
 8005cfc:	6849      	ldr	r1, [r1, #4]
 8005cfe:	eb0a 0903 	add.w	r9, sl, r3
 8005d02:	68a3      	ldr	r3, [r4, #8]
 8005d04:	4607      	mov	r7, r0
 8005d06:	4616      	mov	r6, r2
 8005d08:	f109 0501 	add.w	r5, r9, #1
 8005d0c:	42ab      	cmp	r3, r5
 8005d0e:	db32      	blt.n	8005d76 <__lshift+0x86>
 8005d10:	4638      	mov	r0, r7
 8005d12:	f7ff fe2c 	bl	800596e <_Balloc>
 8005d16:	2300      	movs	r3, #0
 8005d18:	4680      	mov	r8, r0
 8005d1a:	f100 0114 	add.w	r1, r0, #20
 8005d1e:	461a      	mov	r2, r3
 8005d20:	4553      	cmp	r3, sl
 8005d22:	db2b      	blt.n	8005d7c <__lshift+0x8c>
 8005d24:	6920      	ldr	r0, [r4, #16]
 8005d26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d2a:	f104 0314 	add.w	r3, r4, #20
 8005d2e:	f016 021f 	ands.w	r2, r6, #31
 8005d32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d36:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005d3a:	d025      	beq.n	8005d88 <__lshift+0x98>
 8005d3c:	f1c2 0e20 	rsb	lr, r2, #32
 8005d40:	2000      	movs	r0, #0
 8005d42:	681e      	ldr	r6, [r3, #0]
 8005d44:	468a      	mov	sl, r1
 8005d46:	4096      	lsls	r6, r2
 8005d48:	4330      	orrs	r0, r6
 8005d4a:	f84a 0b04 	str.w	r0, [sl], #4
 8005d4e:	f853 0b04 	ldr.w	r0, [r3], #4
 8005d52:	459c      	cmp	ip, r3
 8005d54:	fa20 f00e 	lsr.w	r0, r0, lr
 8005d58:	d814      	bhi.n	8005d84 <__lshift+0x94>
 8005d5a:	6048      	str	r0, [r1, #4]
 8005d5c:	b108      	cbz	r0, 8005d62 <__lshift+0x72>
 8005d5e:	f109 0502 	add.w	r5, r9, #2
 8005d62:	3d01      	subs	r5, #1
 8005d64:	4638      	mov	r0, r7
 8005d66:	f8c8 5010 	str.w	r5, [r8, #16]
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	f7ff fe33 	bl	80059d6 <_Bfree>
 8005d70:	4640      	mov	r0, r8
 8005d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d76:	3101      	adds	r1, #1
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	e7c7      	b.n	8005d0c <__lshift+0x1c>
 8005d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005d80:	3301      	adds	r3, #1
 8005d82:	e7cd      	b.n	8005d20 <__lshift+0x30>
 8005d84:	4651      	mov	r1, sl
 8005d86:	e7dc      	b.n	8005d42 <__lshift+0x52>
 8005d88:	3904      	subs	r1, #4
 8005d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d92:	459c      	cmp	ip, r3
 8005d94:	d8f9      	bhi.n	8005d8a <__lshift+0x9a>
 8005d96:	e7e4      	b.n	8005d62 <__lshift+0x72>

08005d98 <__mcmp>:
 8005d98:	6903      	ldr	r3, [r0, #16]
 8005d9a:	690a      	ldr	r2, [r1, #16]
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	b530      	push	{r4, r5, lr}
 8005da0:	d10c      	bne.n	8005dbc <__mcmp+0x24>
 8005da2:	0092      	lsls	r2, r2, #2
 8005da4:	3014      	adds	r0, #20
 8005da6:	3114      	adds	r1, #20
 8005da8:	1884      	adds	r4, r0, r2
 8005daa:	4411      	add	r1, r2
 8005dac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005db0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005db4:	4295      	cmp	r5, r2
 8005db6:	d003      	beq.n	8005dc0 <__mcmp+0x28>
 8005db8:	d305      	bcc.n	8005dc6 <__mcmp+0x2e>
 8005dba:	2301      	movs	r3, #1
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	bd30      	pop	{r4, r5, pc}
 8005dc0:	42a0      	cmp	r0, r4
 8005dc2:	d3f3      	bcc.n	8005dac <__mcmp+0x14>
 8005dc4:	e7fa      	b.n	8005dbc <__mcmp+0x24>
 8005dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dca:	e7f7      	b.n	8005dbc <__mcmp+0x24>

08005dcc <__mdiff>:
 8005dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd0:	460d      	mov	r5, r1
 8005dd2:	4607      	mov	r7, r0
 8005dd4:	4611      	mov	r1, r2
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	4614      	mov	r4, r2
 8005dda:	f7ff ffdd 	bl	8005d98 <__mcmp>
 8005dde:	1e06      	subs	r6, r0, #0
 8005de0:	d108      	bne.n	8005df4 <__mdiff+0x28>
 8005de2:	4631      	mov	r1, r6
 8005de4:	4638      	mov	r0, r7
 8005de6:	f7ff fdc2 	bl	800596e <_Balloc>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df4:	bfa4      	itt	ge
 8005df6:	4623      	movge	r3, r4
 8005df8:	462c      	movge	r4, r5
 8005dfa:	4638      	mov	r0, r7
 8005dfc:	6861      	ldr	r1, [r4, #4]
 8005dfe:	bfa6      	itte	ge
 8005e00:	461d      	movge	r5, r3
 8005e02:	2600      	movge	r6, #0
 8005e04:	2601      	movlt	r6, #1
 8005e06:	f7ff fdb2 	bl	800596e <_Balloc>
 8005e0a:	692b      	ldr	r3, [r5, #16]
 8005e0c:	60c6      	str	r6, [r0, #12]
 8005e0e:	6926      	ldr	r6, [r4, #16]
 8005e10:	f105 0914 	add.w	r9, r5, #20
 8005e14:	f104 0214 	add.w	r2, r4, #20
 8005e18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005e1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005e20:	f100 0514 	add.w	r5, r0, #20
 8005e24:	f04f 0e00 	mov.w	lr, #0
 8005e28:	f852 ab04 	ldr.w	sl, [r2], #4
 8005e2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005e30:	fa1e f18a 	uxtah	r1, lr, sl
 8005e34:	b2a3      	uxth	r3, r4
 8005e36:	1ac9      	subs	r1, r1, r3
 8005e38:	0c23      	lsrs	r3, r4, #16
 8005e3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005e3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005e42:	b289      	uxth	r1, r1
 8005e44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005e48:	45c8      	cmp	r8, r9
 8005e4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005e4e:	4694      	mov	ip, r2
 8005e50:	f845 3b04 	str.w	r3, [r5], #4
 8005e54:	d8e8      	bhi.n	8005e28 <__mdiff+0x5c>
 8005e56:	45bc      	cmp	ip, r7
 8005e58:	d304      	bcc.n	8005e64 <__mdiff+0x98>
 8005e5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005e5e:	b183      	cbz	r3, 8005e82 <__mdiff+0xb6>
 8005e60:	6106      	str	r6, [r0, #16]
 8005e62:	e7c5      	b.n	8005df0 <__mdiff+0x24>
 8005e64:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005e68:	fa1e f381 	uxtah	r3, lr, r1
 8005e6c:	141a      	asrs	r2, r3, #16
 8005e6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005e7c:	f845 3b04 	str.w	r3, [r5], #4
 8005e80:	e7e9      	b.n	8005e56 <__mdiff+0x8a>
 8005e82:	3e01      	subs	r6, #1
 8005e84:	e7e9      	b.n	8005e5a <__mdiff+0x8e>

08005e86 <__d2b>:
 8005e86:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e8a:	460e      	mov	r6, r1
 8005e8c:	2101      	movs	r1, #1
 8005e8e:	ec59 8b10 	vmov	r8, r9, d0
 8005e92:	4615      	mov	r5, r2
 8005e94:	f7ff fd6b 	bl	800596e <_Balloc>
 8005e98:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ea2:	bb34      	cbnz	r4, 8005ef2 <__d2b+0x6c>
 8005ea4:	9301      	str	r3, [sp, #4]
 8005ea6:	f1b8 0300 	subs.w	r3, r8, #0
 8005eaa:	d027      	beq.n	8005efc <__d2b+0x76>
 8005eac:	a802      	add	r0, sp, #8
 8005eae:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005eb2:	f7ff fe01 	bl	8005ab8 <__lo0bits>
 8005eb6:	9900      	ldr	r1, [sp, #0]
 8005eb8:	b1f0      	cbz	r0, 8005ef8 <__d2b+0x72>
 8005eba:	9a01      	ldr	r2, [sp, #4]
 8005ebc:	f1c0 0320 	rsb	r3, r0, #32
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	430b      	orrs	r3, r1
 8005ec6:	40c2      	lsrs	r2, r0
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	9201      	str	r2, [sp, #4]
 8005ecc:	9b01      	ldr	r3, [sp, #4]
 8005ece:	61bb      	str	r3, [r7, #24]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	bf14      	ite	ne
 8005ed4:	2102      	movne	r1, #2
 8005ed6:	2101      	moveq	r1, #1
 8005ed8:	6139      	str	r1, [r7, #16]
 8005eda:	b1c4      	cbz	r4, 8005f0e <__d2b+0x88>
 8005edc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005ee0:	4404      	add	r4, r0
 8005ee2:	6034      	str	r4, [r6, #0]
 8005ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ee8:	6028      	str	r0, [r5, #0]
 8005eea:	4638      	mov	r0, r7
 8005eec:	b003      	add	sp, #12
 8005eee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ef6:	e7d5      	b.n	8005ea4 <__d2b+0x1e>
 8005ef8:	6179      	str	r1, [r7, #20]
 8005efa:	e7e7      	b.n	8005ecc <__d2b+0x46>
 8005efc:	a801      	add	r0, sp, #4
 8005efe:	f7ff fddb 	bl	8005ab8 <__lo0bits>
 8005f02:	9b01      	ldr	r3, [sp, #4]
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	2101      	movs	r1, #1
 8005f08:	6139      	str	r1, [r7, #16]
 8005f0a:	3020      	adds	r0, #32
 8005f0c:	e7e5      	b.n	8005eda <__d2b+0x54>
 8005f0e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005f12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005f16:	6030      	str	r0, [r6, #0]
 8005f18:	6918      	ldr	r0, [r3, #16]
 8005f1a:	f7ff fdae 	bl	8005a7a <__hi0bits>
 8005f1e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005f22:	e7e1      	b.n	8005ee8 <__d2b+0x62>

08005f24 <_calloc_r>:
 8005f24:	b538      	push	{r3, r4, r5, lr}
 8005f26:	fb02 f401 	mul.w	r4, r2, r1
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	f000 f856 	bl	8005fdc <_malloc_r>
 8005f30:	4605      	mov	r5, r0
 8005f32:	b118      	cbz	r0, 8005f3c <_calloc_r+0x18>
 8005f34:	4622      	mov	r2, r4
 8005f36:	2100      	movs	r1, #0
 8005f38:	f7fe f96e 	bl	8004218 <memset>
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	bd38      	pop	{r3, r4, r5, pc}

08005f40 <_free_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4605      	mov	r5, r0
 8005f44:	2900      	cmp	r1, #0
 8005f46:	d045      	beq.n	8005fd4 <_free_r+0x94>
 8005f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f4c:	1f0c      	subs	r4, r1, #4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	bfb8      	it	lt
 8005f52:	18e4      	addlt	r4, r4, r3
 8005f54:	f000 fc4a 	bl	80067ec <__malloc_lock>
 8005f58:	4a1f      	ldr	r2, [pc, #124]	; (8005fd8 <_free_r+0x98>)
 8005f5a:	6813      	ldr	r3, [r2, #0]
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	b933      	cbnz	r3, 8005f6e <_free_r+0x2e>
 8005f60:	6063      	str	r3, [r4, #4]
 8005f62:	6014      	str	r4, [r2, #0]
 8005f64:	4628      	mov	r0, r5
 8005f66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f6a:	f000 bc40 	b.w	80067ee <__malloc_unlock>
 8005f6e:	42a3      	cmp	r3, r4
 8005f70:	d90c      	bls.n	8005f8c <_free_r+0x4c>
 8005f72:	6821      	ldr	r1, [r4, #0]
 8005f74:	1862      	adds	r2, r4, r1
 8005f76:	4293      	cmp	r3, r2
 8005f78:	bf04      	itt	eq
 8005f7a:	681a      	ldreq	r2, [r3, #0]
 8005f7c:	685b      	ldreq	r3, [r3, #4]
 8005f7e:	6063      	str	r3, [r4, #4]
 8005f80:	bf04      	itt	eq
 8005f82:	1852      	addeq	r2, r2, r1
 8005f84:	6022      	streq	r2, [r4, #0]
 8005f86:	6004      	str	r4, [r0, #0]
 8005f88:	e7ec      	b.n	8005f64 <_free_r+0x24>
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	b10a      	cbz	r2, 8005f94 <_free_r+0x54>
 8005f90:	42a2      	cmp	r2, r4
 8005f92:	d9fa      	bls.n	8005f8a <_free_r+0x4a>
 8005f94:	6819      	ldr	r1, [r3, #0]
 8005f96:	1858      	adds	r0, r3, r1
 8005f98:	42a0      	cmp	r0, r4
 8005f9a:	d10b      	bne.n	8005fb4 <_free_r+0x74>
 8005f9c:	6820      	ldr	r0, [r4, #0]
 8005f9e:	4401      	add	r1, r0
 8005fa0:	1858      	adds	r0, r3, r1
 8005fa2:	4282      	cmp	r2, r0
 8005fa4:	6019      	str	r1, [r3, #0]
 8005fa6:	d1dd      	bne.n	8005f64 <_free_r+0x24>
 8005fa8:	6810      	ldr	r0, [r2, #0]
 8005faa:	6852      	ldr	r2, [r2, #4]
 8005fac:	605a      	str	r2, [r3, #4]
 8005fae:	4401      	add	r1, r0
 8005fb0:	6019      	str	r1, [r3, #0]
 8005fb2:	e7d7      	b.n	8005f64 <_free_r+0x24>
 8005fb4:	d902      	bls.n	8005fbc <_free_r+0x7c>
 8005fb6:	230c      	movs	r3, #12
 8005fb8:	602b      	str	r3, [r5, #0]
 8005fba:	e7d3      	b.n	8005f64 <_free_r+0x24>
 8005fbc:	6820      	ldr	r0, [r4, #0]
 8005fbe:	1821      	adds	r1, r4, r0
 8005fc0:	428a      	cmp	r2, r1
 8005fc2:	bf04      	itt	eq
 8005fc4:	6811      	ldreq	r1, [r2, #0]
 8005fc6:	6852      	ldreq	r2, [r2, #4]
 8005fc8:	6062      	str	r2, [r4, #4]
 8005fca:	bf04      	itt	eq
 8005fcc:	1809      	addeq	r1, r1, r0
 8005fce:	6021      	streq	r1, [r4, #0]
 8005fd0:	605c      	str	r4, [r3, #4]
 8005fd2:	e7c7      	b.n	8005f64 <_free_r+0x24>
 8005fd4:	bd38      	pop	{r3, r4, r5, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200001fc 	.word	0x200001fc

08005fdc <_malloc_r>:
 8005fdc:	b570      	push	{r4, r5, r6, lr}
 8005fde:	1ccd      	adds	r5, r1, #3
 8005fe0:	f025 0503 	bic.w	r5, r5, #3
 8005fe4:	3508      	adds	r5, #8
 8005fe6:	2d0c      	cmp	r5, #12
 8005fe8:	bf38      	it	cc
 8005fea:	250c      	movcc	r5, #12
 8005fec:	2d00      	cmp	r5, #0
 8005fee:	4606      	mov	r6, r0
 8005ff0:	db01      	blt.n	8005ff6 <_malloc_r+0x1a>
 8005ff2:	42a9      	cmp	r1, r5
 8005ff4:	d903      	bls.n	8005ffe <_malloc_r+0x22>
 8005ff6:	230c      	movs	r3, #12
 8005ff8:	6033      	str	r3, [r6, #0]
 8005ffa:	2000      	movs	r0, #0
 8005ffc:	bd70      	pop	{r4, r5, r6, pc}
 8005ffe:	f000 fbf5 	bl	80067ec <__malloc_lock>
 8006002:	4a21      	ldr	r2, [pc, #132]	; (8006088 <_malloc_r+0xac>)
 8006004:	6814      	ldr	r4, [r2, #0]
 8006006:	4621      	mov	r1, r4
 8006008:	b991      	cbnz	r1, 8006030 <_malloc_r+0x54>
 800600a:	4c20      	ldr	r4, [pc, #128]	; (800608c <_malloc_r+0xb0>)
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	b91b      	cbnz	r3, 8006018 <_malloc_r+0x3c>
 8006010:	4630      	mov	r0, r6
 8006012:	f000 f97d 	bl	8006310 <_sbrk_r>
 8006016:	6020      	str	r0, [r4, #0]
 8006018:	4629      	mov	r1, r5
 800601a:	4630      	mov	r0, r6
 800601c:	f000 f978 	bl	8006310 <_sbrk_r>
 8006020:	1c43      	adds	r3, r0, #1
 8006022:	d124      	bne.n	800606e <_malloc_r+0x92>
 8006024:	230c      	movs	r3, #12
 8006026:	6033      	str	r3, [r6, #0]
 8006028:	4630      	mov	r0, r6
 800602a:	f000 fbe0 	bl	80067ee <__malloc_unlock>
 800602e:	e7e4      	b.n	8005ffa <_malloc_r+0x1e>
 8006030:	680b      	ldr	r3, [r1, #0]
 8006032:	1b5b      	subs	r3, r3, r5
 8006034:	d418      	bmi.n	8006068 <_malloc_r+0x8c>
 8006036:	2b0b      	cmp	r3, #11
 8006038:	d90f      	bls.n	800605a <_malloc_r+0x7e>
 800603a:	600b      	str	r3, [r1, #0]
 800603c:	50cd      	str	r5, [r1, r3]
 800603e:	18cc      	adds	r4, r1, r3
 8006040:	4630      	mov	r0, r6
 8006042:	f000 fbd4 	bl	80067ee <__malloc_unlock>
 8006046:	f104 000b 	add.w	r0, r4, #11
 800604a:	1d23      	adds	r3, r4, #4
 800604c:	f020 0007 	bic.w	r0, r0, #7
 8006050:	1ac3      	subs	r3, r0, r3
 8006052:	d0d3      	beq.n	8005ffc <_malloc_r+0x20>
 8006054:	425a      	negs	r2, r3
 8006056:	50e2      	str	r2, [r4, r3]
 8006058:	e7d0      	b.n	8005ffc <_malloc_r+0x20>
 800605a:	428c      	cmp	r4, r1
 800605c:	684b      	ldr	r3, [r1, #4]
 800605e:	bf16      	itet	ne
 8006060:	6063      	strne	r3, [r4, #4]
 8006062:	6013      	streq	r3, [r2, #0]
 8006064:	460c      	movne	r4, r1
 8006066:	e7eb      	b.n	8006040 <_malloc_r+0x64>
 8006068:	460c      	mov	r4, r1
 800606a:	6849      	ldr	r1, [r1, #4]
 800606c:	e7cc      	b.n	8006008 <_malloc_r+0x2c>
 800606e:	1cc4      	adds	r4, r0, #3
 8006070:	f024 0403 	bic.w	r4, r4, #3
 8006074:	42a0      	cmp	r0, r4
 8006076:	d005      	beq.n	8006084 <_malloc_r+0xa8>
 8006078:	1a21      	subs	r1, r4, r0
 800607a:	4630      	mov	r0, r6
 800607c:	f000 f948 	bl	8006310 <_sbrk_r>
 8006080:	3001      	adds	r0, #1
 8006082:	d0cf      	beq.n	8006024 <_malloc_r+0x48>
 8006084:	6025      	str	r5, [r4, #0]
 8006086:	e7db      	b.n	8006040 <_malloc_r+0x64>
 8006088:	200001fc 	.word	0x200001fc
 800608c:	20000200 	.word	0x20000200

08006090 <__sfputc_r>:
 8006090:	6893      	ldr	r3, [r2, #8]
 8006092:	3b01      	subs	r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	b410      	push	{r4}
 8006098:	6093      	str	r3, [r2, #8]
 800609a:	da08      	bge.n	80060ae <__sfputc_r+0x1e>
 800609c:	6994      	ldr	r4, [r2, #24]
 800609e:	42a3      	cmp	r3, r4
 80060a0:	db01      	blt.n	80060a6 <__sfputc_r+0x16>
 80060a2:	290a      	cmp	r1, #10
 80060a4:	d103      	bne.n	80060ae <__sfputc_r+0x1e>
 80060a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060aa:	f000 b985 	b.w	80063b8 <__swbuf_r>
 80060ae:	6813      	ldr	r3, [r2, #0]
 80060b0:	1c58      	adds	r0, r3, #1
 80060b2:	6010      	str	r0, [r2, #0]
 80060b4:	7019      	strb	r1, [r3, #0]
 80060b6:	4608      	mov	r0, r1
 80060b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060bc:	4770      	bx	lr

080060be <__sfputs_r>:
 80060be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060c0:	4606      	mov	r6, r0
 80060c2:	460f      	mov	r7, r1
 80060c4:	4614      	mov	r4, r2
 80060c6:	18d5      	adds	r5, r2, r3
 80060c8:	42ac      	cmp	r4, r5
 80060ca:	d101      	bne.n	80060d0 <__sfputs_r+0x12>
 80060cc:	2000      	movs	r0, #0
 80060ce:	e007      	b.n	80060e0 <__sfputs_r+0x22>
 80060d0:	463a      	mov	r2, r7
 80060d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060d6:	4630      	mov	r0, r6
 80060d8:	f7ff ffda 	bl	8006090 <__sfputc_r>
 80060dc:	1c43      	adds	r3, r0, #1
 80060de:	d1f3      	bne.n	80060c8 <__sfputs_r+0xa>
 80060e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080060e4 <_vfiprintf_r>:
 80060e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e8:	460c      	mov	r4, r1
 80060ea:	b09d      	sub	sp, #116	; 0x74
 80060ec:	4617      	mov	r7, r2
 80060ee:	461d      	mov	r5, r3
 80060f0:	4606      	mov	r6, r0
 80060f2:	b118      	cbz	r0, 80060fc <_vfiprintf_r+0x18>
 80060f4:	6983      	ldr	r3, [r0, #24]
 80060f6:	b90b      	cbnz	r3, 80060fc <_vfiprintf_r+0x18>
 80060f8:	f7ff fb8e 	bl	8005818 <__sinit>
 80060fc:	4b7c      	ldr	r3, [pc, #496]	; (80062f0 <_vfiprintf_r+0x20c>)
 80060fe:	429c      	cmp	r4, r3
 8006100:	d158      	bne.n	80061b4 <_vfiprintf_r+0xd0>
 8006102:	6874      	ldr	r4, [r6, #4]
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	0718      	lsls	r0, r3, #28
 8006108:	d55e      	bpl.n	80061c8 <_vfiprintf_r+0xe4>
 800610a:	6923      	ldr	r3, [r4, #16]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d05b      	beq.n	80061c8 <_vfiprintf_r+0xe4>
 8006110:	2300      	movs	r3, #0
 8006112:	9309      	str	r3, [sp, #36]	; 0x24
 8006114:	2320      	movs	r3, #32
 8006116:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800611a:	2330      	movs	r3, #48	; 0x30
 800611c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006120:	9503      	str	r5, [sp, #12]
 8006122:	f04f 0b01 	mov.w	fp, #1
 8006126:	46b8      	mov	r8, r7
 8006128:	4645      	mov	r5, r8
 800612a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800612e:	b10b      	cbz	r3, 8006134 <_vfiprintf_r+0x50>
 8006130:	2b25      	cmp	r3, #37	; 0x25
 8006132:	d154      	bne.n	80061de <_vfiprintf_r+0xfa>
 8006134:	ebb8 0a07 	subs.w	sl, r8, r7
 8006138:	d00b      	beq.n	8006152 <_vfiprintf_r+0x6e>
 800613a:	4653      	mov	r3, sl
 800613c:	463a      	mov	r2, r7
 800613e:	4621      	mov	r1, r4
 8006140:	4630      	mov	r0, r6
 8006142:	f7ff ffbc 	bl	80060be <__sfputs_r>
 8006146:	3001      	adds	r0, #1
 8006148:	f000 80c2 	beq.w	80062d0 <_vfiprintf_r+0x1ec>
 800614c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614e:	4453      	add	r3, sl
 8006150:	9309      	str	r3, [sp, #36]	; 0x24
 8006152:	f898 3000 	ldrb.w	r3, [r8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	f000 80ba 	beq.w	80062d0 <_vfiprintf_r+0x1ec>
 800615c:	2300      	movs	r3, #0
 800615e:	f04f 32ff 	mov.w	r2, #4294967295
 8006162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006166:	9304      	str	r3, [sp, #16]
 8006168:	9307      	str	r3, [sp, #28]
 800616a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800616e:	931a      	str	r3, [sp, #104]	; 0x68
 8006170:	46a8      	mov	r8, r5
 8006172:	2205      	movs	r2, #5
 8006174:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006178:	485e      	ldr	r0, [pc, #376]	; (80062f4 <_vfiprintf_r+0x210>)
 800617a:	f7fa f841 	bl	8000200 <memchr>
 800617e:	9b04      	ldr	r3, [sp, #16]
 8006180:	bb78      	cbnz	r0, 80061e2 <_vfiprintf_r+0xfe>
 8006182:	06d9      	lsls	r1, r3, #27
 8006184:	bf44      	itt	mi
 8006186:	2220      	movmi	r2, #32
 8006188:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800618c:	071a      	lsls	r2, r3, #28
 800618e:	bf44      	itt	mi
 8006190:	222b      	movmi	r2, #43	; 0x2b
 8006192:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006196:	782a      	ldrb	r2, [r5, #0]
 8006198:	2a2a      	cmp	r2, #42	; 0x2a
 800619a:	d02a      	beq.n	80061f2 <_vfiprintf_r+0x10e>
 800619c:	9a07      	ldr	r2, [sp, #28]
 800619e:	46a8      	mov	r8, r5
 80061a0:	2000      	movs	r0, #0
 80061a2:	250a      	movs	r5, #10
 80061a4:	4641      	mov	r1, r8
 80061a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061aa:	3b30      	subs	r3, #48	; 0x30
 80061ac:	2b09      	cmp	r3, #9
 80061ae:	d969      	bls.n	8006284 <_vfiprintf_r+0x1a0>
 80061b0:	b360      	cbz	r0, 800620c <_vfiprintf_r+0x128>
 80061b2:	e024      	b.n	80061fe <_vfiprintf_r+0x11a>
 80061b4:	4b50      	ldr	r3, [pc, #320]	; (80062f8 <_vfiprintf_r+0x214>)
 80061b6:	429c      	cmp	r4, r3
 80061b8:	d101      	bne.n	80061be <_vfiprintf_r+0xda>
 80061ba:	68b4      	ldr	r4, [r6, #8]
 80061bc:	e7a2      	b.n	8006104 <_vfiprintf_r+0x20>
 80061be:	4b4f      	ldr	r3, [pc, #316]	; (80062fc <_vfiprintf_r+0x218>)
 80061c0:	429c      	cmp	r4, r3
 80061c2:	bf08      	it	eq
 80061c4:	68f4      	ldreq	r4, [r6, #12]
 80061c6:	e79d      	b.n	8006104 <_vfiprintf_r+0x20>
 80061c8:	4621      	mov	r1, r4
 80061ca:	4630      	mov	r0, r6
 80061cc:	f000 f958 	bl	8006480 <__swsetup_r>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d09d      	beq.n	8006110 <_vfiprintf_r+0x2c>
 80061d4:	f04f 30ff 	mov.w	r0, #4294967295
 80061d8:	b01d      	add	sp, #116	; 0x74
 80061da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061de:	46a8      	mov	r8, r5
 80061e0:	e7a2      	b.n	8006128 <_vfiprintf_r+0x44>
 80061e2:	4a44      	ldr	r2, [pc, #272]	; (80062f4 <_vfiprintf_r+0x210>)
 80061e4:	1a80      	subs	r0, r0, r2
 80061e6:	fa0b f000 	lsl.w	r0, fp, r0
 80061ea:	4318      	orrs	r0, r3
 80061ec:	9004      	str	r0, [sp, #16]
 80061ee:	4645      	mov	r5, r8
 80061f0:	e7be      	b.n	8006170 <_vfiprintf_r+0x8c>
 80061f2:	9a03      	ldr	r2, [sp, #12]
 80061f4:	1d11      	adds	r1, r2, #4
 80061f6:	6812      	ldr	r2, [r2, #0]
 80061f8:	9103      	str	r1, [sp, #12]
 80061fa:	2a00      	cmp	r2, #0
 80061fc:	db01      	blt.n	8006202 <_vfiprintf_r+0x11e>
 80061fe:	9207      	str	r2, [sp, #28]
 8006200:	e004      	b.n	800620c <_vfiprintf_r+0x128>
 8006202:	4252      	negs	r2, r2
 8006204:	f043 0302 	orr.w	r3, r3, #2
 8006208:	9207      	str	r2, [sp, #28]
 800620a:	9304      	str	r3, [sp, #16]
 800620c:	f898 3000 	ldrb.w	r3, [r8]
 8006210:	2b2e      	cmp	r3, #46	; 0x2e
 8006212:	d10e      	bne.n	8006232 <_vfiprintf_r+0x14e>
 8006214:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006218:	2b2a      	cmp	r3, #42	; 0x2a
 800621a:	d138      	bne.n	800628e <_vfiprintf_r+0x1aa>
 800621c:	9b03      	ldr	r3, [sp, #12]
 800621e:	1d1a      	adds	r2, r3, #4
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	9203      	str	r2, [sp, #12]
 8006224:	2b00      	cmp	r3, #0
 8006226:	bfb8      	it	lt
 8006228:	f04f 33ff 	movlt.w	r3, #4294967295
 800622c:	f108 0802 	add.w	r8, r8, #2
 8006230:	9305      	str	r3, [sp, #20]
 8006232:	4d33      	ldr	r5, [pc, #204]	; (8006300 <_vfiprintf_r+0x21c>)
 8006234:	f898 1000 	ldrb.w	r1, [r8]
 8006238:	2203      	movs	r2, #3
 800623a:	4628      	mov	r0, r5
 800623c:	f7f9 ffe0 	bl	8000200 <memchr>
 8006240:	b140      	cbz	r0, 8006254 <_vfiprintf_r+0x170>
 8006242:	2340      	movs	r3, #64	; 0x40
 8006244:	1b40      	subs	r0, r0, r5
 8006246:	fa03 f000 	lsl.w	r0, r3, r0
 800624a:	9b04      	ldr	r3, [sp, #16]
 800624c:	4303      	orrs	r3, r0
 800624e:	f108 0801 	add.w	r8, r8, #1
 8006252:	9304      	str	r3, [sp, #16]
 8006254:	f898 1000 	ldrb.w	r1, [r8]
 8006258:	482a      	ldr	r0, [pc, #168]	; (8006304 <_vfiprintf_r+0x220>)
 800625a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800625e:	2206      	movs	r2, #6
 8006260:	f108 0701 	add.w	r7, r8, #1
 8006264:	f7f9 ffcc 	bl	8000200 <memchr>
 8006268:	2800      	cmp	r0, #0
 800626a:	d037      	beq.n	80062dc <_vfiprintf_r+0x1f8>
 800626c:	4b26      	ldr	r3, [pc, #152]	; (8006308 <_vfiprintf_r+0x224>)
 800626e:	bb1b      	cbnz	r3, 80062b8 <_vfiprintf_r+0x1d4>
 8006270:	9b03      	ldr	r3, [sp, #12]
 8006272:	3307      	adds	r3, #7
 8006274:	f023 0307 	bic.w	r3, r3, #7
 8006278:	3308      	adds	r3, #8
 800627a:	9303      	str	r3, [sp, #12]
 800627c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800627e:	444b      	add	r3, r9
 8006280:	9309      	str	r3, [sp, #36]	; 0x24
 8006282:	e750      	b.n	8006126 <_vfiprintf_r+0x42>
 8006284:	fb05 3202 	mla	r2, r5, r2, r3
 8006288:	2001      	movs	r0, #1
 800628a:	4688      	mov	r8, r1
 800628c:	e78a      	b.n	80061a4 <_vfiprintf_r+0xc0>
 800628e:	2300      	movs	r3, #0
 8006290:	f108 0801 	add.w	r8, r8, #1
 8006294:	9305      	str	r3, [sp, #20]
 8006296:	4619      	mov	r1, r3
 8006298:	250a      	movs	r5, #10
 800629a:	4640      	mov	r0, r8
 800629c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062a0:	3a30      	subs	r2, #48	; 0x30
 80062a2:	2a09      	cmp	r2, #9
 80062a4:	d903      	bls.n	80062ae <_vfiprintf_r+0x1ca>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d0c3      	beq.n	8006232 <_vfiprintf_r+0x14e>
 80062aa:	9105      	str	r1, [sp, #20]
 80062ac:	e7c1      	b.n	8006232 <_vfiprintf_r+0x14e>
 80062ae:	fb05 2101 	mla	r1, r5, r1, r2
 80062b2:	2301      	movs	r3, #1
 80062b4:	4680      	mov	r8, r0
 80062b6:	e7f0      	b.n	800629a <_vfiprintf_r+0x1b6>
 80062b8:	ab03      	add	r3, sp, #12
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	4622      	mov	r2, r4
 80062be:	4b13      	ldr	r3, [pc, #76]	; (800630c <_vfiprintf_r+0x228>)
 80062c0:	a904      	add	r1, sp, #16
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7fe f844 	bl	8004350 <_printf_float>
 80062c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80062cc:	4681      	mov	r9, r0
 80062ce:	d1d5      	bne.n	800627c <_vfiprintf_r+0x198>
 80062d0:	89a3      	ldrh	r3, [r4, #12]
 80062d2:	065b      	lsls	r3, r3, #25
 80062d4:	f53f af7e 	bmi.w	80061d4 <_vfiprintf_r+0xf0>
 80062d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062da:	e77d      	b.n	80061d8 <_vfiprintf_r+0xf4>
 80062dc:	ab03      	add	r3, sp, #12
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	4622      	mov	r2, r4
 80062e2:	4b0a      	ldr	r3, [pc, #40]	; (800630c <_vfiprintf_r+0x228>)
 80062e4:	a904      	add	r1, sp, #16
 80062e6:	4630      	mov	r0, r6
 80062e8:	f7fe fae8 	bl	80048bc <_printf_i>
 80062ec:	e7ec      	b.n	80062c8 <_vfiprintf_r+0x1e4>
 80062ee:	bf00      	nop
 80062f0:	08006948 	.word	0x08006948
 80062f4:	08006a84 	.word	0x08006a84
 80062f8:	08006968 	.word	0x08006968
 80062fc:	08006928 	.word	0x08006928
 8006300:	08006a8a 	.word	0x08006a8a
 8006304:	08006a8e 	.word	0x08006a8e
 8006308:	08004351 	.word	0x08004351
 800630c:	080060bf 	.word	0x080060bf

08006310 <_sbrk_r>:
 8006310:	b538      	push	{r3, r4, r5, lr}
 8006312:	4c06      	ldr	r4, [pc, #24]	; (800632c <_sbrk_r+0x1c>)
 8006314:	2300      	movs	r3, #0
 8006316:	4605      	mov	r5, r0
 8006318:	4608      	mov	r0, r1
 800631a:	6023      	str	r3, [r4, #0]
 800631c:	f7fb fb18 	bl	8001950 <_sbrk>
 8006320:	1c43      	adds	r3, r0, #1
 8006322:	d102      	bne.n	800632a <_sbrk_r+0x1a>
 8006324:	6823      	ldr	r3, [r4, #0]
 8006326:	b103      	cbz	r3, 800632a <_sbrk_r+0x1a>
 8006328:	602b      	str	r3, [r5, #0]
 800632a:	bd38      	pop	{r3, r4, r5, pc}
 800632c:	200003d4 	.word	0x200003d4

08006330 <__sread>:
 8006330:	b510      	push	{r4, lr}
 8006332:	460c      	mov	r4, r1
 8006334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006338:	f000 fa5a 	bl	80067f0 <_read_r>
 800633c:	2800      	cmp	r0, #0
 800633e:	bfab      	itete	ge
 8006340:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006342:	89a3      	ldrhlt	r3, [r4, #12]
 8006344:	181b      	addge	r3, r3, r0
 8006346:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800634a:	bfac      	ite	ge
 800634c:	6563      	strge	r3, [r4, #84]	; 0x54
 800634e:	81a3      	strhlt	r3, [r4, #12]
 8006350:	bd10      	pop	{r4, pc}

08006352 <__swrite>:
 8006352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006356:	461f      	mov	r7, r3
 8006358:	898b      	ldrh	r3, [r1, #12]
 800635a:	05db      	lsls	r3, r3, #23
 800635c:	4605      	mov	r5, r0
 800635e:	460c      	mov	r4, r1
 8006360:	4616      	mov	r6, r2
 8006362:	d505      	bpl.n	8006370 <__swrite+0x1e>
 8006364:	2302      	movs	r3, #2
 8006366:	2200      	movs	r2, #0
 8006368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800636c:	f000 f9b6 	bl	80066dc <_lseek_r>
 8006370:	89a3      	ldrh	r3, [r4, #12]
 8006372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006376:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800637a:	81a3      	strh	r3, [r4, #12]
 800637c:	4632      	mov	r2, r6
 800637e:	463b      	mov	r3, r7
 8006380:	4628      	mov	r0, r5
 8006382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006386:	f000 b869 	b.w	800645c <_write_r>

0800638a <__sseek>:
 800638a:	b510      	push	{r4, lr}
 800638c:	460c      	mov	r4, r1
 800638e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006392:	f000 f9a3 	bl	80066dc <_lseek_r>
 8006396:	1c43      	adds	r3, r0, #1
 8006398:	89a3      	ldrh	r3, [r4, #12]
 800639a:	bf15      	itete	ne
 800639c:	6560      	strne	r0, [r4, #84]	; 0x54
 800639e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063a6:	81a3      	strheq	r3, [r4, #12]
 80063a8:	bf18      	it	ne
 80063aa:	81a3      	strhne	r3, [r4, #12]
 80063ac:	bd10      	pop	{r4, pc}

080063ae <__sclose>:
 80063ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b2:	f000 b8d3 	b.w	800655c <_close_r>
	...

080063b8 <__swbuf_r>:
 80063b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ba:	460e      	mov	r6, r1
 80063bc:	4614      	mov	r4, r2
 80063be:	4605      	mov	r5, r0
 80063c0:	b118      	cbz	r0, 80063ca <__swbuf_r+0x12>
 80063c2:	6983      	ldr	r3, [r0, #24]
 80063c4:	b90b      	cbnz	r3, 80063ca <__swbuf_r+0x12>
 80063c6:	f7ff fa27 	bl	8005818 <__sinit>
 80063ca:	4b21      	ldr	r3, [pc, #132]	; (8006450 <__swbuf_r+0x98>)
 80063cc:	429c      	cmp	r4, r3
 80063ce:	d12a      	bne.n	8006426 <__swbuf_r+0x6e>
 80063d0:	686c      	ldr	r4, [r5, #4]
 80063d2:	69a3      	ldr	r3, [r4, #24]
 80063d4:	60a3      	str	r3, [r4, #8]
 80063d6:	89a3      	ldrh	r3, [r4, #12]
 80063d8:	071a      	lsls	r2, r3, #28
 80063da:	d52e      	bpl.n	800643a <__swbuf_r+0x82>
 80063dc:	6923      	ldr	r3, [r4, #16]
 80063de:	b363      	cbz	r3, 800643a <__swbuf_r+0x82>
 80063e0:	6923      	ldr	r3, [r4, #16]
 80063e2:	6820      	ldr	r0, [r4, #0]
 80063e4:	1ac0      	subs	r0, r0, r3
 80063e6:	6963      	ldr	r3, [r4, #20]
 80063e8:	b2f6      	uxtb	r6, r6
 80063ea:	4283      	cmp	r3, r0
 80063ec:	4637      	mov	r7, r6
 80063ee:	dc04      	bgt.n	80063fa <__swbuf_r+0x42>
 80063f0:	4621      	mov	r1, r4
 80063f2:	4628      	mov	r0, r5
 80063f4:	f000 f948 	bl	8006688 <_fflush_r>
 80063f8:	bb28      	cbnz	r0, 8006446 <__swbuf_r+0x8e>
 80063fa:	68a3      	ldr	r3, [r4, #8]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	60a3      	str	r3, [r4, #8]
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	701e      	strb	r6, [r3, #0]
 8006408:	6963      	ldr	r3, [r4, #20]
 800640a:	3001      	adds	r0, #1
 800640c:	4283      	cmp	r3, r0
 800640e:	d004      	beq.n	800641a <__swbuf_r+0x62>
 8006410:	89a3      	ldrh	r3, [r4, #12]
 8006412:	07db      	lsls	r3, r3, #31
 8006414:	d519      	bpl.n	800644a <__swbuf_r+0x92>
 8006416:	2e0a      	cmp	r6, #10
 8006418:	d117      	bne.n	800644a <__swbuf_r+0x92>
 800641a:	4621      	mov	r1, r4
 800641c:	4628      	mov	r0, r5
 800641e:	f000 f933 	bl	8006688 <_fflush_r>
 8006422:	b190      	cbz	r0, 800644a <__swbuf_r+0x92>
 8006424:	e00f      	b.n	8006446 <__swbuf_r+0x8e>
 8006426:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <__swbuf_r+0x9c>)
 8006428:	429c      	cmp	r4, r3
 800642a:	d101      	bne.n	8006430 <__swbuf_r+0x78>
 800642c:	68ac      	ldr	r4, [r5, #8]
 800642e:	e7d0      	b.n	80063d2 <__swbuf_r+0x1a>
 8006430:	4b09      	ldr	r3, [pc, #36]	; (8006458 <__swbuf_r+0xa0>)
 8006432:	429c      	cmp	r4, r3
 8006434:	bf08      	it	eq
 8006436:	68ec      	ldreq	r4, [r5, #12]
 8006438:	e7cb      	b.n	80063d2 <__swbuf_r+0x1a>
 800643a:	4621      	mov	r1, r4
 800643c:	4628      	mov	r0, r5
 800643e:	f000 f81f 	bl	8006480 <__swsetup_r>
 8006442:	2800      	cmp	r0, #0
 8006444:	d0cc      	beq.n	80063e0 <__swbuf_r+0x28>
 8006446:	f04f 37ff 	mov.w	r7, #4294967295
 800644a:	4638      	mov	r0, r7
 800644c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800644e:	bf00      	nop
 8006450:	08006948 	.word	0x08006948
 8006454:	08006968 	.word	0x08006968
 8006458:	08006928 	.word	0x08006928

0800645c <_write_r>:
 800645c:	b538      	push	{r3, r4, r5, lr}
 800645e:	4c07      	ldr	r4, [pc, #28]	; (800647c <_write_r+0x20>)
 8006460:	4605      	mov	r5, r0
 8006462:	4608      	mov	r0, r1
 8006464:	4611      	mov	r1, r2
 8006466:	2200      	movs	r2, #0
 8006468:	6022      	str	r2, [r4, #0]
 800646a:	461a      	mov	r2, r3
 800646c:	f7fa fd2c 	bl	8000ec8 <_write>
 8006470:	1c43      	adds	r3, r0, #1
 8006472:	d102      	bne.n	800647a <_write_r+0x1e>
 8006474:	6823      	ldr	r3, [r4, #0]
 8006476:	b103      	cbz	r3, 800647a <_write_r+0x1e>
 8006478:	602b      	str	r3, [r5, #0]
 800647a:	bd38      	pop	{r3, r4, r5, pc}
 800647c:	200003d4 	.word	0x200003d4

08006480 <__swsetup_r>:
 8006480:	4b32      	ldr	r3, [pc, #200]	; (800654c <__swsetup_r+0xcc>)
 8006482:	b570      	push	{r4, r5, r6, lr}
 8006484:	681d      	ldr	r5, [r3, #0]
 8006486:	4606      	mov	r6, r0
 8006488:	460c      	mov	r4, r1
 800648a:	b125      	cbz	r5, 8006496 <__swsetup_r+0x16>
 800648c:	69ab      	ldr	r3, [r5, #24]
 800648e:	b913      	cbnz	r3, 8006496 <__swsetup_r+0x16>
 8006490:	4628      	mov	r0, r5
 8006492:	f7ff f9c1 	bl	8005818 <__sinit>
 8006496:	4b2e      	ldr	r3, [pc, #184]	; (8006550 <__swsetup_r+0xd0>)
 8006498:	429c      	cmp	r4, r3
 800649a:	d10f      	bne.n	80064bc <__swsetup_r+0x3c>
 800649c:	686c      	ldr	r4, [r5, #4]
 800649e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	0715      	lsls	r5, r2, #28
 80064a6:	d42c      	bmi.n	8006502 <__swsetup_r+0x82>
 80064a8:	06d0      	lsls	r0, r2, #27
 80064aa:	d411      	bmi.n	80064d0 <__swsetup_r+0x50>
 80064ac:	2209      	movs	r2, #9
 80064ae:	6032      	str	r2, [r6, #0]
 80064b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064b4:	81a3      	strh	r3, [r4, #12]
 80064b6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ba:	e03e      	b.n	800653a <__swsetup_r+0xba>
 80064bc:	4b25      	ldr	r3, [pc, #148]	; (8006554 <__swsetup_r+0xd4>)
 80064be:	429c      	cmp	r4, r3
 80064c0:	d101      	bne.n	80064c6 <__swsetup_r+0x46>
 80064c2:	68ac      	ldr	r4, [r5, #8]
 80064c4:	e7eb      	b.n	800649e <__swsetup_r+0x1e>
 80064c6:	4b24      	ldr	r3, [pc, #144]	; (8006558 <__swsetup_r+0xd8>)
 80064c8:	429c      	cmp	r4, r3
 80064ca:	bf08      	it	eq
 80064cc:	68ec      	ldreq	r4, [r5, #12]
 80064ce:	e7e6      	b.n	800649e <__swsetup_r+0x1e>
 80064d0:	0751      	lsls	r1, r2, #29
 80064d2:	d512      	bpl.n	80064fa <__swsetup_r+0x7a>
 80064d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064d6:	b141      	cbz	r1, 80064ea <__swsetup_r+0x6a>
 80064d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064dc:	4299      	cmp	r1, r3
 80064de:	d002      	beq.n	80064e6 <__swsetup_r+0x66>
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff fd2d 	bl	8005f40 <_free_r>
 80064e6:	2300      	movs	r3, #0
 80064e8:	6363      	str	r3, [r4, #52]	; 0x34
 80064ea:	89a3      	ldrh	r3, [r4, #12]
 80064ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80064f0:	81a3      	strh	r3, [r4, #12]
 80064f2:	2300      	movs	r3, #0
 80064f4:	6063      	str	r3, [r4, #4]
 80064f6:	6923      	ldr	r3, [r4, #16]
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	f043 0308 	orr.w	r3, r3, #8
 8006500:	81a3      	strh	r3, [r4, #12]
 8006502:	6923      	ldr	r3, [r4, #16]
 8006504:	b94b      	cbnz	r3, 800651a <__swsetup_r+0x9a>
 8006506:	89a3      	ldrh	r3, [r4, #12]
 8006508:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800650c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006510:	d003      	beq.n	800651a <__swsetup_r+0x9a>
 8006512:	4621      	mov	r1, r4
 8006514:	4630      	mov	r0, r6
 8006516:	f000 f917 	bl	8006748 <__smakebuf_r>
 800651a:	89a2      	ldrh	r2, [r4, #12]
 800651c:	f012 0301 	ands.w	r3, r2, #1
 8006520:	d00c      	beq.n	800653c <__swsetup_r+0xbc>
 8006522:	2300      	movs	r3, #0
 8006524:	60a3      	str	r3, [r4, #8]
 8006526:	6963      	ldr	r3, [r4, #20]
 8006528:	425b      	negs	r3, r3
 800652a:	61a3      	str	r3, [r4, #24]
 800652c:	6923      	ldr	r3, [r4, #16]
 800652e:	b953      	cbnz	r3, 8006546 <__swsetup_r+0xc6>
 8006530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006534:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006538:	d1ba      	bne.n	80064b0 <__swsetup_r+0x30>
 800653a:	bd70      	pop	{r4, r5, r6, pc}
 800653c:	0792      	lsls	r2, r2, #30
 800653e:	bf58      	it	pl
 8006540:	6963      	ldrpl	r3, [r4, #20]
 8006542:	60a3      	str	r3, [r4, #8]
 8006544:	e7f2      	b.n	800652c <__swsetup_r+0xac>
 8006546:	2000      	movs	r0, #0
 8006548:	e7f7      	b.n	800653a <__swsetup_r+0xba>
 800654a:	bf00      	nop
 800654c:	2000000c 	.word	0x2000000c
 8006550:	08006948 	.word	0x08006948
 8006554:	08006968 	.word	0x08006968
 8006558:	08006928 	.word	0x08006928

0800655c <_close_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	4c06      	ldr	r4, [pc, #24]	; (8006578 <_close_r+0x1c>)
 8006560:	2300      	movs	r3, #0
 8006562:	4605      	mov	r5, r0
 8006564:	4608      	mov	r0, r1
 8006566:	6023      	str	r3, [r4, #0]
 8006568:	f7fb f9bd 	bl	80018e6 <_close>
 800656c:	1c43      	adds	r3, r0, #1
 800656e:	d102      	bne.n	8006576 <_close_r+0x1a>
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	b103      	cbz	r3, 8006576 <_close_r+0x1a>
 8006574:	602b      	str	r3, [r5, #0]
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	200003d4 	.word	0x200003d4

0800657c <__sflush_r>:
 800657c:	898a      	ldrh	r2, [r1, #12]
 800657e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006582:	4605      	mov	r5, r0
 8006584:	0710      	lsls	r0, r2, #28
 8006586:	460c      	mov	r4, r1
 8006588:	d458      	bmi.n	800663c <__sflush_r+0xc0>
 800658a:	684b      	ldr	r3, [r1, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	dc05      	bgt.n	800659c <__sflush_r+0x20>
 8006590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006592:	2b00      	cmp	r3, #0
 8006594:	dc02      	bgt.n	800659c <__sflush_r+0x20>
 8006596:	2000      	movs	r0, #0
 8006598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800659c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800659e:	2e00      	cmp	r6, #0
 80065a0:	d0f9      	beq.n	8006596 <__sflush_r+0x1a>
 80065a2:	2300      	movs	r3, #0
 80065a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065a8:	682f      	ldr	r7, [r5, #0]
 80065aa:	6a21      	ldr	r1, [r4, #32]
 80065ac:	602b      	str	r3, [r5, #0]
 80065ae:	d032      	beq.n	8006616 <__sflush_r+0x9a>
 80065b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	075a      	lsls	r2, r3, #29
 80065b6:	d505      	bpl.n	80065c4 <__sflush_r+0x48>
 80065b8:	6863      	ldr	r3, [r4, #4]
 80065ba:	1ac0      	subs	r0, r0, r3
 80065bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065be:	b10b      	cbz	r3, 80065c4 <__sflush_r+0x48>
 80065c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065c2:	1ac0      	subs	r0, r0, r3
 80065c4:	2300      	movs	r3, #0
 80065c6:	4602      	mov	r2, r0
 80065c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065ca:	6a21      	ldr	r1, [r4, #32]
 80065cc:	4628      	mov	r0, r5
 80065ce:	47b0      	blx	r6
 80065d0:	1c43      	adds	r3, r0, #1
 80065d2:	89a3      	ldrh	r3, [r4, #12]
 80065d4:	d106      	bne.n	80065e4 <__sflush_r+0x68>
 80065d6:	6829      	ldr	r1, [r5, #0]
 80065d8:	291d      	cmp	r1, #29
 80065da:	d848      	bhi.n	800666e <__sflush_r+0xf2>
 80065dc:	4a29      	ldr	r2, [pc, #164]	; (8006684 <__sflush_r+0x108>)
 80065de:	40ca      	lsrs	r2, r1
 80065e0:	07d6      	lsls	r6, r2, #31
 80065e2:	d544      	bpl.n	800666e <__sflush_r+0xf2>
 80065e4:	2200      	movs	r2, #0
 80065e6:	6062      	str	r2, [r4, #4]
 80065e8:	04d9      	lsls	r1, r3, #19
 80065ea:	6922      	ldr	r2, [r4, #16]
 80065ec:	6022      	str	r2, [r4, #0]
 80065ee:	d504      	bpl.n	80065fa <__sflush_r+0x7e>
 80065f0:	1c42      	adds	r2, r0, #1
 80065f2:	d101      	bne.n	80065f8 <__sflush_r+0x7c>
 80065f4:	682b      	ldr	r3, [r5, #0]
 80065f6:	b903      	cbnz	r3, 80065fa <__sflush_r+0x7e>
 80065f8:	6560      	str	r0, [r4, #84]	; 0x54
 80065fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065fc:	602f      	str	r7, [r5, #0]
 80065fe:	2900      	cmp	r1, #0
 8006600:	d0c9      	beq.n	8006596 <__sflush_r+0x1a>
 8006602:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006606:	4299      	cmp	r1, r3
 8006608:	d002      	beq.n	8006610 <__sflush_r+0x94>
 800660a:	4628      	mov	r0, r5
 800660c:	f7ff fc98 	bl	8005f40 <_free_r>
 8006610:	2000      	movs	r0, #0
 8006612:	6360      	str	r0, [r4, #52]	; 0x34
 8006614:	e7c0      	b.n	8006598 <__sflush_r+0x1c>
 8006616:	2301      	movs	r3, #1
 8006618:	4628      	mov	r0, r5
 800661a:	47b0      	blx	r6
 800661c:	1c41      	adds	r1, r0, #1
 800661e:	d1c8      	bne.n	80065b2 <__sflush_r+0x36>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0c5      	beq.n	80065b2 <__sflush_r+0x36>
 8006626:	2b1d      	cmp	r3, #29
 8006628:	d001      	beq.n	800662e <__sflush_r+0xb2>
 800662a:	2b16      	cmp	r3, #22
 800662c:	d101      	bne.n	8006632 <__sflush_r+0xb6>
 800662e:	602f      	str	r7, [r5, #0]
 8006630:	e7b1      	b.n	8006596 <__sflush_r+0x1a>
 8006632:	89a3      	ldrh	r3, [r4, #12]
 8006634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006638:	81a3      	strh	r3, [r4, #12]
 800663a:	e7ad      	b.n	8006598 <__sflush_r+0x1c>
 800663c:	690f      	ldr	r7, [r1, #16]
 800663e:	2f00      	cmp	r7, #0
 8006640:	d0a9      	beq.n	8006596 <__sflush_r+0x1a>
 8006642:	0793      	lsls	r3, r2, #30
 8006644:	680e      	ldr	r6, [r1, #0]
 8006646:	bf08      	it	eq
 8006648:	694b      	ldreq	r3, [r1, #20]
 800664a:	600f      	str	r7, [r1, #0]
 800664c:	bf18      	it	ne
 800664e:	2300      	movne	r3, #0
 8006650:	eba6 0807 	sub.w	r8, r6, r7
 8006654:	608b      	str	r3, [r1, #8]
 8006656:	f1b8 0f00 	cmp.w	r8, #0
 800665a:	dd9c      	ble.n	8006596 <__sflush_r+0x1a>
 800665c:	4643      	mov	r3, r8
 800665e:	463a      	mov	r2, r7
 8006660:	6a21      	ldr	r1, [r4, #32]
 8006662:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006664:	4628      	mov	r0, r5
 8006666:	47b0      	blx	r6
 8006668:	2800      	cmp	r0, #0
 800666a:	dc06      	bgt.n	800667a <__sflush_r+0xfe>
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006672:	81a3      	strh	r3, [r4, #12]
 8006674:	f04f 30ff 	mov.w	r0, #4294967295
 8006678:	e78e      	b.n	8006598 <__sflush_r+0x1c>
 800667a:	4407      	add	r7, r0
 800667c:	eba8 0800 	sub.w	r8, r8, r0
 8006680:	e7e9      	b.n	8006656 <__sflush_r+0xda>
 8006682:	bf00      	nop
 8006684:	20400001 	.word	0x20400001

08006688 <_fflush_r>:
 8006688:	b538      	push	{r3, r4, r5, lr}
 800668a:	690b      	ldr	r3, [r1, #16]
 800668c:	4605      	mov	r5, r0
 800668e:	460c      	mov	r4, r1
 8006690:	b1db      	cbz	r3, 80066ca <_fflush_r+0x42>
 8006692:	b118      	cbz	r0, 800669c <_fflush_r+0x14>
 8006694:	6983      	ldr	r3, [r0, #24]
 8006696:	b90b      	cbnz	r3, 800669c <_fflush_r+0x14>
 8006698:	f7ff f8be 	bl	8005818 <__sinit>
 800669c:	4b0c      	ldr	r3, [pc, #48]	; (80066d0 <_fflush_r+0x48>)
 800669e:	429c      	cmp	r4, r3
 80066a0:	d109      	bne.n	80066b6 <_fflush_r+0x2e>
 80066a2:	686c      	ldr	r4, [r5, #4]
 80066a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066a8:	b17b      	cbz	r3, 80066ca <_fflush_r+0x42>
 80066aa:	4621      	mov	r1, r4
 80066ac:	4628      	mov	r0, r5
 80066ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066b2:	f7ff bf63 	b.w	800657c <__sflush_r>
 80066b6:	4b07      	ldr	r3, [pc, #28]	; (80066d4 <_fflush_r+0x4c>)
 80066b8:	429c      	cmp	r4, r3
 80066ba:	d101      	bne.n	80066c0 <_fflush_r+0x38>
 80066bc:	68ac      	ldr	r4, [r5, #8]
 80066be:	e7f1      	b.n	80066a4 <_fflush_r+0x1c>
 80066c0:	4b05      	ldr	r3, [pc, #20]	; (80066d8 <_fflush_r+0x50>)
 80066c2:	429c      	cmp	r4, r3
 80066c4:	bf08      	it	eq
 80066c6:	68ec      	ldreq	r4, [r5, #12]
 80066c8:	e7ec      	b.n	80066a4 <_fflush_r+0x1c>
 80066ca:	2000      	movs	r0, #0
 80066cc:	bd38      	pop	{r3, r4, r5, pc}
 80066ce:	bf00      	nop
 80066d0:	08006948 	.word	0x08006948
 80066d4:	08006968 	.word	0x08006968
 80066d8:	08006928 	.word	0x08006928

080066dc <_lseek_r>:
 80066dc:	b538      	push	{r3, r4, r5, lr}
 80066de:	4c07      	ldr	r4, [pc, #28]	; (80066fc <_lseek_r+0x20>)
 80066e0:	4605      	mov	r5, r0
 80066e2:	4608      	mov	r0, r1
 80066e4:	4611      	mov	r1, r2
 80066e6:	2200      	movs	r2, #0
 80066e8:	6022      	str	r2, [r4, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	f7fb f922 	bl	8001934 <_lseek>
 80066f0:	1c43      	adds	r3, r0, #1
 80066f2:	d102      	bne.n	80066fa <_lseek_r+0x1e>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	b103      	cbz	r3, 80066fa <_lseek_r+0x1e>
 80066f8:	602b      	str	r3, [r5, #0]
 80066fa:	bd38      	pop	{r3, r4, r5, pc}
 80066fc:	200003d4 	.word	0x200003d4

08006700 <__swhatbuf_r>:
 8006700:	b570      	push	{r4, r5, r6, lr}
 8006702:	460e      	mov	r6, r1
 8006704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006708:	2900      	cmp	r1, #0
 800670a:	b096      	sub	sp, #88	; 0x58
 800670c:	4614      	mov	r4, r2
 800670e:	461d      	mov	r5, r3
 8006710:	da07      	bge.n	8006722 <__swhatbuf_r+0x22>
 8006712:	2300      	movs	r3, #0
 8006714:	602b      	str	r3, [r5, #0]
 8006716:	89b3      	ldrh	r3, [r6, #12]
 8006718:	061a      	lsls	r2, r3, #24
 800671a:	d410      	bmi.n	800673e <__swhatbuf_r+0x3e>
 800671c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006720:	e00e      	b.n	8006740 <__swhatbuf_r+0x40>
 8006722:	466a      	mov	r2, sp
 8006724:	f000 f884 	bl	8006830 <_fstat_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	dbf2      	blt.n	8006712 <__swhatbuf_r+0x12>
 800672c:	9a01      	ldr	r2, [sp, #4]
 800672e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006732:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006736:	425a      	negs	r2, r3
 8006738:	415a      	adcs	r2, r3
 800673a:	602a      	str	r2, [r5, #0]
 800673c:	e7ee      	b.n	800671c <__swhatbuf_r+0x1c>
 800673e:	2340      	movs	r3, #64	; 0x40
 8006740:	2000      	movs	r0, #0
 8006742:	6023      	str	r3, [r4, #0]
 8006744:	b016      	add	sp, #88	; 0x58
 8006746:	bd70      	pop	{r4, r5, r6, pc}

08006748 <__smakebuf_r>:
 8006748:	898b      	ldrh	r3, [r1, #12]
 800674a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800674c:	079d      	lsls	r5, r3, #30
 800674e:	4606      	mov	r6, r0
 8006750:	460c      	mov	r4, r1
 8006752:	d507      	bpl.n	8006764 <__smakebuf_r+0x1c>
 8006754:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	6123      	str	r3, [r4, #16]
 800675c:	2301      	movs	r3, #1
 800675e:	6163      	str	r3, [r4, #20]
 8006760:	b002      	add	sp, #8
 8006762:	bd70      	pop	{r4, r5, r6, pc}
 8006764:	ab01      	add	r3, sp, #4
 8006766:	466a      	mov	r2, sp
 8006768:	f7ff ffca 	bl	8006700 <__swhatbuf_r>
 800676c:	9900      	ldr	r1, [sp, #0]
 800676e:	4605      	mov	r5, r0
 8006770:	4630      	mov	r0, r6
 8006772:	f7ff fc33 	bl	8005fdc <_malloc_r>
 8006776:	b948      	cbnz	r0, 800678c <__smakebuf_r+0x44>
 8006778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800677c:	059a      	lsls	r2, r3, #22
 800677e:	d4ef      	bmi.n	8006760 <__smakebuf_r+0x18>
 8006780:	f023 0303 	bic.w	r3, r3, #3
 8006784:	f043 0302 	orr.w	r3, r3, #2
 8006788:	81a3      	strh	r3, [r4, #12]
 800678a:	e7e3      	b.n	8006754 <__smakebuf_r+0xc>
 800678c:	4b0d      	ldr	r3, [pc, #52]	; (80067c4 <__smakebuf_r+0x7c>)
 800678e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006790:	89a3      	ldrh	r3, [r4, #12]
 8006792:	6020      	str	r0, [r4, #0]
 8006794:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006798:	81a3      	strh	r3, [r4, #12]
 800679a:	9b00      	ldr	r3, [sp, #0]
 800679c:	6163      	str	r3, [r4, #20]
 800679e:	9b01      	ldr	r3, [sp, #4]
 80067a0:	6120      	str	r0, [r4, #16]
 80067a2:	b15b      	cbz	r3, 80067bc <__smakebuf_r+0x74>
 80067a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067a8:	4630      	mov	r0, r6
 80067aa:	f000 f853 	bl	8006854 <_isatty_r>
 80067ae:	b128      	cbz	r0, 80067bc <__smakebuf_r+0x74>
 80067b0:	89a3      	ldrh	r3, [r4, #12]
 80067b2:	f023 0303 	bic.w	r3, r3, #3
 80067b6:	f043 0301 	orr.w	r3, r3, #1
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	431d      	orrs	r5, r3
 80067c0:	81a5      	strh	r5, [r4, #12]
 80067c2:	e7cd      	b.n	8006760 <__smakebuf_r+0x18>
 80067c4:	080057e1 	.word	0x080057e1

080067c8 <__ascii_mbtowc>:
 80067c8:	b082      	sub	sp, #8
 80067ca:	b901      	cbnz	r1, 80067ce <__ascii_mbtowc+0x6>
 80067cc:	a901      	add	r1, sp, #4
 80067ce:	b142      	cbz	r2, 80067e2 <__ascii_mbtowc+0x1a>
 80067d0:	b14b      	cbz	r3, 80067e6 <__ascii_mbtowc+0x1e>
 80067d2:	7813      	ldrb	r3, [r2, #0]
 80067d4:	600b      	str	r3, [r1, #0]
 80067d6:	7812      	ldrb	r2, [r2, #0]
 80067d8:	1c10      	adds	r0, r2, #0
 80067da:	bf18      	it	ne
 80067dc:	2001      	movne	r0, #1
 80067de:	b002      	add	sp, #8
 80067e0:	4770      	bx	lr
 80067e2:	4610      	mov	r0, r2
 80067e4:	e7fb      	b.n	80067de <__ascii_mbtowc+0x16>
 80067e6:	f06f 0001 	mvn.w	r0, #1
 80067ea:	e7f8      	b.n	80067de <__ascii_mbtowc+0x16>

080067ec <__malloc_lock>:
 80067ec:	4770      	bx	lr

080067ee <__malloc_unlock>:
 80067ee:	4770      	bx	lr

080067f0 <_read_r>:
 80067f0:	b538      	push	{r3, r4, r5, lr}
 80067f2:	4c07      	ldr	r4, [pc, #28]	; (8006810 <_read_r+0x20>)
 80067f4:	4605      	mov	r5, r0
 80067f6:	4608      	mov	r0, r1
 80067f8:	4611      	mov	r1, r2
 80067fa:	2200      	movs	r2, #0
 80067fc:	6022      	str	r2, [r4, #0]
 80067fe:	461a      	mov	r2, r3
 8006800:	f7fb f854 	bl	80018ac <_read>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d102      	bne.n	800680e <_read_r+0x1e>
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	b103      	cbz	r3, 800680e <_read_r+0x1e>
 800680c:	602b      	str	r3, [r5, #0]
 800680e:	bd38      	pop	{r3, r4, r5, pc}
 8006810:	200003d4 	.word	0x200003d4

08006814 <__ascii_wctomb>:
 8006814:	b149      	cbz	r1, 800682a <__ascii_wctomb+0x16>
 8006816:	2aff      	cmp	r2, #255	; 0xff
 8006818:	bf85      	ittet	hi
 800681a:	238a      	movhi	r3, #138	; 0x8a
 800681c:	6003      	strhi	r3, [r0, #0]
 800681e:	700a      	strbls	r2, [r1, #0]
 8006820:	f04f 30ff 	movhi.w	r0, #4294967295
 8006824:	bf98      	it	ls
 8006826:	2001      	movls	r0, #1
 8006828:	4770      	bx	lr
 800682a:	4608      	mov	r0, r1
 800682c:	4770      	bx	lr
	...

08006830 <_fstat_r>:
 8006830:	b538      	push	{r3, r4, r5, lr}
 8006832:	4c07      	ldr	r4, [pc, #28]	; (8006850 <_fstat_r+0x20>)
 8006834:	2300      	movs	r3, #0
 8006836:	4605      	mov	r5, r0
 8006838:	4608      	mov	r0, r1
 800683a:	4611      	mov	r1, r2
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	f7fb f85e 	bl	80018fe <_fstat>
 8006842:	1c43      	adds	r3, r0, #1
 8006844:	d102      	bne.n	800684c <_fstat_r+0x1c>
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	b103      	cbz	r3, 800684c <_fstat_r+0x1c>
 800684a:	602b      	str	r3, [r5, #0]
 800684c:	bd38      	pop	{r3, r4, r5, pc}
 800684e:	bf00      	nop
 8006850:	200003d4 	.word	0x200003d4

08006854 <_isatty_r>:
 8006854:	b538      	push	{r3, r4, r5, lr}
 8006856:	4c06      	ldr	r4, [pc, #24]	; (8006870 <_isatty_r+0x1c>)
 8006858:	2300      	movs	r3, #0
 800685a:	4605      	mov	r5, r0
 800685c:	4608      	mov	r0, r1
 800685e:	6023      	str	r3, [r4, #0]
 8006860:	f7fb f85d 	bl	800191e <_isatty>
 8006864:	1c43      	adds	r3, r0, #1
 8006866:	d102      	bne.n	800686e <_isatty_r+0x1a>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	b103      	cbz	r3, 800686e <_isatty_r+0x1a>
 800686c:	602b      	str	r3, [r5, #0]
 800686e:	bd38      	pop	{r3, r4, r5, pc}
 8006870:	200003d4 	.word	0x200003d4

08006874 <_init>:
 8006874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006876:	bf00      	nop
 8006878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800687a:	bc08      	pop	{r3}
 800687c:	469e      	mov	lr, r3
 800687e:	4770      	bx	lr

08006880 <_fini>:
 8006880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006882:	bf00      	nop
 8006884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006886:	bc08      	pop	{r3}
 8006888:	469e      	mov	lr, r3
 800688a:	4770      	bx	lr
