I 000051 55 3746          1701738613837 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701738613838 2023.12.04 20:10:13)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 8fdbdf818ad9de998e88dd899ad5df89dc888a898e89dc)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 45(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 10 0 45(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~135 0 46(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 11 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 12 0 47(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~139 0 48(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 13 0 48(_prcs 0)))
		(_var(_int tmp_int -2 0 49(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 50(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 14 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 51(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 15 0 51(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1313 0 52(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 16 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1315 0 53(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 17 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 18 0 54(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2164          1701738613781 Behavioral
(_unit VHDL(alu_mux 0 7(behavioral 0 24))
	(_version vef)
	(_time 1701738613782 2023.12.04 20:10:13)
	(_source(\../src/ALU_mux.vhd\))
	(_parameters dbg tan)
	(_code 60343060333631753563243b346768666166336765)
	(_coverage d)
	(_ent
		(_time 1701463494530)
	)
	(_inst mux_inst_0 0 27(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r1_data))
			((data_in_1)(EX_r1_data))
			((ctrl)(ctrl_0))
			((data_out)(mux_out_0))
		)
	)
	(_inst mux_inst_1 0 35(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r2_data))
			((data_in_1)(EX_r2_data))
			((ctrl)(ctrl_1))
			((data_out)(mux_out_1))
		)
	)
	(_inst mux_inst_2 0 43(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r3_data))
			((data_in_1)(EX_r3_data))
			((ctrl)(ctrl_2))
			((data_out)(mux_out_2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int ID_r1_data 0 0 9(_ent(_in))))
		(_port(_int EX_r1_data 0 0 10(_ent(_in))))
		(_port(_int ID_r2_data 0 0 11(_ent(_in))))
		(_port(_int EX_r2_data 0 0 12(_ent(_in))))
		(_port(_int ID_r3_data 0 0 13(_ent(_in))))
		(_port(_int EX_r3_data 0 0 14(_ent(_in))))
		(_port(_int ctrl_0 -1 0 15(_ent(_in))))
		(_port(_int ctrl_1 -1 0 16(_ent(_in))))
		(_port(_int ctrl_2 -1 0 17(_ent(_in))))
		(_port(_int data_out_0 0 0 18(_ent(_out))))
		(_port(_int data_out_1 0 0 19(_ent(_out))))
		(_port(_int data_out_2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 25(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux_out_0 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_1 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_2 1 0 25(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((data_out_0)(mux_out_0)))(_trgt(9))(_sens(12)))))
			(line__52(_arch 1 0 52(_assignment(_alias((data_out_1)(mux_out_1)))(_trgt(10))(_sens(13)))))
			(line__53(_arch 2 0 53(_assignment(_alias((data_out_2)(mux_out_2)))(_trgt(11))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 22839         1701733405290 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1701733405291 2023.12.04 18:43:25)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters dbg tan)
	(_code 8280848cd3d4d397d484868090d8d284d1858787d48586)
	(_coverage d)
	(_ent
		(_time 1698617484361)
	)
	(_comp
		(ALU
			(_object
				(_port(_int instruction 0 0 12(_ent (_in))))
				(_port(_int input1 1 0 13(_ent (_in))))
				(_port(_int input2 1 0 14(_ent (_in))))
				(_port(_int input3 1 0 15(_ent (_in))))
				(_port(_int output 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((instruction)(instruction))
			((input1)(input1))
			((input2)(input2))
			((input3)(input3))
			((output)(output))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 12(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 13(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 20(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 21(_array -1((_dto i 127 i 0)))))
		(_sig(_int input1 3 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int input2 3 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int input3 3 0 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 3 0 24(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1869771333 1952522354 1668312864 543515759 877797437 808464416 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686019 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 877797437 825241632 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50463235 33686018 33686018 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(1869771333 1952522354 1668312864 543515759 877797437 808529952 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50463235 33686019 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 877797437 825307168 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1869771333 1952522354 1668312864 543515759 877797437 808464672 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33686019 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 877797437 825241888 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50528771 33686018 33686018 33686018 33686018 33686018 2)
		(1953719636 544497952 1868787823 1025533284 540299808 540029233)
		(1869771333 1952522354 1668312864 543515759 877797437 808530208 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(50528771 33686019 33686018 33686018 33686018 33686018 2)
		(1953719636 544497952 1868787823 1025533284 540299808 540094769)
		(1869771333 1952522354 1668312864 543515759 877797437 825307424 32)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 33686018 33686018 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 33686018 50463490 33686018 33686018 33686018 2)
		(33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027)
		(1869771333 1952522354 1668312864 543515759 808460349 539767088 1886680431 1763734645 8307)
		(50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018 50529027 50529027 33686018 33686018)
		(33686275 33686018 33686019 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 808460349 539766833 1886680431 1763734645 8307)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 33686018 33686275 33686018 33686018 33686018 2)
		(33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018)
		(1869771333 1952522354 1668312864 543515759 808460349 12593)
		(33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529026 50529027 50529027 50529027)
		(33686275 50463234 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825237565 12336)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 50463234 33686274 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825237565 12592)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 50463234 33686019 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825237565 12337)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686275 50463234 33686275 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825237565 12593)
		(33686275 33751554 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 808525885 12336)
		(33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686275 33751554 33686274 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018)
		(1869771333 1952522354 1668312864 543515759 808525885 12592)
		(33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33751554)
		(33686275 33751554 33686019 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 808525885 12337)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 33751554 33686275 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1869771333 1952522354 1668312864 543515759 808525885 12593)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 50528770 33686018 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825303101 12336)
		(50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686275 50528770 33686274 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(1869771333 1952522354 1668312864 543515759 825303101 12592)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686275 50528770 33686019 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825303101 12337)
		(33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686275 33686018 33686018 33686018)
		(33686275 50528770 33686275 33686018 33686018 33686018 2)
		(1869771333 1952522354 1668312864 543515759 825303101 12593)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 11777         1701738614101 structural
(_unit VHDL(cpu 0 8(structural 0 20))
	(_version vef)
	(_time 1701738614102 2023.12.04 20:10:14)
	(_source(\../src/Multimedia_SPU.vhd\))
	(_parameters dbg tan)
	(_code 99cdc89790cfc88f9a9f9cc88cc3cb9e999e9c9f9a9e99)
	(_coverage d)
	(_ent
		(_time 1701572866136)
	)
	(_comp
		(Instruction_Buffer
			(_object
				(_port(_int clk -1 0 79(_ent (_in))))
				(_port(_int rst -1 0 80(_ent (_in))))
				(_port(_int load_IB -2 0 81(_ent (_in))))
				(_port(_int load_en -1 0 82(_ent (_in))))
				(_port(_int IF_ID_Register 3 0 83(_ent (_out))))
			)
		)
		(IF_ID_reg
			(_object
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int reset -1 0 91(_ent (_in))))
				(_port(_int data_in 4 0 92(_ent (_in))))
				(_port(_int data_out 4 0 93(_ent (_out))))
			)
		)
		(ID_stage
			(_object
				(_port(_int clk -1 0 100(_ent (_in))))
				(_port(_int rst -1 0 101(_ent (_in))))
				(_port(_int write_en -1 0 102(_ent (_in))))
				(_port(_int input_instruction 5 0 103(_ent (_in))))
				(_port(_int write_index_in 6 0 104(_ent (_in))))
				(_port(_int write_data 7 0 105(_ent (_in))))
				(_port(_int read1_data 7 0 106(_ent (_out))))
				(_port(_int read2_data 7 0 107(_ent (_out))))
				(_port(_int read3_data 7 0 108(_ent (_out))))
				(_port(_int read_index_out1 6 0 109(_ent (_out))))
				(_port(_int read_index_out2 6 0 110(_ent (_out))))
				(_port(_int read_index_out3 6 0 111(_ent (_out))))
				(_port(_int output_instruction 5 0 112(_ent (_out))))
				(_port(_int write_index_out 6 0 113(_ent (_out))))
				(_port(_int reg_content_en -1 0 114(_ent (_in))))
				(_port(_int reg_content -3 0 115(_ent (_out))))
			)
		)
		(ID_EX_reg
			(_object
				(_port(_int clk -1 0 121(_ent (_in))))
				(_port(_int reset -1 0 122(_ent (_in))))
				(_port(_int r1_data 8 0 123(_ent (_in))))
				(_port(_int r2_data 8 0 124(_ent (_in))))
				(_port(_int r3_data 8 0 125(_ent (_in))))
				(_port(_int instruction 9 0 126(_ent (_in))))
				(_port(_int r1_index 10 0 127(_ent (_in))))
				(_port(_int r2_index 10 0 128(_ent (_in))))
				(_port(_int r3_index 10 0 129(_ent (_in))))
				(_port(_int w1_index 10 0 130(_ent (_in))))
				(_port(_int r1_data_out 8 0 132(_ent (_out))))
				(_port(_int r2_data_out 8 0 133(_ent (_out))))
				(_port(_int r3_data_out 8 0 134(_ent (_out))))
				(_port(_int r1_index_out 10 0 135(_ent (_out))))
				(_port(_int r2_index_out 10 0 136(_ent (_out))))
				(_port(_int r3_index_out 10 0 137(_ent (_out))))
				(_port(_int w1_index_out 10 0 138(_ent (_out))))
				(_port(_int instruction_out 9 0 139(_ent (_out))))
			)
		)
		(EX_stage
			(_object
				(_port(_int ID_data1 11 0 147(_ent (_in))))
				(_port(_int ID_data2 11 0 148(_ent (_in))))
				(_port(_int ID_data3 11 0 149(_ent (_in))))
				(_port(_int fwd_data 11 0 150(_ent (_in))))
				(_port(_int sel0 -1 0 151(_ent (_in))))
				(_port(_int sel1 -1 0 152(_ent (_in))))
				(_port(_int sel2 -1 0 153(_ent (_in))))
				(_port(_int instruction 12 0 154(_ent (_in))))
				(_port(_int write_index_in 13 0 155(_ent (_in))))
				(_port(_int ALU_out 11 0 156(_ent (_out))))
				(_port(_int instruction_out 12 0 157(_ent (_out))))
				(_port(_int write_index_out 13 0 158(_ent (_out))))
			)
		)
		(data_forwarding
			(_object
				(_port(_int r1 14 0 168(_ent (_in))))
				(_port(_int r2 14 0 169(_ent (_in))))
				(_port(_int r3 14 0 170(_ent (_in))))
				(_port(_int w1 14 0 171(_ent (_in))))
				(_port(_int instruction 15 0 172(_ent (_in))))
				(_port(_int instruction_EX 15 0 173(_ent (_in))))
				(_port(_int alu_sel1 -1 0 174(_ent (_out))))
				(_port(_int alu_sel2 -1 0 175(_ent (_out))))
				(_port(_int alu_sel3 -1 0 176(_ent (_out))))
			)
		)
		(EX_WB_reg
			(_object
				(_port(_int clk -1 0 183(_ent (_in))))
				(_port(_int reset -1 0 184(_ent (_in))))
				(_port(_int instruction_in 16 0 185(_ent (_in))))
				(_port(_int data_in 17 0 186(_ent (_in))))
				(_port(_int register_out 18 0 187(_ent (_out))))
				(_port(_int instruction_out 16 0 188(_ent (_out))))
				(_port(_int data_out 17 0 189(_ent (_out))))
			)
		)
	)
	(_inst Instruction_Buffer_Instance 0 224(_comp Instruction_Buffer)
		(_port
			((clk)(clk))
			((rst)(rst))
			((load_IB)(instruction_input))
			((load_en)(load_en_cpu))
			((IF_ID_Register)(IF_ID_in))
		)
		(_use(_ent . Instruction_Buffer)
		)
	)
	(_inst IF_ID_reg_Instance 0 233(_comp IF_ID_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(IF_ID_in))
			((data_out)(IF_ID_out))
		)
		(_use(_ent . IF_ID_reg)
		)
	)
	(_inst ID_stage_Instance 0 241(_comp ID_stage)
		(_port
			((clk)(clk))
			((rst)(rst))
			((write_en)(write_en_logic))
			((input_instruction)(IF_ID_out))
			((write_index_in)(EX_WB_reg_index_out))
			((write_data)(EX_WB_data_out))
			((read1_data)(read1_data_buffer))
			((read2_data)(read2_data_buffer))
			((read3_data)(read3_data_buffer))
			((read_index_out1)(read_index_out1_buffer))
			((read_index_out2)(read_index_out2_buffer))
			((read_index_out3)(read_index_out3_buffer))
			((output_instruction)(ID_out))
			((write_index_out)(write_index_out_buffer))
			((reg_content_en)(reg_content_en))
			((reg_content)(reg_content))
		)
		(_use(_ent . ID_stage)
			(_port
				((clk)(clk))
				((rst)(rst))
				((write_en)(write_en))
				((input_instruction)(input_instruction))
				((write_index_in)(write_index_in))
				((write_data)(write_data))
				((reg_content_en)(reg_content_en))
				((read1_data)(read1_data))
				((read2_data)(read2_data))
				((read3_data)(read3_data))
				((read_index_out1)(read_index_out1))
				((read_index_out2)(read_index_out2))
				((read_index_out3)(read_index_out3))
				((output_instruction)(output_instruction))
				((reg_content)(reg_content))
				((write_index_out)(write_index_out))
			)
		)
	)
	(_inst ID_EX_reg_Instance 0 270(_comp ID_EX_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((r1_data)(read1_data_buffer))
			((r2_data)(read2_data_buffer))
			((r3_data)(read3_data_buffer))
			((instruction)(ID_out))
			((r1_index)(read_index_out1_buffer))
			((r2_index)(read_index_out2_buffer))
			((r3_index)(read_index_out3_buffer))
			((w1_index)(write_index_out_buffer))
			((r1_data_out)(ID_EX_r1_data))
			((r2_data_out)(ID_EX_r2_data))
			((r3_data_out)(ID_EX_r3_data))
			((r1_index_out)(ID_EX_r1_index))
			((r2_index_out)(ID_EX_r2_index))
			((r3_index_out)(ID_EX_r3_index))
			((w1_index_out)(ID_EX_w1_index))
			((instruction_out)(ID_EX_instruction_out))
		)
		(_use(_ent . ID_EX_reg)
		)
	)
	(_inst EX_stage_Instance 0 302(_comp EX_stage)
		(_port
			((ID_data1)(ID_EX_r1_data))
			((ID_data2)(ID_EX_r2_data))
			((ID_data3)(ID_EX_r3_data))
			((fwd_data)(EX_WB_data_out))
			((sel0)(alu_sel1_buffer))
			((sel1)(alu_sel2_buffer))
			((sel2)(alu_sel3_buffer))
			((instruction)(ID_EX_instruction_out))
			((write_index_in)(ID_EX_w1_index))
			((ALU_out)(ALU_out_buffer))
			((instruction_out)(EX_instruction_out))
			((write_index_out)(EX_WB_index))
		)
		(_use(_ent . EX_stage)
		)
	)
	(_inst data_forwarding_Instance 0 323(_comp data_forwarding)
		(_port
			((r1)(ID_EX_r1_index))
			((r2)(ID_EX_r2_index))
			((r3)(ID_EX_r3_index))
			((w1)(EX_WB_reg_index_out))
			((instruction)(ID_EX_instruction_out))
			((instruction_EX)(EX_WB_instruction_out))
			((alu_sel1)(alu_sel1_buffer))
			((alu_sel2)(alu_sel2_buffer))
			((alu_sel3)(alu_sel3_buffer))
		)
		(_use(_ent . data_forwarding)
		)
	)
	(_inst EX_WB_reg_Instance 0 337(_comp EX_WB_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((instruction_in)(EX_instruction_out))
			((data_in)(ALU_out_buffer))
			((register_out)(EX_WB_reg_index_out))
			((instruction_out)(EX_WB_instruction_out))
			((data_out)(EX_WB_data_out))
		)
		(_use(_ent . EX_WB_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_port(_int load_en_cpu -1 0 12(_ent(_in))))
		(_port(_int instruction_input -2 0 13(_ent(_in))))
		(_port(_int reg_content -3 0 15(_ent(_out))))
		(_port(_int reg_content_en -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 21(_array -1((_dto i 24 i 0)))))
		(_sig(_int IF_ID_in 0 0 21(_arch(_uni))))
		(_sig(_int IF_ID_out 0 0 22(_arch(_uni))))
		(_sig(_int ID_out 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 27(_array -1((_dto i 127 i 0)))))
		(_sig(_int read1_data_buffer 1 0 27(_arch(_uni))))
		(_sig(_int read2_data_buffer 1 0 28(_arch(_uni))))
		(_sig(_int read3_data_buffer 1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int read_index_out1_buffer 2 0 30(_arch(_uni))))
		(_sig(_int read_index_out2_buffer 2 0 31(_arch(_uni))))
		(_sig(_int read_index_out3_buffer 2 0 32(_arch(_uni))))
		(_sig(_int write_index_out_buffer 2 0 33(_arch(_uni))))
		(_sig(_int ID_EX_r1_data 1 0 39(_arch(_uni))))
		(_sig(_int ID_EX_r2_data 1 0 40(_arch(_uni))))
		(_sig(_int ID_EX_r3_data 1 0 41(_arch(_uni))))
		(_sig(_int ID_EX_r1_index 2 0 42(_arch(_uni))))
		(_sig(_int ID_EX_r2_index 2 0 43(_arch(_uni))))
		(_sig(_int ID_EX_r3_index 2 0 44(_arch(_uni))))
		(_sig(_int ID_EX_w1_index 2 0 45(_arch(_uni))))
		(_sig(_int ID_EX_instruction_out 0 0 46(_arch(_uni))))
		(_sig(_int ALU_out_buffer 1 0 53(_arch(_uni))))
		(_sig(_int EX_WB_index 2 0 54(_arch(_uni))))
		(_sig(_int EX_instruction_out 0 0 55(_arch(_uni))))
		(_sig(_int alu_sel1_buffer -1 0 61(_arch(_uni))))
		(_sig(_int alu_sel2_buffer -1 0 62(_arch(_uni))))
		(_sig(_int alu_sel3_buffer -1 0 63(_arch(_uni))))
		(_sig(_int EX_WB_data_out 1 0 69(_arch(_uni))))
		(_sig(_int EX_WB_reg_index_out 2 0 70(_arch(_uni))))
		(_sig(_int EX_WB_instruction_out 0 0 71(_arch(_uni))))
		(_sig(_int write_en_logic -1 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 83(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 92(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 103(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 105(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1312 0 123(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1314 0 126(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 127(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 147(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1320 0 154(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 155(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 168(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 172(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1328 0 185(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1330 0 186(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 187(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__195(_arch 0 0 195(_prcs(_simple)(_trgt(33))(_sens(32)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(1 instruction_buffer_array)))
		(_type(_ext proj.register_file_data_types.register_set(2 register_set)))
	)
	(_use(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(.(register_file_data_types))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
		(33686018)
	)
	(_model . structural 1 -1)
)
I 000048 55 2836          1701733405895 tb_arch
(_unit VHDL(cpu_tb 0 13(tb_arch 0 16))
	(_version vef)
	(_time 1701733405896 2023.12.04 18:43:25)
	(_source(\../src/CPU_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e4e6eeb6e0b2b5f1b4e2f0beb7e2e7e3e4e3e1e1b2)
	(_coverage d)
	(_ent
		(_time 1701573372942)
	)
	(_inst CPU_Instance 0 88(_ent . CPU)
		(_port
			((clk)(clk))
			((rst)(rst))
			((load_en_cpu)(load_en_cpu))
			((instruction_input)(instruction_input))
			((reg_content)(reg_content))
			((reg_content_en)(reg_content_en))
		)
	)
	(_object
		(_cnst(_int period -1 0 17(_arch((ns 4607182418800017408)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int load_en_cpu -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int instruction_input -3 0 19(_arch(_uni))))
		(_sig(_int reg_content_en -2 0 20(_arch(_uni))))
		(_sig(_int reg_content -4 0 21(_arch(_uni))))
		(_cnst(_int CLOCK_PERIOD -1 0 23(_arch((ns 4621819117588971520)))))
		(_var(_int input -5 0 39(_prcs 1)))
		(_var(_int output -5 0 39(_prcs 1)))
		(_var(_int L -6 0 40(_prcs 1)))
		(_var(_int reg_line -6 0 40(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 41(_array -2((_dto i 24 i 0)))))
		(_var(_int instruction 0 0 41(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -2((_dto i 127 i 0)))))
		(_var(_int reg 1 0 42(_prcs 1)))
		(_var(_int instruction_num -7 0 43(_prcs 1((i 0)))))
		(_var(_int errors -7 0 44(_prcs 1((i 0)))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(TB_CPU_process(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext READLINE(4 1))
			(_ext READ(1 4))
			(_ext WRITE(1 6))
			(_ext WRITELINE(4 23))
			(_ext FINISH(5 3))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(2 instruction_buffer_array)))
		(_type(_ext proj.register_file_data_types.register_set(3 register_set)))
		(_type(_ext std.TEXTIO.TEXT(4 TEXT)))
		(_type(_ext std.TEXTIO.LINE(4 LINE)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(1 STD_ULOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.SIDE(4 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(4 WIDTH)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(.(register_file_data_types))(std(TEXTIO))(std(ENV))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953721961 1952675186 1936617321 1954051118)
		(1768383858 1919251571 1818846815 1701994341 1953265011 2020879987 116)
		(1953067607 1868767333 1852142702 2112116)
	)
	(_model . tb_arch 2 -1)
)
V 000051 55 898           1701322523185 behavioral
(_unit VHDL(data_forwarding 0 5(behavioral 0 17))
	(_version vef)
	(_time 1701322523186 2023.11.30 00:35:23)
	(_source(\../src/data_fowarding.vhd\))
	(_parameters tan)
	(_code 1611151111404600151a504c411040111411111017)
	(_ent
		(_time 1701322523181)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 7(_ent(_in))))
		(_port(_int r2 0 0 8(_ent(_in))))
		(_port(_int r3 0 0 9(_ent(_in))))
		(_port(_int w1 0 0 10(_ent(_in))))
		(_port(_int alu_sel1 -1 0 11(_ent(_out))))
		(_port(_int alu_sel2 -1 0 12(_ent(_out))))
		(_port(_int alu_sel3 -1 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5)(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000049 55 1169          1701739513808 dataflow
(_unit VHDL(data_forwarding 0 5(dataflow 0 19))
	(_version vef)
	(_time 1701739513809 2023.12.04 20:25:13)
	(_source(\../src/data_fowarding.vhd\))
	(_parameters dbg tan)
	(_code 1f1e1d1848494f091d4e5945481949181d1818191e)
	(_coverage d)
	(_ent
		(_time 1701575606559)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 7(_ent(_in))))
		(_port(_int r2 0 0 8(_ent(_in))))
		(_port(_int r3 0 0 9(_ent(_in))))
		(_port(_int w1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 11(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 11(_ent(_in))))
		(_port(_int instruction_EX 1 0 12(_ent(_in))))
		(_port(_int alu_sel1 -1 0 13(_ent(_out))))
		(_port(_int alu_sel2 -1 0 14(_ent(_out))))
		(_port(_int alu_sel3 -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
		(33686018)
		(515)
		(50529027)
	)
	(_model . dataflow 1 -1)
)
I 000051 55 3595          1701738613995 Behavioral
(_unit VHDL(ex_stage 0 5(behavioral 0 25))
	(_version vef)
	(_time 1701738613996 2023.12.04 20:10:13)
	(_source(\../src/EX_stage.vhd\))
	(_parameters dbg tan)
	(_code 3b6f6c3f616f392c3d3b2f616b3d3c3d3e3d3e3c33)
	(_coverage d)
	(_ent
		(_time 1701577257142)
	)
	(_comp
		(ALU
			(_object
				(_port(_int instruction 4 0 32(_ent (_in))))
				(_port(_int input1 5 0 33(_ent (_in))))
				(_port(_int input2 5 0 34(_ent (_in))))
				(_port(_int input3 5 0 35(_ent (_in))))
				(_port(_int output 5 0 36(_ent (_out))))
			)
		)
		(ALU_mux
			(_object
				(_port(_int ID_r1_data 6 0 42(_ent (_in))))
				(_port(_int EX_r1_data 6 0 43(_ent (_in))))
				(_port(_int ID_r2_data 6 0 44(_ent (_in))))
				(_port(_int EX_r2_data 6 0 45(_ent (_in))))
				(_port(_int ID_r3_data 6 0 46(_ent (_in))))
				(_port(_int EX_r3_data 6 0 47(_ent (_in))))
				(_port(_int ctrl_0 -1 0 48(_ent (_in))))
				(_port(_int ctrl_1 -1 0 49(_ent (_in))))
				(_port(_int ctrl_2 -1 0 50(_ent (_in))))
				(_port(_int data_out_0 6 0 51(_ent (_out))))
				(_port(_int data_out_1 6 0 52(_ent (_out))))
				(_port(_int data_out_2 6 0 53(_ent (_out))))
			)
		)
	)
	(_inst ALU_inst 0 58(_comp ALU)
		(_port
			((instruction)(instruction))
			((input1)(mux_out0))
			((input2)(mux_out1))
			((input3)(mux_out2))
			((output)(ALU_out))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ALU_mux_inst 0 67(_comp ALU_mux)
		(_port
			((ID_r1_data)(ID_data1))
			((EX_r1_data)(data_fwd))
			((ID_r2_data)(ID_data2))
			((EX_r2_data)(data_fwd))
			((ID_r3_data)(ID_data3))
			((EX_r3_data)(data_fwd))
			((ctrl_0)(sel0))
			((ctrl_1)(sel1))
			((ctrl_2)(sel2))
			((data_out_0)(mux_out0))
			((data_out_1)(mux_out1))
			((data_out_2)(mux_out2))
		)
		(_use(_ent . ALU_mux)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 7(_array -1((_dto i 127 i 0)))))
		(_port(_int ID_data1 0 0 7(_ent(_in))))
		(_port(_int ID_data2 0 0 8(_ent(_in))))
		(_port(_int ID_data3 0 0 9(_ent(_in))))
		(_port(_int fwd_data 0 0 10(_ent(_in))))
		(_port(_int sel0 -1 0 13(_ent(_in))))
		(_port(_int sel1 -1 0 14(_ent(_in))))
		(_port(_int sel2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int write_index_in 2 0 17(_ent(_in))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int instruction_out 1 0 20(_ent(_out))))
		(_port(_int write_index_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 26(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux_out0 3 0 26(_arch(_uni))))
		(_sig(_int mux_out1 3 0 27(_arch(_uni))))
		(_sig(_int mux_out2 3 0 28(_arch(_uni))))
		(_sig(_int data_fwd 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 33(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 42(_array -1((_dto i 127 i 0)))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_alias((write_index_out)(write_index_in)))(_trgt(11))(_sens(8)))))
			(line__85(_arch 1 0 85(_assignment(_alias((data_fwd)(fwd_data)))(_trgt(15))(_sens(3)))))
			(line__86(_arch 2 0 86(_assignment(_alias((instruction_out)(instruction)))(_trgt(10))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 2278          1701733405128 Behavioral
(_unit VHDL(ex_wb_reg 0 5(behavioral 0 17))
	(_version vef)
	(_time 1701733405129 2023.12.04 18:43:25)
	(_source(\../src/EX_WB_reg.vhd\))
	(_parameters dbg tan)
	(_code e6e4e5b4e8b2e4f1e3e4f4bfe1e1e4e0e3e0e1e0e3)
	(_coverage d)
	(_ent
		(_time 1701561734097)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int register_out 2 0 11(_ent(_out))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_port(_int data_out 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 18(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_data 3 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_index 4 0 19(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 20(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruct 5 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0)(1))(_read(2)(3)))))
			(line__34(_arch 1 0 34(_assignment(_alias((data_out)(reg_data)))(_trgt(6))(_sens(7)))))
			(line__35(_arch 2 0 35(_assignment(_alias((register_out)(reg_index)))(_trgt(4))(_sens(8)))))
			(line__36(_arch 3 0 36(_assignment(_alias((instruction_out)(instruct)))(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4338          1701733405057 Behavioral
(_unit VHDL(id_ex_reg 0 5(behavioral 0 29))
	(_version vef)
	(_time 1701733405058 2023.12.04 18:43:25)
	(_source(\../src/ID_EX_reg.vhd\))
	(_parameters dbg tan)
	(_code 989a979794cc9a8e999a80c19f9f9a9e9d9e9f9e91)
	(_coverage d)
	(_ent
		(_time 1701470451688)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int r1_data 0 0 9(_ent(_in))))
		(_port(_int r2_data 0 0 10(_ent(_in))))
		(_port(_int r3_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 12(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int r1_index 2 0 13(_ent(_in))))
		(_port(_int r2_index 2 0 14(_ent(_in))))
		(_port(_int r3_index 2 0 15(_ent(_in))))
		(_port(_int w1_index 2 0 16(_ent(_in))))
		(_port(_int r1_data_out 0 0 18(_ent(_out))))
		(_port(_int r2_data_out 0 0 19(_ent(_out))))
		(_port(_int r3_data_out 0 0 20(_ent(_out))))
		(_port(_int r1_index_out 2 0 21(_ent(_out))))
		(_port(_int r2_index_out 2 0 22(_ent(_out))))
		(_port(_int r3_index_out 2 0 23(_ent(_out))))
		(_port(_int w1_index_out 2 0 24(_ent(_out))))
		(_port(_int instruction_out 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 30(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_r1_data 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r2_data 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r3_data 3 0 32(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 33(_array -1((_dto i 24 i 0)))))
		(_sig(_int reg_instruction 4 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_r1_index 5 0 34(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r2_index 5 0 35(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r3_index 5 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_w1_index 5 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1))(_read(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__62(_arch 1 0 62(_assignment(_alias((r1_data_out)(reg_r1_data)))(_trgt(10))(_sens(18)))))
			(line__63(_arch 2 0 63(_assignment(_alias((r2_data_out)(reg_r2_data)))(_trgt(11))(_sens(19)))))
			(line__64(_arch 3 0 64(_assignment(_alias((r3_data_out)(reg_r3_data)))(_trgt(12))(_sens(20)))))
			(line__65(_arch 4 0 65(_assignment(_alias((r1_index_out)(reg_r1_index)))(_trgt(13))(_sens(22)))))
			(line__66(_arch 5 0 66(_assignment(_alias((r2_index_out)(reg_r2_index)))(_trgt(14))(_sens(23)))))
			(line__67(_arch 6 0 67(_assignment(_alias((r3_index_out)(reg_r3_index)))(_trgt(15))(_sens(24)))))
			(line__68(_arch 7 0 68(_assignment(_alias((w1_index_out)(reg_w1_index)))(_trgt(16))(_sens(25)))))
			(line__69(_arch 8 0 69(_assignment(_alias((instruction_out)(reg_instruction)))(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 9 -1)
)
I 000051 55 4887          1701738614051 Behavioral
(_unit VHDL(id_stage 0 7(behavioral 0 29))
	(_version vef)
	(_time 1701738614052 2023.12.04 20:10:14)
	(_source(\../src/ID_stage.vhd\))
	(_parameters dbg tan)
	(_code 6a3e316a3f3e687d6f687e303a6c6d6c6f6c636c6e)
	(_coverage d)
	(_ent
		(_time 1701572675049)
	)
	(_comp
		(Register_File
			(_object
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_port(_int write_en -1 0 41(_ent (_in))))
				(_port(_int read1 5 0 42(_ent (_in))))
				(_port(_int read2 5 0 43(_ent (_in))))
				(_port(_int read3 5 0 44(_ent (_in))))
				(_port(_int write 5 0 45(_ent (_in))))
				(_port(_int write_data 6 0 46(_ent (_in))))
				(_port(_int read1_data 6 0 47(_ent (_out))))
				(_port(_int read2_data 6 0 48(_ent (_out))))
				(_port(_int read3_data 6 0 49(_ent (_out))))
				(_port(_int reg_content_en -1 0 50(_ent (_in))))
				(_port(_int reg_content -2 0 51(_ent (_out))))
			)
		)
		(Instruction_Decoder
			(_object
				(_port(_int input_instruction 7 0 57(_ent (_in))))
				(_port(_int reg_index1 8 0 58(_ent (_out))))
				(_port(_int reg_index2 8 0 59(_ent (_out))))
				(_port(_int reg_index3 8 0 60(_ent (_out))))
				(_port(_int write_index 8 0 61(_ent (_out))))
			)
		)
	)
	(_inst register_file_instance 0 66(_comp Register_File)
		(_port
			((clk)(clk))
			((rst)(rst))
			((write_en)(write_en))
			((read1)(reg_index1))
			((read2)(reg_index2))
			((read3)(reg_index3))
			((write)(write_index_in))
			((write_data)(write_data))
			((read1_data)(reg_read1_data))
			((read2_data)(reg_read2_data))
			((read3_data)(reg_read3_data))
			((reg_content_en)(reg_content_en))
			((reg_content)(reg_content))
		)
		(_use(_ent . Register_File)
		)
	)
	(_inst instruction_decoder_instance 0 84(_comp Instruction_Decoder)
		(_port
			((input_instruction)(input_instruction))
			((reg_index1)(reg_index1))
			((reg_index2)(reg_index2))
			((reg_index3)(reg_index3))
			((write_index)(write_index_out))
		)
		(_use(_ent . Instruction_Decoder)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int write_en -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 12(_array -1((_dto i 24 i 0)))))
		(_port(_int input_instruction 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int write_index_in 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 14(_array -1((_dto i 127 i 0)))))
		(_port(_int write_data 2 0 14(_ent(_in))))
		(_port(_int reg_content_en -1 0 15(_ent(_in))))
		(_port(_int read1_data 2 0 17(_ent(_out))))
		(_port(_int read2_data 2 0 18(_ent(_out))))
		(_port(_int read3_data 2 0 19(_ent(_out))))
		(_port(_int read_index_out1 1 0 20(_ent(_out))))
		(_port(_int read_index_out2 1 0 21(_ent(_out))))
		(_port(_int read_index_out3 1 0 22(_ent(_out))))
		(_port(_int output_instruction 0 0 23(_ent(_out))))
		(_port(_int reg_content -2 0 24(_ent(_out))))
		(_port(_int write_index_out 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 30(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_read1_data 3 0 30(_arch(_uni))))
		(_sig(_int reg_read2_data 3 0 31(_arch(_uni))))
		(_sig(_int reg_read3_data 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_index1 4 0 33(_arch(_uni))))
		(_sig(_int reg_index2 4 0 34(_arch(_uni))))
		(_sig(_int reg_index3 4 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 57(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 58(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((read1_data)(reg_read1_data)))(_trgt(7))(_sens(16)))))
			(line__95(_arch 1 0 95(_assignment(_alias((read2_data)(reg_read2_data)))(_trgt(8))(_sens(17)))))
			(line__96(_arch 2 0 96(_assignment(_alias((read3_data)(reg_read3_data)))(_trgt(9))(_sens(18)))))
			(line__97(_arch 3 0 97(_assignment(_alias((read_index_out1)(reg_index1)))(_trgt(10))(_sens(19)))))
			(line__98(_arch 4 0 98(_assignment(_alias((read_index_out2)(reg_index2)))(_trgt(11))(_sens(20)))))
			(line__99(_arch 5 0 99(_assignment(_alias((read_index_out3)(reg_index3)))(_trgt(12))(_sens(21)))))
			(line__100(_arch 6 0 100(_assignment(_alias((output_instruction)(input_instruction)))(_trgt(13))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.register_file_data_types.register_set(1 register_set)))
	)
	(_use(ieee(std_logic_1164))(.(register_file_data_types))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1194          1701733404983 Behavioral
(_unit VHDL(if_id_reg 0 5(behavioral 1 15))
	(_version vef)
	(_time 1701733404984 2023.12.04 18:43:24)
	(_source(\../src/ID_IF_reg.vhd\(\../src/IF_ID_reg.vhd\)))
	(_parameters dbg tan)
	(_code 4a4845481d1e485c42185e134d4d484c4f4c4d4c43)
	(_coverage d)
	(_ent
		(_time 1701415078320)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 1 16(_array -1((_dto i 24 i 0)))))
		(_sig(_int reg_data 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 1 18(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__29(_arch 1 1 29(_assignment(_alias((data_out)(reg_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4900          1701738613684 Behavioral
(_unit VHDL(instruction_buffer 0 16(behavioral 0 31))
	(_version vef)
	(_time 1701738613685 2023.12.04 20:10:13)
	(_source(\../src/IF_stage.vhd\))
	(_parameters dbg tan)
	(_code 02565a0455545515050410595604010506040b0454)
	(_coverage d)
	(_ent
		(_time 1701569735618)
	)
	(_object
		(_port(_int clk -1 0 18(_ent(_in)(_event))))
		(_port(_int rst -1 0 19(_ent(_in))))
		(_port(_int load_IB -2 0 20(_ent(_in))))
		(_port(_int load_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 24(_array -1((_dto i 24 i 0)))))
		(_port(_int IF_ID_Register 0 0 24(_ent(_out))))
		(_sig(_int buffer_array -2 0 34(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~63~13 0 35(_scalar (_to i 0 i 63))))
		(_sig(_int pc 1 0 35(_arch(_uni((i 0))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(1 instruction_buffer_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000055 55 597 1701569123871 instruction_buffer_array
(_unit VHDL(instruction_buffer_array 0 5(instruction_buffer_array 0 9))
	(_version vef)
	(_time 1701738613679 2023.12.04 20:10:13)
	(_source(\../src/IF_stage.vhd\))
	(_parameters dbg tan)
	(_code f3a7f3a3a5a5a4e4f7fde1a8a7f5f0f4f7f5faf5a5)
	(_coverage d)
	(_ent
		(_time 1701569123871)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~15 0 6(_array -1((_dto i 24 i 0)))))
		(_type(_int instruction_buffer_array 0 6(_array 0((_to i 0 i 63)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000054 55 584 1701568510152 instruction_buffer_type
(_unit VHDL(instruction_buffer_type 0 5(instruction_buffer_type 0 9))
	(_version vef)
	(_time 1701568595443 2023.12.02 20:56:35)
	(_source(\../src/IF_stage.vhd\))
	(_parameters tan)
	(_code 00520a0655565717040e125b540603070406090656)
	(_ent
		(_time 1701568510152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~15 0 6(_array -1((_dto i 24 i 0)))))
		(_type(_int instruction_buffer_array 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000061 55 1724          1701733405815 Instruction_BufferTB
(_unit VHDL(instruction_buffertb 0 8(instruction_buffertb 0 11))
	(_version vef)
	(_time 1701733405816 2023.12.04 18:43:25)
	(_source(\../src/IB_TB.vhd\))
	(_parameters dbg tan)
	(_code 9597959ac5c3c282959b87cec193969291939c93c3)
	(_coverage d)
	(_ent
		(_time 1701571109866)
	)
	(_inst UUT 0 64(_ent . Instruction_Buffer)
		(_port
			((clk)(clk))
			((rst)(_code 2))
			((load_IB)(instruction_input))
			((load_en)(load_en_tb))
			((IF_ID_Register)(instruction_out))
		)
	)
	(_object
		(_sig(_int instruction_input -1 0 13(_arch(_uni))))
		(_sig(_int clk -2 0 14(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 15(_array -2((_dto i 24 i 0)))))
		(_sig(_int instruction_out 0 0 15(_arch(_uni))))
		(_sig(_int load_en_tb -2 0 16(_arch(_uni))))
		(_cnst(_int CLOCK_PERIOD -3 0 20(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 30(_array -2((_dto i 24 i 0)))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(stimulus_process(_arch 1 0 47(_prcs(_wait_for)(_trgt(0(3))(0(2))(0(1))(0(0))(3)))))
		)
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(0 instruction_buffer_array)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(2 TIME)))
	)
	(_use(.(Instruction_Buffer_Array))(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810 33686274 33686018 50529027 50529027 50528770 2)
		(33686019 50463234 33686274 33686274 50463234 50528770 3)
		(33686275 33686018 50463490 33686274 50528771 33751810 2)
		(33686275 33686018 50463491 33686018 50528770 33751554 2)
	)
	(_model . Instruction_BufferTB 3 -1)
)
I 000051 55 1190          1701738613902 Behavioral
(_unit VHDL(instruction_decoder 0 6(behavioral 1 16))
	(_version vef)
	(_time 1701738613903 2023.12.04 20:10:13)
	(_source(\../src/instruction_decoder.vhd\(\../src/instr_dcd.vhd\)))
	(_parameters dbg tan)
	(_code dd89858fdc8b8acadad9cf8689dbdedad9dbd4db8b)
	(_coverage d)
	(_ent
		(_time 1701469507624)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 8(_array -1((_dto i 24 i 0)))))
		(_port(_int input_instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int reg_index1 1 0 9(_ent(_out))))
		(_port(_int reg_index2 1 0 10(_ent(_out))))
		(_port(_int reg_index3 1 0 11(_ent(_out))))
		(_port(_int write_index 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 1 18(_prcs(_simple)(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 841           1701733405657 Behavioral
(_unit VHDL(mux_128bit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701733405658 2023.12.04 18:43:25)
	(_source(\../src/mux_128bit.vhd\))
	(_parameters dbg tan)
	(_code f9fba5a8f5afa5ecaef3e8a6aafaf1fffbfff0fefd)
	(_coverage d)
	(_ent
		(_time 1701408247960)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int data_in_0 0 0 9(_ent(_in))))
		(_port(_int data_in_1 0 0 10(_ent(_in))))
		(_port(_int ctrl -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 11092         1701750097362 Behavioral
(_unit VHDL(register_file 0 17(behavioral 0 1))
	(_version vef)
	(_time 1701750097363 2023.12.04 23:21:37)
	(_source(\../src/reg_file.vhd\))
	(_parameters dbg tan)
	(_code 0b5a0d0d5c5c581d075e18505e0d0e0c090e5d0d0d)
	(_coverage d)
	(_ent
		(_time 1701572400403)
	)
	(_object
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in))))
		(_port(_int write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 25(_array -1((_dto i 4 i 0)))))
		(_port(_int read1 0 0 25(_ent(_in))))
		(_port(_int read2 0 0 26(_ent(_in))))
		(_port(_int read3 0 0 27(_ent(_in))))
		(_port(_int write 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 29(_array -1((_dto i 127 i 0)))))
		(_port(_int write_data 1 0 29(_ent(_in))))
		(_port(_int read1_data 1 0 30(_ent(_out))))
		(_port(_int read2_data 1 0 31(_ent(_out))))
		(_port(_int read3_data 1 0 32(_ent(_out))))
		(_port(_int reg_content_en -1 0 34(_ent(_in))))
		(_port(_int reg_content -2 0 35(_ent(_out))))
		(_sig(_int registers -2 0 3(_arch(_uni))))
		(_prcs
			(read(_arch 0 0 8(_prcs(_simple)(_trgt(8)(9)(10))(_sens(3)(4)(5)(6)(7))(_mon)(_read(13)(2)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(13))(_sens(0)(1)(2))(_mon)(_read(6)(7)))))
			(output_to_file(_arch 2 0 59(_prcs(_simple)(_trgt(12))(_sens(11)(12))(_read(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.register_file_data_types.register_set(1 register_set)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(.(register_file_data_types))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000055 55 588 1701572323017 register_file_data_types
(_unit VHDL(register_file_data_types 0 5(register_file_data_types 0 9))
	(_version vef)
	(_time 1701743197691 2023.12.04 21:26:37)
	(_source(\../src/reg_file.vhd\))
	(_parameters dbg tan)
	(_code 42141340451511544b4c5119174447454047144444)
	(_coverage d)
	(_ent
		(_time 1701572323017)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~15 0 6(_array -1((_dto i 127 i 0)))))
		(_type(_int register_set 0 6(_array 0((_dto i 31 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 3037          1701414784909 Behavioral
(_unit VHDL(simple_register 0 5(behavioral 0 20))
	(_version vef)
	(_time 1701414784910 2023.12.01 02:13:04)
	(_source(\../src/ID_EX_reg.vhd\))
	(_parameters tan)
	(_code 82d0828c89d5829580d7c1d8d687d4858084878485)
	(_ent
		(_time 1701414784905)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int r1_data 0 0 9(_ent(_in))))
		(_port(_int r2_data 0 0 10(_ent(_in))))
		(_port(_int r3_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 12(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 12(_ent(_in))))
		(_port(_int r1_data_out 0 0 13(_ent(_out))))
		(_port(_int r2_data_out 0 0 14(_ent(_out))))
		(_port(_int r3_data_out 0 0 15(_ent(_out))))
		(_port(_int instruction_out 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 21(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_r1_data 2 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r2_data 2 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r3_data 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 24(_array -1((_dto i 24 i 0)))))
		(_sig(_int reg_instruction 3 0 24(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(10)(11)(12)(13))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((r1_data_out)(reg_r1_data)))(_trgt(6))(_sens(10)))))
			(line__42(_arch 2 0 42(_assignment(_alias((r2_data_out)(reg_r2_data)))(_trgt(7))(_sens(11)))))
			(line__43(_arch 3 0 43(_assignment(_alias((r3_data_out)(reg_r3_data)))(_trgt(8))(_sens(12)))))
			(line__44(_arch 4 0 44(_assignment(_alias((instruction_out)(reg_instruction)))(_trgt(9))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Behavioral 5 -1)
)
V 000051 55 2148          1701412325466 Behavioral
(_unit VHDL(your_entity 0 7(behavioral 0 24))
	(_version vef)
	(_time 1701412325467 2023.12.01 01:32:05)
	(_source(\../src/ALU_mux.vhd\))
	(_parameters tan)
	(_code 55570f56060304425455130f0153005251535c5251)
	(_ent
		(_time 1701412325464)
	)
	(_inst mux_inst_0 0 27(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r1_data))
			((data_in_1)(EX_r1_data))
			((ctrl)(ctrl_0))
			((data_out)(mux_out_0))
		)
	)
	(_inst mux_inst_1 0 35(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r2_data))
			((data_in_1)(EX_r2_data))
			((ctrl)(ctrl_1))
			((data_out)(mux_out_1))
		)
	)
	(_inst mux_inst_2 0 43(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r3_data))
			((data_in_1)(EX_r3_data))
			((ctrl)(ctrl_2))
			((data_out)(mux_out_2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int ID_r1_data 0 0 9(_ent(_in))))
		(_port(_int EX_r1_data 0 0 10(_ent(_in))))
		(_port(_int ID_r2_data 0 0 11(_ent(_in))))
		(_port(_int EX_r2_data 0 0 12(_ent(_in))))
		(_port(_int ID_r3_data 0 0 13(_ent(_in))))
		(_port(_int EX_r3_data 0 0 14(_ent(_in))))
		(_port(_int ctrl_0 -1 0 15(_ent(_in))))
		(_port(_int ctrl_1 -1 0 16(_ent(_in))))
		(_port(_int ctrl_2 -1 0 17(_ent(_in))))
		(_port(_int data_out_0 0 0 18(_ent(_out))))
		(_port(_int data_out_1 0 0 19(_ent(_out))))
		(_port(_int data_out_2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 25(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux_out_0 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_1 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_2 1 0 25(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((data_out_0)(mux_out_0)))(_trgt(9))(_sens(12)))))
			(line__52(_arch 1 0 52(_assignment(_alias((data_out_1)(mux_out_1)))(_trgt(10))(_sens(13)))))
			(line__53(_arch 2 0 53(_assignment(_alias((data_out_2)(mux_out_2)))(_trgt(11))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 3862          1701769749204 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701769749205 2023.12.05 04:49:09)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 1e4c1e1918484f081f194c1b0b444e184d191b181f184d)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{33~downto~0}~13 0 44(_array -1((_dto i 33 i 0)))))
		(_var(_int tmp_ovfi 10 0 44(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 46(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 11 0 46(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~135 0 47(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 12 0 47(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 48(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 13 0 48(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~139 0 49(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 14 0 49(_prcs 0)))
		(_var(_int tmp_int -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 15 0 51(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 52(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 16 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1313 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 17 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1315 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 18 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 19 0 55(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4109          1701769947936 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701769947937 2023.12.05 04:52:27)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 6c3e646c6c3a3d7a6d6b3e6e79363c6a3f6b696a6d6a3f)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{32~downto~0}~13 0 45(_array -1((_dto i 32 i 0)))))
		(_var(_int tmp_ovfi 10 0 45(_prcs 0)))
		(_type(_int ~SIGNED{64~downto~0}~13 0 46(_array -1((_dto i 64 i 0)))))
		(_var(_int tmp_ovfl 11 0 46(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 47(_array -1((_dto i 31 i 0)))))
		(_var(_int zeroi 12 0 47(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 49(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 13 0 49(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~137 0 50(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 14 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 15 0 51(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1311 0 52(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 16 0 52(_prcs 0)))
		(_var(_int tmp_int -2 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1313 0 55(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 18 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1315 0 56(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 19 0 56(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 57(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 20 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 58(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 21 0 58(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701772897180 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701772897181 2023.12.05 05:41:37)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code df8dd78dda898ec9ded88d8eca858fd98cd8dad9ded98c)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701773228874 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701773228875 2023.12.05 05:47:08)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 86d58e88d3d0d7908781d68593dcd680d58183808780d5)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701773498737 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701773498738 2023.12.05 05:51:38)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code b9bfbfede3efe8afb8bee9eface3e9bfeabebcbfb8bfea)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701773669816 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701773669817 2023.12.05 05:54:29)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code ffa8fdaffaa9aee9fef8a8adeaa5aff9acf8faf9fef9ac)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701774416781 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701774416782 2023.12.05 06:06:56)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code c9cfc19c939f98dfc8ce9e9bdc9399cf9acecccfc8cf9a)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701776247301 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701776247302 2023.12.05 06:37:27)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 4c1c454e4c1a1d5a4d4b1b1e59161c4a1f4b494a4d4a1f)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701776898478 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701776898479 2023.12.05 06:48:18)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code ffacf9affaa9aee9fef8a8aceaa5aff9acf8faf9fef9ac)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4760          1701777055815 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701777055816 2023.12.05 06:50:55)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code 8f8ddb818ad9de998e88d8dc9ad5df89dc888a898e89dc)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
V 000055 55 597 1701569123871 instruction_buffer_array
(_unit VHDL(instruction_buffer_array 0 5(instruction_buffer_array 0 9))
	(_version vef)
	(_time 1701998870917 2023.12.07 20:27:50)
	(_source(\../src/IF_stage.vhd\))
	(_parameters dbg tan)
	(_code 1b1e401c1c4d4c0c1f1509404f1d181c1f1d121d4d)
	(_coverage d)
	(_ent
		(_time 1701569123871)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~15 0 6(_array -1((_dto i 24 i 0)))))
		(_type(_int instruction_buffer_array 0 6(_array 0((_to i 0 i 63)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 4900          1701998870933 Behavioral
(_unit VHDL(instruction_buffer 0 16(behavioral 0 31))
	(_version vef)
	(_time 1701998870934 2023.12.07 20:27:50)
	(_source(\../src/IF_stage.vhd\))
	(_parameters dbg tan)
	(_code 2b2e702f2c7d7c3c2c2d39707f2d282c2f2d222d7d)
	(_coverage d)
	(_ent
		(_time 1701569735618)
	)
	(_object
		(_port(_int clk -1 0 18(_ent(_in)(_event))))
		(_port(_int rst -1 0 19(_ent(_in))))
		(_port(_int load_IB -2 0 20(_ent(_in))))
		(_port(_int load_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 24(_array -1((_dto i 24 i 0)))))
		(_port(_int IF_ID_Register 0 0 24(_ent(_out))))
		(_sig(_int buffer_array -2 0 34(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~63~13 0 35(_scalar (_to i 0 i 63))))
		(_sig(_int pc 1 0 35(_arch(_uni((i 0))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(1 instruction_buffer_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 11092         1701998870986 Behavioral
(_unit VHDL(register_file 0 17(behavioral 0 1))
	(_version vef)
	(_time 1701998870987 2023.12.07 20:27:50)
	(_source(\../src/reg_file.vhd\))
	(_parameters dbg tan)
	(_code 5a5e0a590e0d094c560f49010f5c5f5d585f0c5c5c)
	(_coverage d)
	(_ent
		(_time 1701572400403)
	)
	(_object
		(_port(_int clk -1 0 19(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in))))
		(_port(_int write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 25(_array -1((_dto i 4 i 0)))))
		(_port(_int read1 0 0 25(_ent(_in))))
		(_port(_int read2 0 0 26(_ent(_in))))
		(_port(_int read3 0 0 27(_ent(_in))))
		(_port(_int write 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 29(_array -1((_dto i 127 i 0)))))
		(_port(_int write_data 1 0 29(_ent(_in))))
		(_port(_int read1_data 1 0 30(_ent(_out))))
		(_port(_int read2_data 1 0 31(_ent(_out))))
		(_port(_int read3_data 1 0 32(_ent(_out))))
		(_port(_int reg_content_en -1 0 34(_ent(_in))))
		(_port(_int reg_content -2 0 35(_ent(_out))))
		(_sig(_int registers -2 0 3(_arch(_uni))))
		(_prcs
			(read(_arch 0 0 8(_prcs(_simple)(_trgt(8)(9)(10))(_sens(3)(4)(5)(6)(7))(_mon)(_read(2)(13)))))
			(line__33(_arch 1 0 33(_prcs(_simple)(_trgt(13))(_sens(0)(1)(2))(_mon)(_read(6)(7)))))
			(output_to_file(_arch 2 0 59(_prcs(_simple)(_trgt(12))(_sens(11)(12))(_read(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.register_file_data_types.register_set(1 register_set)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (13)
	)
	(_use(ieee(std_logic_1164))(.(register_file_data_types))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 841           1701998871035 Behavioral
(_unit VHDL(mux_128bit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701998871036 2023.12.07 20:27:51)
	(_source(\../src/mux_128bit.vhd\))
	(_parameters dbg tan)
	(_code 898c8f8685dfd59cde8398d6da8a818f8b8f808e8d)
	(_coverage d)
	(_ent
		(_time 1701408247960)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int data_in_0 0 0 9(_ent(_in))))
		(_port(_int data_in_1 0 0 10(_ent(_in))))
		(_port(_int ctrl -1 0 11(_ent(_in))))
		(_port(_int data_out 0 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2164          1701998871074 Behavioral
(_unit VHDL(alu_mux 0 7(behavioral 0 24))
	(_version vef)
	(_time 1701998871075 2023.12.07 20:27:51)
	(_source(\../src/ALU_mux.vhd\))
	(_parameters dbg tan)
	(_code a8adfbfff3fef9bdfdabecf3fcafa0aea9aefbafad)
	(_coverage d)
	(_ent
		(_time 1701463494530)
	)
	(_inst mux_inst_0 0 27(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r1_data))
			((data_in_1)(EX_r1_data))
			((ctrl)(ctrl_0))
			((data_out)(mux_out_0))
		)
	)
	(_inst mux_inst_1 0 35(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r2_data))
			((data_in_1)(EX_r2_data))
			((ctrl)(ctrl_1))
			((data_out)(mux_out_1))
		)
	)
	(_inst mux_inst_2 0 43(_ent . mux_128bit)
		(_port
			((data_in_0)(ID_r3_data))
			((data_in_1)(EX_r3_data))
			((ctrl)(ctrl_2))
			((data_out)(mux_out_2))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int ID_r1_data 0 0 9(_ent(_in))))
		(_port(_int EX_r1_data 0 0 10(_ent(_in))))
		(_port(_int ID_r2_data 0 0 11(_ent(_in))))
		(_port(_int EX_r2_data 0 0 12(_ent(_in))))
		(_port(_int ID_r3_data 0 0 13(_ent(_in))))
		(_port(_int EX_r3_data 0 0 14(_ent(_in))))
		(_port(_int ctrl_0 -1 0 15(_ent(_in))))
		(_port(_int ctrl_1 -1 0 16(_ent(_in))))
		(_port(_int ctrl_2 -1 0 17(_ent(_in))))
		(_port(_int data_out_0 0 0 18(_ent(_out))))
		(_port(_int data_out_1 0 0 19(_ent(_out))))
		(_port(_int data_out_2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 25(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux_out_0 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_1 1 0 25(_arch(_uni))))
		(_sig(_int mux_out_2 1 0 25(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((data_out_0)(mux_out_0)))(_trgt(9))(_sens(12)))))
			(line__52(_arch 1 0 52(_assignment(_alias((data_out_1)(mux_out_1)))(_trgt(10))(_sens(13)))))
			(line__53(_arch 2 0 53(_assignment(_alias((data_out_2)(mux_out_2)))(_trgt(11))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 4760          1701998871128 Behavioral
(_unit VHDL(alu 0 7(behavioral 0 17))
	(_version vef)
	(_time 1701998871129 2023.12.07 20:27:51)
	(_source(\../src/ALU_main.vhd\))
	(_parameters dbg tan)
	(_code e6e3b5b5b3b0b7f0e7e1b1b5f3bcb6e0b5e1e3e0e7e0b5)
	(_coverage d)
	(_ent
		(_time 1698617484316)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int input1 1 0 10(_ent(_in))))
		(_port(_int input2 1 0 11(_ent(_in))))
		(_port(_int input3 1 0 12(_ent(_in))))
		(_port(_int output 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_var(_int result_temp 2 0 36(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_var(_int operation_type 3 0 37(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_var(_int operation_R3 4 0 38(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_var(_int operation_R4 5 0 39(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_var(_int temp_rs2 6 0 40(_prcs 0)))
		(_var(_int temp_rs3 6 0 40(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_rs1 7 0 41(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int long_rs2 8 0 42(_prcs 0)))
		(_var(_int long_rs3 8 0 42(_prcs 0)))
		(_type(_int ~SIGNED{63~downto~0}~13 0 43(_array -1((_dto i 63 i 0)))))
		(_var(_int long_rs1 9 0 43(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~133 0 45(_array -1((_dto i 31 i 0)))))
		(_cnst(_int zeroi 10 0 45(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{63~downto~0}~135 0 46(_array -1((_dto i 63 i 0)))))
		(_cnst(_int zerol 11 0 46(_prcs 0((_others(i 2))))))
		(_type(_int ~SIGNED{31~downto~0}~137 0 47(_array -1((_dto i 31 i 0)))))
		(_cnst(_int max_signed_int 12 0 47(_prcs 0(_string \"01111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{31~downto~0}~139 0 48(_array -1((_dto i 31 i 0)))))
		(_cnst(_int min_signed_int 13 0 48(_prcs 0(_string \"10000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{63~downto~0}~1311 0 49(_array -1((_dto i 63 i 0)))))
		(_cnst(_int max_signed_long 14 0 49(_prcs 0(_string \"0111111111111111111111111111111111111111111111111111111111111111"\))))
		(_type(_int ~SIGNED{63~downto~0}~1313 0 50(_array -1((_dto i 63 i 0)))))
		(_cnst(_int min_signed_long 15 0 50(_prcs 0(_string \"1000000000000000000000000000000000000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 53(_array -1((_dto i 2 i 0)))))
		(_var(_int tmp_3bit 16 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 54(_array -1((_dto i 127 i 0)))))
		(_var(_int tmp_reg 17 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 55(_array -1((_dto i 31 i 0)))))
		(_var(_int zero_word 18 0 55(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1321 0 56(_array -1((_dto i 3 i 0)))))
		(_var(_int tmp_4bit 19 0 56(_prcs 0)))
		(_var(_int tmp_int -2 0 57(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_var(_int tmp_5bit 20 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 59(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW1 21 0 59(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1325 0 60(_array -1((_dto i 15 i 0)))))
		(_var(_int tmp_HW2 22 0 60(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1327 0 61(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W1 23 0 61(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1329 0 62(_array -1((_dto i 31 i 0)))))
		(_var(_int tmp_W2 24 0 62(_prcs 0)))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturate_value_int 1 0 19(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(2)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1190          1701998871215 Behavioral
(_unit VHDL(instruction_decoder 0 6(behavioral 1 16))
	(_version vef)
	(_time 1701998871216 2023.12.07 20:27:51)
	(_source(\../src/instruction_decoder.vhd\(\../src/instr_dcd.vhd\)))
	(_parameters dbg tan)
	(_code 34316e31656263233330266f6032373330323d3262)
	(_coverage d)
	(_ent
		(_time 1701469507624)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 8(_array -1((_dto i 24 i 0)))))
		(_port(_int input_instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int reg_index1 1 0 9(_ent(_out))))
		(_port(_int reg_index2 1 0 10(_ent(_out))))
		(_port(_int reg_index3 1 0 11(_ent(_out))))
		(_port(_int write_index 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 1 18(_prcs(_simple)(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2278          1701998871277 Behavioral
(_unit VHDL(ex_wb_reg 0 5(behavioral 0 17))
	(_version vef)
	(_time 1701998871278 2023.12.07 20:27:51)
	(_source(\../src/EX_WB_reg.vhd\))
	(_parameters dbg tan)
	(_code 8386d58c88d78194868191da848481858685848586)
	(_coverage d)
	(_ent
		(_time 1701561734097)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction_in 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10(_array -1((_dto i 127 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int register_out 2 0 11(_ent(_out))))
		(_port(_int instruction_out 0 0 12(_ent(_out))))
		(_port(_int data_out 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 18(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_data 3 0 18(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_index 4 0 19(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 20(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruct 5 0 20(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0)(1))(_read(2)(3)))))
			(line__34(_arch 1 0 34(_assignment(_alias((data_out)(reg_data)))(_trgt(6))(_sens(7)))))
			(line__35(_arch 2 0 35(_assignment(_alias((register_out)(reg_index)))(_trgt(4))(_sens(8)))))
			(line__36(_arch 3 0 36(_assignment(_alias((instruction_out)(instruct)))(_trgt(5))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Behavioral 4 -1)
)
V 000049 55 1169          1701998871325 dataflow
(_unit VHDL(data_forwarding 0 5(dataflow 0 19))
	(_version vef)
	(_time 1701998871326 2023.12.07 20:27:51)
	(_source(\../src/data_fowarding.vhd\))
	(_parameters dbg tan)
	(_code b1b4e6e5b1e7e1a7b3e0f7ebe6b7e7b6b3b6b6b7b0)
	(_coverage d)
	(_ent
		(_time 1701575606559)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int r1 0 0 7(_ent(_in))))
		(_port(_int r2 0 0 8(_ent(_in))))
		(_port(_int r3 0 0 9(_ent(_in))))
		(_port(_int w1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 11(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 11(_ent(_in))))
		(_port(_int instruction_EX 1 0 12(_ent(_in))))
		(_port(_int alu_sel1 -1 0 13(_ent(_out))))
		(_port(_int alu_sel2 -1 0 14(_ent(_out))))
		(_port(_int alu_sel3 -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(6)(7)(8))(_sens(4)(5))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
		(33686018)
		(515)
		(50529027)
	)
	(_model . dataflow 1 -1)
)
V 000051 55 3595          1701998871366 Behavioral
(_unit VHDL(ex_stage 0 5(behavioral 0 25))
	(_version vef)
	(_time 1701998871367 2023.12.07 20:27:51)
	(_source(\../src/EX_stage.vhd\))
	(_parameters dbg tan)
	(_code e0e5b6b2e8b4e2f7e6e0f4bab0e6e7e6e5e6e5e7e8)
	(_coverage d)
	(_ent
		(_time 1701577257142)
	)
	(_comp
		(ALU
			(_object
				(_port(_int instruction 4 0 32(_ent (_in))))
				(_port(_int input1 5 0 33(_ent (_in))))
				(_port(_int input2 5 0 34(_ent (_in))))
				(_port(_int input3 5 0 35(_ent (_in))))
				(_port(_int output 5 0 36(_ent (_out))))
			)
		)
		(ALU_mux
			(_object
				(_port(_int ID_r1_data 6 0 42(_ent (_in))))
				(_port(_int EX_r1_data 6 0 43(_ent (_in))))
				(_port(_int ID_r2_data 6 0 44(_ent (_in))))
				(_port(_int EX_r2_data 6 0 45(_ent (_in))))
				(_port(_int ID_r3_data 6 0 46(_ent (_in))))
				(_port(_int EX_r3_data 6 0 47(_ent (_in))))
				(_port(_int ctrl_0 -1 0 48(_ent (_in))))
				(_port(_int ctrl_1 -1 0 49(_ent (_in))))
				(_port(_int ctrl_2 -1 0 50(_ent (_in))))
				(_port(_int data_out_0 6 0 51(_ent (_out))))
				(_port(_int data_out_1 6 0 52(_ent (_out))))
				(_port(_int data_out_2 6 0 53(_ent (_out))))
			)
		)
	)
	(_inst ALU_inst 0 58(_comp ALU)
		(_port
			((instruction)(instruction))
			((input1)(mux_out0))
			((input2)(mux_out1))
			((input3)(mux_out2))
			((output)(ALU_out))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ALU_mux_inst 0 67(_comp ALU_mux)
		(_port
			((ID_r1_data)(ID_data1))
			((EX_r1_data)(data_fwd))
			((ID_r2_data)(ID_data2))
			((EX_r2_data)(data_fwd))
			((ID_r3_data)(ID_data3))
			((EX_r3_data)(data_fwd))
			((ctrl_0)(sel0))
			((ctrl_1)(sel1))
			((ctrl_2)(sel2))
			((data_out_0)(mux_out0))
			((data_out_1)(mux_out1))
			((data_out_2)(mux_out2))
		)
		(_use(_ent . ALU_mux)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 7(_array -1((_dto i 127 i 0)))))
		(_port(_int ID_data1 0 0 7(_ent(_in))))
		(_port(_int ID_data2 0 0 8(_ent(_in))))
		(_port(_int ID_data3 0 0 9(_ent(_in))))
		(_port(_int fwd_data 0 0 10(_ent(_in))))
		(_port(_int sel0 -1 0 13(_ent(_in))))
		(_port(_int sel1 -1 0 14(_ent(_in))))
		(_port(_int sel2 -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 16(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int write_index_in 2 0 17(_ent(_in))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int instruction_out 1 0 20(_ent(_out))))
		(_port(_int write_index_out 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 26(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux_out0 3 0 26(_arch(_uni))))
		(_sig(_int mux_out1 3 0 27(_arch(_uni))))
		(_sig(_int mux_out2 3 0 28(_arch(_uni))))
		(_sig(_int data_fwd 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 33(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 42(_array -1((_dto i 127 i 0)))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_alias((write_index_out)(write_index_in)))(_trgt(11))(_sens(8)))))
			(line__85(_arch 1 0 85(_assignment(_alias((data_fwd)(fwd_data)))(_trgt(15))(_sens(3)))))
			(line__86(_arch 2 0 86(_assignment(_alias((instruction_out)(instruction)))(_trgt(10))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 4338          1701998871406 Behavioral
(_unit VHDL(id_ex_reg 0 5(behavioral 0 29))
	(_version vef)
	(_time 1701998871407 2023.12.07 20:27:51)
	(_source(\../src/ID_EX_reg.vhd\))
	(_parameters dbg tan)
	(_code 00055d060454021601021859070702060506070609)
	(_coverage d)
	(_ent
		(_time 1701470451688)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9(_array -1((_dto i 127 i 0)))))
		(_port(_int r1_data 0 0 9(_ent(_in))))
		(_port(_int r2_data 0 0 10(_ent(_in))))
		(_port(_int r3_data 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 12(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int r1_index 2 0 13(_ent(_in))))
		(_port(_int r2_index 2 0 14(_ent(_in))))
		(_port(_int r3_index 2 0 15(_ent(_in))))
		(_port(_int w1_index 2 0 16(_ent(_in))))
		(_port(_int r1_data_out 0 0 18(_ent(_out))))
		(_port(_int r2_data_out 0 0 19(_ent(_out))))
		(_port(_int r3_data_out 0 0 20(_ent(_out))))
		(_port(_int r1_index_out 2 0 21(_ent(_out))))
		(_port(_int r2_index_out 2 0 22(_ent(_out))))
		(_port(_int r3_index_out 2 0 23(_ent(_out))))
		(_port(_int w1_index_out 2 0 24(_ent(_out))))
		(_port(_int instruction_out 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 30(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_r1_data 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r2_data 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r3_data 3 0 32(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 33(_array -1((_dto i 24 i 0)))))
		(_sig(_int reg_instruction 4 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_r1_index 5 0 34(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r2_index 5 0 35(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_r3_index 5 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_w1_index 5 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1))(_read(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__62(_arch 1 0 62(_assignment(_alias((r1_data_out)(reg_r1_data)))(_trgt(10))(_sens(18)))))
			(line__63(_arch 2 0 63(_assignment(_alias((r2_data_out)(reg_r2_data)))(_trgt(11))(_sens(19)))))
			(line__64(_arch 3 0 64(_assignment(_alias((r3_data_out)(reg_r3_data)))(_trgt(12))(_sens(20)))))
			(line__65(_arch 4 0 65(_assignment(_alias((r1_index_out)(reg_r1_index)))(_trgt(13))(_sens(22)))))
			(line__66(_arch 5 0 66(_assignment(_alias((r2_index_out)(reg_r2_index)))(_trgt(14))(_sens(23)))))
			(line__67(_arch 6 0 67(_assignment(_alias((r3_index_out)(reg_r3_index)))(_trgt(15))(_sens(24)))))
			(line__68(_arch 7 0 68(_assignment(_alias((w1_index_out)(reg_w1_index)))(_trgt(16))(_sens(25)))))
			(line__69(_arch 8 0 69(_assignment(_alias((instruction_out)(reg_instruction)))(_trgt(17))(_sens(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 9 -1)
)
V 000051 55 4887          1701998871503 Behavioral
(_unit VHDL(id_stage 0 7(behavioral 0 29))
	(_version vef)
	(_time 1701998871504 2023.12.07 20:27:51)
	(_source(\../src/ID_stage.vhd\))
	(_parameters dbg tan)
	(_code 6d68306d3d396f7a686f79373d6b6a6b686b646b69)
	(_coverage d)
	(_ent
		(_time 1701572675049)
	)
	(_comp
		(Register_File
			(_object
				(_port(_int clk -1 0 39(_ent (_in))))
				(_port(_int rst -1 0 40(_ent (_in))))
				(_port(_int write_en -1 0 41(_ent (_in))))
				(_port(_int read1 5 0 42(_ent (_in))))
				(_port(_int read2 5 0 43(_ent (_in))))
				(_port(_int read3 5 0 44(_ent (_in))))
				(_port(_int write 5 0 45(_ent (_in))))
				(_port(_int write_data 6 0 46(_ent (_in))))
				(_port(_int read1_data 6 0 47(_ent (_out))))
				(_port(_int read2_data 6 0 48(_ent (_out))))
				(_port(_int read3_data 6 0 49(_ent (_out))))
				(_port(_int reg_content_en -1 0 50(_ent (_in))))
				(_port(_int reg_content -2 0 51(_ent (_out))))
			)
		)
		(Instruction_Decoder
			(_object
				(_port(_int input_instruction 7 0 57(_ent (_in))))
				(_port(_int reg_index1 8 0 58(_ent (_out))))
				(_port(_int reg_index2 8 0 59(_ent (_out))))
				(_port(_int reg_index3 8 0 60(_ent (_out))))
				(_port(_int write_index 8 0 61(_ent (_out))))
			)
		)
	)
	(_inst register_file_instance 0 66(_comp Register_File)
		(_port
			((clk)(clk))
			((rst)(rst))
			((write_en)(write_en))
			((read1)(reg_index1))
			((read2)(reg_index2))
			((read3)(reg_index3))
			((write)(write_index_in))
			((write_data)(write_data))
			((read1_data)(reg_read1_data))
			((read2_data)(reg_read2_data))
			((read3_data)(reg_read3_data))
			((reg_content_en)(reg_content_en))
			((reg_content)(reg_content))
		)
		(_use(_ent . Register_File)
		)
	)
	(_inst instruction_decoder_instance 0 84(_comp Instruction_Decoder)
		(_port
			((input_instruction)(input_instruction))
			((reg_index1)(reg_index1))
			((reg_index2)(reg_index2))
			((reg_index3)(reg_index3))
			((write_index)(write_index_out))
		)
		(_use(_ent . Instruction_Decoder)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in))))
		(_port(_int write_en -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 12(_array -1((_dto i 24 i 0)))))
		(_port(_int input_instruction 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int write_index_in 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 14(_array -1((_dto i 127 i 0)))))
		(_port(_int write_data 2 0 14(_ent(_in))))
		(_port(_int reg_content_en -1 0 15(_ent(_in))))
		(_port(_int read1_data 2 0 17(_ent(_out))))
		(_port(_int read2_data 2 0 18(_ent(_out))))
		(_port(_int read3_data 2 0 19(_ent(_out))))
		(_port(_int read_index_out1 1 0 20(_ent(_out))))
		(_port(_int read_index_out2 1 0 21(_ent(_out))))
		(_port(_int read_index_out3 1 0 22(_ent(_out))))
		(_port(_int output_instruction 0 0 23(_ent(_out))))
		(_port(_int reg_content -2 0 24(_ent(_out))))
		(_port(_int write_index_out 1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 30(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_read1_data 3 0 30(_arch(_uni))))
		(_sig(_int reg_read2_data 3 0 31(_arch(_uni))))
		(_sig(_int reg_read3_data 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_index1 4 0 33(_arch(_uni))))
		(_sig(_int reg_index2 4 0 34(_arch(_uni))))
		(_sig(_int reg_index3 4 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 57(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 58(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((read1_data)(reg_read1_data)))(_trgt(7))(_sens(16)))))
			(line__95(_arch 1 0 95(_assignment(_alias((read2_data)(reg_read2_data)))(_trgt(8))(_sens(17)))))
			(line__96(_arch 2 0 96(_assignment(_alias((read3_data)(reg_read3_data)))(_trgt(9))(_sens(18)))))
			(line__97(_arch 3 0 97(_assignment(_alias((read_index_out1)(reg_index1)))(_trgt(10))(_sens(19)))))
			(line__98(_arch 4 0 98(_assignment(_alias((read_index_out2)(reg_index2)))(_trgt(11))(_sens(20)))))
			(line__99(_arch 5 0 99(_assignment(_alias((read_index_out3)(reg_index3)))(_trgt(12))(_sens(21)))))
			(line__100(_arch 6 0 100(_assignment(_alias((output_instruction)(input_instruction)))(_trgt(13))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.register_file_data_types.register_set(1 register_set)))
	)
	(_use(ieee(std_logic_1164))(.(register_file_data_types))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
V 000051 55 1194          1701998871559 Behavioral
(_unit VHDL(if_id_reg 0 5(behavioral 1 15))
	(_version vef)
	(_time 1701998871560 2023.12.07 20:27:51)
	(_source(\../src/ID_IF_reg.vhd\(\../src/IF_ID_reg.vhd\)))
	(_parameters dbg tan)
	(_code 9c99c193c9c89e8a94ce88c59b9b9e9a999a9b9a95)
	(_coverage d)
	(_ent
		(_time 1701415078320)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 9(_array -1((_dto i 24 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 1 16(_array -1((_dto i 24 i 0)))))
		(_sig(_int reg_data 1 1 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 1 18(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__29(_arch 1 1 29(_assignment(_alias((data_out)(reg_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 11777         1701998871620 structural
(_unit VHDL(cpu 0 8(structural 0 20))
	(_version vef)
	(_time 1701998871621 2023.12.07 20:27:51)
	(_source(\../src/Multimedia_SPU.vhd\))
	(_parameters dbg tan)
	(_code dadf8d898b8c8bccd9dcdf8bcf8088dddadddfdcd9ddda)
	(_coverage d)
	(_ent
		(_time 1701572866136)
	)
	(_comp
		(Instruction_Buffer
			(_object
				(_port(_int clk -1 0 79(_ent (_in))))
				(_port(_int rst -1 0 80(_ent (_in))))
				(_port(_int load_IB -2 0 81(_ent (_in))))
				(_port(_int load_en -1 0 82(_ent (_in))))
				(_port(_int IF_ID_Register 3 0 83(_ent (_out))))
			)
		)
		(IF_ID_reg
			(_object
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int reset -1 0 91(_ent (_in))))
				(_port(_int data_in 4 0 92(_ent (_in))))
				(_port(_int data_out 4 0 93(_ent (_out))))
			)
		)
		(ID_stage
			(_object
				(_port(_int clk -1 0 100(_ent (_in))))
				(_port(_int rst -1 0 101(_ent (_in))))
				(_port(_int write_en -1 0 102(_ent (_in))))
				(_port(_int input_instruction 5 0 103(_ent (_in))))
				(_port(_int write_index_in 6 0 104(_ent (_in))))
				(_port(_int write_data 7 0 105(_ent (_in))))
				(_port(_int read1_data 7 0 106(_ent (_out))))
				(_port(_int read2_data 7 0 107(_ent (_out))))
				(_port(_int read3_data 7 0 108(_ent (_out))))
				(_port(_int read_index_out1 6 0 109(_ent (_out))))
				(_port(_int read_index_out2 6 0 110(_ent (_out))))
				(_port(_int read_index_out3 6 0 111(_ent (_out))))
				(_port(_int output_instruction 5 0 112(_ent (_out))))
				(_port(_int write_index_out 6 0 113(_ent (_out))))
				(_port(_int reg_content_en -1 0 114(_ent (_in))))
				(_port(_int reg_content -3 0 115(_ent (_out))))
			)
		)
		(ID_EX_reg
			(_object
				(_port(_int clk -1 0 121(_ent (_in))))
				(_port(_int reset -1 0 122(_ent (_in))))
				(_port(_int r1_data 8 0 123(_ent (_in))))
				(_port(_int r2_data 8 0 124(_ent (_in))))
				(_port(_int r3_data 8 0 125(_ent (_in))))
				(_port(_int instruction 9 0 126(_ent (_in))))
				(_port(_int r1_index 10 0 127(_ent (_in))))
				(_port(_int r2_index 10 0 128(_ent (_in))))
				(_port(_int r3_index 10 0 129(_ent (_in))))
				(_port(_int w1_index 10 0 130(_ent (_in))))
				(_port(_int r1_data_out 8 0 132(_ent (_out))))
				(_port(_int r2_data_out 8 0 133(_ent (_out))))
				(_port(_int r3_data_out 8 0 134(_ent (_out))))
				(_port(_int r1_index_out 10 0 135(_ent (_out))))
				(_port(_int r2_index_out 10 0 136(_ent (_out))))
				(_port(_int r3_index_out 10 0 137(_ent (_out))))
				(_port(_int w1_index_out 10 0 138(_ent (_out))))
				(_port(_int instruction_out 9 0 139(_ent (_out))))
			)
		)
		(EX_stage
			(_object
				(_port(_int ID_data1 11 0 147(_ent (_in))))
				(_port(_int ID_data2 11 0 148(_ent (_in))))
				(_port(_int ID_data3 11 0 149(_ent (_in))))
				(_port(_int fwd_data 11 0 150(_ent (_in))))
				(_port(_int sel0 -1 0 151(_ent (_in))))
				(_port(_int sel1 -1 0 152(_ent (_in))))
				(_port(_int sel2 -1 0 153(_ent (_in))))
				(_port(_int instruction 12 0 154(_ent (_in))))
				(_port(_int write_index_in 13 0 155(_ent (_in))))
				(_port(_int ALU_out 11 0 156(_ent (_out))))
				(_port(_int instruction_out 12 0 157(_ent (_out))))
				(_port(_int write_index_out 13 0 158(_ent (_out))))
			)
		)
		(data_forwarding
			(_object
				(_port(_int r1 14 0 168(_ent (_in))))
				(_port(_int r2 14 0 169(_ent (_in))))
				(_port(_int r3 14 0 170(_ent (_in))))
				(_port(_int w1 14 0 171(_ent (_in))))
				(_port(_int instruction 15 0 172(_ent (_in))))
				(_port(_int instruction_EX 15 0 173(_ent (_in))))
				(_port(_int alu_sel1 -1 0 174(_ent (_out))))
				(_port(_int alu_sel2 -1 0 175(_ent (_out))))
				(_port(_int alu_sel3 -1 0 176(_ent (_out))))
			)
		)
		(EX_WB_reg
			(_object
				(_port(_int clk -1 0 183(_ent (_in))))
				(_port(_int reset -1 0 184(_ent (_in))))
				(_port(_int instruction_in 16 0 185(_ent (_in))))
				(_port(_int data_in 17 0 186(_ent (_in))))
				(_port(_int register_out 18 0 187(_ent (_out))))
				(_port(_int instruction_out 16 0 188(_ent (_out))))
				(_port(_int data_out 17 0 189(_ent (_out))))
			)
		)
	)
	(_inst Instruction_Buffer_Instance 0 224(_comp Instruction_Buffer)
		(_port
			((clk)(clk))
			((rst)(rst))
			((load_IB)(instruction_input))
			((load_en)(load_en_cpu))
			((IF_ID_Register)(IF_ID_in))
		)
		(_use(_ent . Instruction_Buffer)
		)
	)
	(_inst IF_ID_reg_Instance 0 233(_comp IF_ID_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(IF_ID_in))
			((data_out)(IF_ID_out))
		)
		(_use(_ent . IF_ID_reg)
		)
	)
	(_inst ID_stage_Instance 0 241(_comp ID_stage)
		(_port
			((clk)(clk))
			((rst)(rst))
			((write_en)(write_en_logic))
			((input_instruction)(IF_ID_out))
			((write_index_in)(EX_WB_reg_index_out))
			((write_data)(EX_WB_data_out))
			((read1_data)(read1_data_buffer))
			((read2_data)(read2_data_buffer))
			((read3_data)(read3_data_buffer))
			((read_index_out1)(read_index_out1_buffer))
			((read_index_out2)(read_index_out2_buffer))
			((read_index_out3)(read_index_out3_buffer))
			((output_instruction)(ID_out))
			((write_index_out)(write_index_out_buffer))
			((reg_content_en)(reg_content_en))
			((reg_content)(reg_content))
		)
		(_use(_ent . ID_stage)
			(_port
				((clk)(clk))
				((rst)(rst))
				((write_en)(write_en))
				((input_instruction)(input_instruction))
				((write_index_in)(write_index_in))
				((write_data)(write_data))
				((reg_content_en)(reg_content_en))
				((read1_data)(read1_data))
				((read2_data)(read2_data))
				((read3_data)(read3_data))
				((read_index_out1)(read_index_out1))
				((read_index_out2)(read_index_out2))
				((read_index_out3)(read_index_out3))
				((output_instruction)(output_instruction))
				((reg_content)(reg_content))
				((write_index_out)(write_index_out))
			)
		)
	)
	(_inst ID_EX_reg_Instance 0 270(_comp ID_EX_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((r1_data)(read1_data_buffer))
			((r2_data)(read2_data_buffer))
			((r3_data)(read3_data_buffer))
			((instruction)(ID_out))
			((r1_index)(read_index_out1_buffer))
			((r2_index)(read_index_out2_buffer))
			((r3_index)(read_index_out3_buffer))
			((w1_index)(write_index_out_buffer))
			((r1_data_out)(ID_EX_r1_data))
			((r2_data_out)(ID_EX_r2_data))
			((r3_data_out)(ID_EX_r3_data))
			((r1_index_out)(ID_EX_r1_index))
			((r2_index_out)(ID_EX_r2_index))
			((r3_index_out)(ID_EX_r3_index))
			((w1_index_out)(ID_EX_w1_index))
			((instruction_out)(ID_EX_instruction_out))
		)
		(_use(_ent . ID_EX_reg)
		)
	)
	(_inst EX_stage_Instance 0 302(_comp EX_stage)
		(_port
			((ID_data1)(ID_EX_r1_data))
			((ID_data2)(ID_EX_r2_data))
			((ID_data3)(ID_EX_r3_data))
			((fwd_data)(EX_WB_data_out))
			((sel0)(alu_sel1_buffer))
			((sel1)(alu_sel2_buffer))
			((sel2)(alu_sel3_buffer))
			((instruction)(ID_EX_instruction_out))
			((write_index_in)(ID_EX_w1_index))
			((ALU_out)(ALU_out_buffer))
			((instruction_out)(EX_instruction_out))
			((write_index_out)(EX_WB_index))
		)
		(_use(_ent . EX_stage)
		)
	)
	(_inst data_forwarding_Instance 0 323(_comp data_forwarding)
		(_port
			((r1)(ID_EX_r1_index))
			((r2)(ID_EX_r2_index))
			((r3)(ID_EX_r3_index))
			((w1)(EX_WB_reg_index_out))
			((instruction)(ID_EX_instruction_out))
			((instruction_EX)(EX_WB_instruction_out))
			((alu_sel1)(alu_sel1_buffer))
			((alu_sel2)(alu_sel2_buffer))
			((alu_sel3)(alu_sel3_buffer))
		)
		(_use(_ent . data_forwarding)
		)
	)
	(_inst EX_WB_reg_Instance 0 337(_comp EX_WB_reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((instruction_in)(EX_instruction_out))
			((data_in)(ALU_out_buffer))
			((register_out)(EX_WB_reg_index_out))
			((instruction_out)(EX_WB_instruction_out))
			((data_out)(EX_WB_data_out))
		)
		(_use(_ent . EX_WB_reg)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int rst -1 0 11(_ent(_in))))
		(_port(_int load_en_cpu -1 0 12(_ent(_in))))
		(_port(_int instruction_input -2 0 13(_ent(_in))))
		(_port(_int reg_content -3 0 15(_ent(_out))))
		(_port(_int reg_content_en -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 21(_array -1((_dto i 24 i 0)))))
		(_sig(_int IF_ID_in 0 0 21(_arch(_uni))))
		(_sig(_int IF_ID_out 0 0 22(_arch(_uni))))
		(_sig(_int ID_out 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 27(_array -1((_dto i 127 i 0)))))
		(_sig(_int read1_data_buffer 1 0 27(_arch(_uni))))
		(_sig(_int read2_data_buffer 1 0 28(_arch(_uni))))
		(_sig(_int read3_data_buffer 1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int read_index_out1_buffer 2 0 30(_arch(_uni))))
		(_sig(_int read_index_out2_buffer 2 0 31(_arch(_uni))))
		(_sig(_int read_index_out3_buffer 2 0 32(_arch(_uni))))
		(_sig(_int write_index_out_buffer 2 0 33(_arch(_uni))))
		(_sig(_int ID_EX_r1_data 1 0 39(_arch(_uni))))
		(_sig(_int ID_EX_r2_data 1 0 40(_arch(_uni))))
		(_sig(_int ID_EX_r3_data 1 0 41(_arch(_uni))))
		(_sig(_int ID_EX_r1_index 2 0 42(_arch(_uni))))
		(_sig(_int ID_EX_r2_index 2 0 43(_arch(_uni))))
		(_sig(_int ID_EX_r3_index 2 0 44(_arch(_uni))))
		(_sig(_int ID_EX_w1_index 2 0 45(_arch(_uni))))
		(_sig(_int ID_EX_instruction_out 0 0 46(_arch(_uni))))
		(_sig(_int ALU_out_buffer 1 0 53(_arch(_uni))))
		(_sig(_int EX_WB_index 2 0 54(_arch(_uni))))
		(_sig(_int EX_instruction_out 0 0 55(_arch(_uni))))
		(_sig(_int alu_sel1_buffer -1 0 61(_arch(_uni))))
		(_sig(_int alu_sel2_buffer -1 0 62(_arch(_uni))))
		(_sig(_int alu_sel3_buffer -1 0 63(_arch(_uni))))
		(_sig(_int EX_WB_data_out 1 0 69(_arch(_uni))))
		(_sig(_int EX_WB_reg_index_out 2 0 70(_arch(_uni))))
		(_sig(_int EX_WB_instruction_out 0 0 71(_arch(_uni))))
		(_sig(_int write_en_logic -1 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 83(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 92(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 103(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 105(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1312 0 123(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1314 0 126(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 127(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 147(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1320 0 154(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 155(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 168(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 172(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1328 0 185(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1330 0 186(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 187(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__195(_arch 0 0 195(_prcs(_simple)(_trgt(33))(_sens(32)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(1 instruction_buffer_array)))
		(_type(_ext proj.register_file_data_types.register_set(2 register_set)))
	)
	(_use(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(.(register_file_data_types))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(771)
		(33686018)
	)
	(_model . structural 1 -1)
)
V 000048 55 2836          1701998871666 tb_arch
(_unit VHDL(cpu_tb 0 13(tb_arch 0 16))
	(_version vef)
	(_time 1701998871667 2023.12.07 20:27:51)
	(_source(\../src/CPU_TB.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 090c5f0e005f581c590f1d535a0f0a0e090e0c0c5f)
	(_coverage d)
	(_ent
		(_time 1701573372942)
	)
	(_inst CPU_Instance 0 88(_ent . CPU)
		(_port
			((clk)(clk))
			((rst)(rst))
			((load_en_cpu)(load_en_cpu))
			((instruction_input)(instruction_input))
			((reg_content)(reg_content))
			((reg_content_en)(reg_content_en))
		)
	)
	(_object
		(_cnst(_int period -1 0 17(_arch((ns 4607182418800017408)))))
		(_sig(_int clk -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int load_en_cpu -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int instruction_input -3 0 19(_arch(_uni))))
		(_sig(_int reg_content_en -2 0 20(_arch(_uni))))
		(_sig(_int reg_content -4 0 21(_arch(_uni))))
		(_cnst(_int CLOCK_PERIOD -1 0 23(_arch((ns 4621819117588971520)))))
		(_var(_int input -5 0 39(_prcs 1)))
		(_var(_int output -5 0 39(_prcs 1)))
		(_var(_int L -6 0 40(_prcs 1)))
		(_var(_int reg_line -6 0 40(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 41(_array -2((_dto i 24 i 0)))))
		(_var(_int instruction 0 0 41(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 42(_array -2((_dto i 127 i 0)))))
		(_var(_int reg 1 0 42(_prcs 1)))
		(_var(_int instruction_num -7 0 43(_prcs 1((i 0)))))
		(_var(_int errors -7 0 44(_prcs 1((i 0)))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(TB_CPU_process(_arch 1 0 38(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext READLINE(4 1))
			(_ext READ(1 4))
			(_ext WRITE(1 6))
			(_ext WRITELINE(4 23))
			(_ext FINISH(5 3))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext proj.Instruction_Buffer_Array.instruction_buffer_array(2 instruction_buffer_array)))
		(_type(_ext proj.register_file_data_types.register_set(3 register_set)))
		(_type(_ext std.TEXTIO.TEXT(4 TEXT)))
		(_type(_ext std.TEXTIO.LINE(4 LINE)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(1 STD_ULOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.SIDE(4 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(4 WIDTH)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(Instruction_Buffer_Array))(.(register_file_data_types))(std(TEXTIO))(std(ENV))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953721961 1952675186 1936617321 1954051118)
		(1768383858 1919251571 1818846815 1701994341 1953265011 2020879987 116)
		(1953067607 1868767333 1852142702 2112116)
	)
	(_model . tb_arch 2 -1)
)
