A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     1


MACRO ASSEMBLER A51 V8.02b
OBJECT MODULE PLACED IN .\OUTPUT\initial.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE .\OUTPUT\initial.src PR(.\files\initial.ls1) EP DEBUG

LOC  OBJ            LINE     SOURCE

                       1     ; .\OUTPUT\initial.SRC generated from: SRC\initial.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\Keil\C51\BIN\C51.EXE SRC\initial.c OPTIMIZE(0,SPEED) REGFILE(.\OUTPUT\motor.ORC
                             ) BROWSE INTVECTOR(0X2000) INCDIR(.\INC) DEBUG OBJECTEXTEND CODE PRINT(.\files\initial.lst)
                              TABS(2) SRC(.\OUTPUT\initial.SRC)
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    INITIAL
                       8     
  00CE                 9     P2ETCLR DATA    0CEH
  009B                10     TB80    BIT     098H.3
  00DE                11     P3ETCLR DATA    0DEH
  00A1                12     P1TBPRD DATA    0A1H
  0080                13     P0      DATA    080H
  00F6                14     P4ETCLR DATA    0F6H
  00C1                15     P2TBPRD DATA    0C1H
  0090                16     P1      DATA    090H
  00D1                17     P3TBPRD DATA    0D1H
  00A0                18     P2      DATA    0A0H
  00E1                19     P4TBPRD DATA    0E1H
  00B0                20     P3      DATA    0B0H
  009D                21     SM20    BIT     098H.5
  00B1                22     P1AQCSFRC       DATA    0B1H
  00C9                23     P2AQCSFRC       DATA    0C9H
  00D9                24     P3AQCSFRC       DATA    0D9H
  00F1                25     P4AQCSFRC       DATA    0F1H
  00B2                26     P1TZFLG DATA    0B2H
  00CA                27     P2TZFLG DATA    0CAH
  00DA                28     P3TZFLG DATA    0DAH
  00B4                29     P1TZFRC DATA    0B4H
  00A8                30     IEN0    DATA    0A8H
  00F2                31     P4TZFLG DATA    0F2H
  00CC                32     P2TZFRC DATA    0CCH
  00A8                33     IE      DATA    0A8H
  00B8                34     EADC    BIT     0B8H.0
  00B8                35     IEN1    DATA    0B8H
  0085                36     DPH1    DATA    085H
  00DC                37     P3TZFRC DATA    0DCH
  009A                38     IEN2    DATA    09AH
  00F4                39     P4TZFRC DATA    0F4H
  008F                40     CLK_PD_CON      DATA    08FH
  00C0                41     IADC    BIT     0C0H.0
  0084                42     DPL1    DATA    084H
  00B3                43     P1TZCLR DATA    0B3H
  00CB                44     P2TZCLR DATA    0CBH
  00DF                45     WDCON_7 BIT     0D8H.7
  00CD                46     I2FR    BIT     0C8H.5
  00DB                47     P3TZCLR DATA    0DBH
  00CE                48     I3FR    BIT     0C8H.6
  00F3                49     P4TZCLR DATA    0F3H
  009C                50     REN0    BIT     098H.4
  00AC                51     ES      BIT     0A8H.4
  00C1                52     IEX2    BIT     0C0H.1
  00C2                53     IEX3    BIT     0C0H.2
  0098                54     RI      BIT     098H.0
  00C3                55     IEX4    BIT     0C0H.3
  00C4                56     IEX5    BIT     0C0H.4
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     2

  00C5                57     IEX6    BIT     0C0H.5
  0091                58     CLK_DIV DATA    091H
  0081                59     SP      DATA    081H
  00A3                60     P1CMPA  DATA    0A3H
  00C3                61     P2CMPA  DATA    0C3H
  00A5                62     P1CMPB  DATA    0A5H
  00D3                63     P3CMPA  DATA    0D3H
  00C5                64     P2CMPB  DATA    0C5H
  00E3                65     P4CMPA  DATA    0E3H
  00D5                66     P3CMPB  DATA    0D5H
  00E5                67     P4CMPB  DATA    0E5H
  00A2                68     P1TBPRD_H       DATA    0A2H
  00C2                69     P2TBPRD_H       DATA    0C2H
  00D2                70     P3TBPRD_H       DATA    0D2H
  00E2                71     P4TBPRD_H       DATA    0E2H
  00A1                72     P1TBPRD_L       DATA    0A1H
  00C1                73     P2TBPRD_L       DATA    0C1H
  00D1                74     P3TBPRD_L       DATA    0D1H
  00E1                75     P4TBPRD_L       DATA    0E1H
  0095                76     BREAKH  DATA    095H
  00BA                77     S0RELH  DATA    0BAH
  0080                78     P00     BIT     080H.0
  0099                79     SBUF    DATA    099H
  00BB                80     S1RELH  DATA    0BBH
  0090                81     P10     BIT     090H.0
  0087                82     PCON    DATA    087H
  0081                83     P01     BIT     080H.1
  00A0                84     P20     BIT     0A0H.0
  0091                85     P11     BIT     090H.1
  0082                86     P02     BIT     080H.2
  00B0                87     P30     BIT     0B0H.0
  00A1                88     P21     BIT     0A0H.1
  0092                89     P12     BIT     090H.2
  0083                90     P03     BIT     080H.3
  0094                91     BREAKL  DATA    094H
  00B1                92     P31     BIT     0B0H.1
  00AA                93     S0RELL  DATA    0AAH
  00A2                94     P22     BIT     0A0H.2
  0093                95     P13     BIT     090H.3
  0084                96     P04     BIT     080H.4
  00B2                97     P32     BIT     0B0H.2
  00A3                98     P23     BIT     0A0H.3
  009D                99     S1RELL  DATA    09DH
  0094               100     P14     BIT     090H.4
  0089               101     TMOD    DATA    089H
  0088               102     TCON    DATA    088H
  0085               103     P05     BIT     080H.5
  00B3               104     P33     BIT     0B0H.3
  00A4               105     P24     BIT     0A0H.4
  0095               106     P15     BIT     090H.5
  0086               107     P06     BIT     080H.6
  00B4               108     P34     BIT     0B0H.4
  00AC               109     BSHI_0  DATA    0ACH
  00A5               110     P25     BIT     0A0H.5
  0096               111     P16     BIT     090H.6
  0087               112     P07     BIT     080H.7
  00B5               113     P35     BIT     0B0H.5
  00AD               114     BSHI_1  DATA    0ADH
  00A6               115     P26     BIT     0A0H.6
  0097               116     P17     BIT     090H.7
  00B6               117     P36     BIT     0B0H.6
  00AE               118     BSHI_2  DATA    0AEH
  00A7               119     P27     BIT     0A0H.7
  00B7               120     P37     BIT     0B0H.7
  00AF               121     BSHI_3  DATA    0AFH
  00BC               122     BSHO_0  DATA    0BCH
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     3

  00BD               123     BSHO_1  DATA    0BDH
  0089               124     IE0     BIT     088H.1
  00BE               125     BSHO_2  DATA    0BEH
  008B               126     IE1     BIT     088H.3
  00BF               127     BSHO_3  DATA    0BFH
  00F0               128     B       DATA    0F0H
  00E9               129     MD0     DATA    0E9H
  00EA               130     MD1     DATA    0EAH
  00AB               131     BSHCTL  DATA    0ABH
  00EB               132     MD2     DATA    0EBH
  00BE               133     SWDT    BIT     0B8H.6
  00A7               134     P1AQSFRC        DATA    0A7H
  00EC               135     MD3     DATA    0ECH
  00C7               136     P2AQSFRC        DATA    0C7H
  00ED               137     MD4     DATA    0EDH
  00D7               138     P3AQSFRC        DATA    0D7H
  00EE               139     MD5     DATA    0EEH
  00E7               140     P4AQSFRC        DATA    0E7H
  00E0               141     ACC     DATA    0E0H
  00AC               142     ES0     BIT     0A8H.4
  00A9               143     IP0     DATA    0A9H
  00A9               144     ET0     BIT     0A8H.1
  0093               145     BPCTRL  DATA    093H
  00B9               146     IP1     DATA    0B9H
  00AB               147     ET1     BIT     0A8H.3
  008D               148     TF0     BIT     088H.5
  0098               149     RI0     BIT     098H.0
  008F               150     TF1     BIT     088H.7
  00A4               151     P1CMPA_H        DATA    0A4H
  008C               152     TH0     DATA    08CH
  00C4               153     P2CMPA_H        DATA    0C4H
  00A6               154     P1CMPB_H        DATA    0A6H
  00A8               155     EX0     BIT     0A8H.0
  0099               156     TI0     BIT     098H.1
  008D               157     TH1     DATA    08DH
  0088               158     IT0     BIT     088H.0
  00D4               159     P3CMPA_H        DATA    0D4H
  00C6               160     P2CMPB_H        DATA    0C6H
  00AA               161     EX1     BIT     0A8H.2
  008A               162     IT1     BIT     088H.2
  00E4               163     P4CMPA_H        DATA    0E4H
  00D6               164     P3CMPB_H        DATA    0D6H
  00B9               165     EX2     BIT     0B8H.1
  00E6               166     P4CMPB_H        DATA    0E6H
  00A3               167     P1CMPA_L        DATA    0A3H
  00BA               168     EX3     BIT     0B8H.2
  009F               169     SM0     BIT     098H.7
  0097               170     POWER_CON       DATA    097H
  008A               171     TL0     DATA    08AH
  00C3               172     P2CMPA_L        DATA    0C3H
  00A5               173     P1CMPB_L        DATA    0A5H
  00BB               174     EX4     BIT     0B8H.3
  009E               175     SM1     BIT     098H.6
  008B               176     TL1     DATA    08BH
  00D3               177     P3CMPA_L        DATA    0D3H
  00C5               178     P2CMPB_L        DATA    0C5H
  00BC               179     EX5     BIT     0B8H.4
  00AF               180     EAL     BIT     0A8H.7
  00E3               181     P4CMPA_L        DATA    0E3H
  00D5               182     P3CMPB_L        DATA    0D5H
  00BD               183     EX6     BIT     0B8H.5
  00E5               184     P4CMPB_L        DATA    0E5H
  0086               185     WDTREL  DATA    086H
  008C               186     TR0     BIT     088H.4
  008E               187     TR1     BIT     088H.6
  00F9               188     INT_REG1        DATA    0F9H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     4

  0083               189     DPH     DATA    083H
  00FA               190     INT_REG2        DATA    0FAH
  00FD               191     INT_REG3        DATA    0FDH
  00FE               192     INT_REG4        DATA    0FEH
  0082               193     DPL     DATA    082H
  0099               194     S0BUF   DATA    099H
  009C               195     S1BUF   DATA    09CH
  0098               196     S0CON   DATA    098H
  009B               197     S1CON   DATA    09BH
  00C8               198     T2CON   DATA    0C8H
  0092               199     DPS     DATA    092H
  00AE               200     WDT     BIT     0A8H.6
  008E               201     CKCON   DATA    08EH
  00EF               202     ARCON   DATA    0EFH
  00B5               203     P1ETFLG DATA    0B5H
  00F8               204     SRAM_CON        DATA    0F8H
  00CD               205     P2ETFLG DATA    0CDH
  00DD               206     P3ETFLG DATA    0DDH
  00B7               207     P1ETFRC DATA    0B7H
  00F5               208     P4ETFLG DATA    0F5H
  00CF               209     P2ETFRC DATA    0CFH
  00E8               210     MEM_CONFIG      DATA    0E8H
  00DF               211     P3ETFRC DATA    0DFH
  00F7               212     P4ETFRC DATA    0F7H
  00D0               213     PSW     DATA    0D0H
  00D8               214     WDCON   DATA    0D8H
  00C0               215     IRCON   DATA    0C0H
  009A               216     RB80    BIT     098H.2
  00B6               217     P1ETCLR DATA    0B6H
                     218     ?PR?InitEXT?INITIAL  SEGMENT CODE 
                     219     ?PR?InitISDDebug?INITIAL                 SEGMENT CODE 
                     220     ?PR?InitBreakPoint?INITIAL               SEGMENT CODE 
                     221     ?PR?epwmOutputDisable?INITIAL            SEGMENT CODE 
                     222     ?PR?epwmOutputEnable?INITIAL             SEGMENT CODE 
                     223     ?PR?InitADC?INITIAL  SEGMENT CODE 
                     224     ?PR?Initepwm?INITIAL SEGMENT CODE 
                     225     ?PR?InitComparator?INITIAL               SEGMENT CODE 
                     226     ?PR?InitWatchDog?INITIAL                 SEGMENT CODE 
                     227     ?PR?InitGPIO?INITIAL SEGMENT CODE 
                     228     ?PR?InitTimer01?INITIAL                  SEGMENT CODE 
                     229     ?PR?InitTimer3?INITIAL                   SEGMENT CODE 
                     230     ?PR?InitTimer4?INITIAL                   SEGMENT CODE 
                     231     ?PR?InitTimer5?INITIAL                   SEGMENT CODE 
                     232     ?PR?InitTimer6?INITIAL                   SEGMENT CODE 
                     233     ?PR?SystemClock?INITIAL                  SEGMENT CODE 
                     234     ?PR?sInitUART1?INITIAL                   SEGMENT CODE 
                     235     ?PR?sInitUART2?INITIAL                   SEGMENT CODE 
                     236     ?PR?InitDAC?INITIAL  SEGMENT CODE 
                     237             EXTRN   CODE (__isd_init)
                     238             PUBLIC  InitDAC
                     239             PUBLIC  sInitUART2
                     240             PUBLIC  sInitUART1
                     241             PUBLIC  SystemClock
                     242             PUBLIC  InitTimer6
                     243             PUBLIC  InitTimer5
                     244             PUBLIC  InitTimer4
                     245             PUBLIC  InitTimer3
                     246             PUBLIC  InitTimer01
                     247             PUBLIC  InitGPIO
                     248             PUBLIC  InitWatchDog
                     249             PUBLIC  InitComparator
                     250             PUBLIC  Initepwm
                     251             PUBLIC  InitADC
                     252             PUBLIC  epwmOutputEnable
                     253             PUBLIC  epwmOutputDisable
                     254             PUBLIC  InitBreakPoint
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     5

                     255             PUBLIC  InitISDDebug
                     256             PUBLIC  InitEXT
                     257     ; #include "register.h"
                     258     ; #include <intrins.h>
                     259     ; #include "app.h"
                     260     ; #include "initial.h"
                     261     ; #include "ISD51.H"
                     262     ; #include "epwm.h"
                     263     ; 
                     264     ; 
                     265     ; 
                     266     ; 
                     267     ; void InitEXT(void)
                     268     
----                 269             RSEG  ?PR?InitEXT?INITIAL
0000                 270     InitEXT:
                     271             USING   0
                     272                             ; SOURCE LINE # 11
                     273     ; {     
                     274                             ; SOURCE LINE # 12
                     275     ; //            EINT1_EN=0; 
                     276     ; //            EINT2_EN=1;                             //enable EXT2
                     277     ; //            EINT3_EN=0;
                     278     ; //            EINT4_EN=0;
                     279     ;       
                     280     ;                       EXINT_EN = 0x02;                                        //RXINT_EN 
                             cannot be read, it can be write only
                     281                             ; SOURCE LINE # 18
0000 90E08D          282             MOV     DPTR,#0E08DH
0003 7402            283             MOV     A,#02H
0005 F0              284             MOVX    @DPTR,A
                     285     ;                                                                                          
                                                                  //EXINT_EN= 0x01      -----enable EXT1
                     286     ;                                                                                          
                                                                  //                                      0x02                    -----enable EXT2
                     287     ;                                                                                          
                                                                  //                                      0x04              -----enable EXT3
                     288     ;                                                                                          
                                                                  //                                      0x08                    -----enable EXT4
                     289     ;       
                     290     ;               EINT2_CFG=RISING_EDGE;          //rising edge trigger
                     291                             ; SOURCE LINE # 24
0006 90E0BF          292             MOV     DPTR,#0E0BFH
0009 E0              293             MOVX    A,@DPTR
000A FF              294             MOV     R7,A
000B EF              295             MOV     A,R7
000C 54F3            296             ANL     A,#0F3H
000E FF              297             MOV     R7,A
000F EF              298             MOV     A,R7
0010 4404            299             ORL     A,#04H
0012 FF              300             MOV     R7,A
0013 EF              301             MOV     A,R7
0014 F0              302             MOVX    @DPTR,A
                     303     ;               EX0=1;
                     304                             ; SOURCE LINE # 25
0015 D2A8            305             SETB    EX0
                     306     ;               IT0=1;
                     307                             ; SOURCE LINE # 26
0017 D288            308             SETB    IT0
                     309     ;               IE0=0;
                     310                             ; SOURCE LINE # 27
0019 C289            311             CLR     IE0
                     312     ;               INT_REG1 &=0xf0;              
                     313                             ; SOURCE LINE # 28
001B 53F9F0          314             ANL     INT_REG1,#0F0H
                     315     ;       
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     6

                     316     ; }
                     317                             ; SOURCE LINE # 30
001E                 318     ?C0001:
001E 22              319             RET     
                     320     ; END OF InitEXT
                     321     
                     322     ; 
                     323     ; void InitISDDebug(void)
                     324     
----                 325             RSEG  ?PR?InitISDDebug?INITIAL
0000                 326     InitISDDebug:
                     327             USING   0
                     328                             ; SOURCE LINE # 32
                     329     ; {
                     330                             ; SOURCE LINE # 33
                     331     ;       
                     332     ;     EAL = 0;
                     333                             ; SOURCE LINE # 35
0000 C2AF            334             CLR     EAL
                     335     ;     //ISD51++++++++++++++++++++++++++
                     336     ;     #if ISDDebug == ENABLE_ISD
                     337     ;               InitBreakPoint();
                     338                             ; SOURCE LINE # 38
0002 120000   F      339             LCALL   InitBreakPoint
                     340     ;     sInitUART1();
                     341                             ; SOURCE LINE # 39
0005 120000   F      342             LCALL   sInitUART1
                     343     ;  
                     344     ;     IP0 = 0x30;
                     345                             ; SOURCE LINE # 41
0008 75A930          346             MOV     IP0,#030H
                     347     ;     IP1 = 0x20;
                     348                             ; SOURCE LINE # 42
000B 75B920          349             MOV     IP1,#020H
                     350     ;     ET0 = 0;
                     351                             ; SOURCE LINE # 43
000E C2A9            352             CLR     ET0
                     353     ;     EX6 = 0 ;
                     354                             ; SOURCE LINE # 44
0010 C2BD            355             CLR     EX6
                     356     ;     ES0 = 1;
                     357                             ; SOURCE LINE # 45
0012 D2AC            358             SETB    ES0
                     359     ;     EAL = 1;
                     360                             ; SOURCE LINE # 46
0014 D2AF            361             SETB    EAL
                     362     ;     _nop_();
                     363                             ; SOURCE LINE # 47
0016 00              364             NOP     
                     365     ;     _nop_();
                     366                             ; SOURCE LINE # 48
0017 00              367             NOP     
                     368     ;     _nop_();
                     369                             ; SOURCE LINE # 49
0018 00              370             NOP     
0019                 371     ?C0002:
                     372     ;     while(1)
                     373                             ; SOURCE LINE # 50
                     374     ;     {
                     375                             ; SOURCE LINE # 51
                     376     ;         P10 = 0;
                     377                             ; SOURCE LINE # 52
0019 C290            378             CLR     P10
                     379     ;         P10 = 1;
                     380                             ; SOURCE LINE # 53
001B D290            381             SETB    P10
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     7

                     382     ;         ISDcheck();      // initialize uVision2 Debugger and continue program run
                     383                             ; SOURCE LINE # 54
001D 20AC10          384             JB      ES,?C0004
0020 30980D          385             JNB     RI,?C0004
0023 E599            386             MOV     A,SBUF
0025 64A5            387             XRL     A,#0A5H
0027 6004            388             JZ      ?C0006
0029 C298            389             CLR     RI
002B 8003            390             SJMP    ?C0004
002D                 391     ?C0006:
002D 120000   F      392             LCALL   __isd_init
0030                 393     ?C0007:
0030                 394     ?C0005:
0030                 395     ?C0004:
                     396     ;         if((BPCTRL & 0x10) != 0) break;
                     397                             ; SOURCE LINE # 55
0030 E593            398             MOV     A,BPCTRL
0032 30E4E4          399             JNB     ACC.4,?C0002
0035 8002            400             SJMP    ?C0003
0037                 401     ?C0008:
                     402     ;     }
                     403                             ; SOURCE LINE # 56
0037 80E0            404             SJMP    ?C0002
0039                 405     ?C0003:
                     406     ;     _nop_();
                     407                             ; SOURCE LINE # 57
0039 00              408             NOP     
                     409     ;     _nop_();
                     410                             ; SOURCE LINE # 58
003A 00              411             NOP     
                     412     ;     _nop_();
                     413                             ; SOURCE LINE # 59
003B 00              414             NOP     
                     415     ;     ET0 = 1;
                     416                             ; SOURCE LINE # 60
003C D2A9            417             SETB    ET0
                     418     ;     EX6 = 1;
                     419                             ; SOURCE LINE # 61
003E D2BD            420             SETB    EX6
                     421     ;     _nop_();
                     422                             ; SOURCE LINE # 62
0040 00              423             NOP     
                     424     ;     _nop_();
                     425                             ; SOURCE LINE # 63
0041 00              426             NOP     
                     427     ;     _nop_();
                     428                             ; SOURCE LINE # 64
0042 00              429             NOP     
                     430     ;     #endif
                     431     ;     //++++++++++++++++++++++++++++++
                     432     ;               EAL = 1;                                //enable all interrupts
                     433                             ; SOURCE LINE # 67
0043 D2AF            434             SETB    EAL
                     435     ; }
                     436                             ; SOURCE LINE # 68
0045                 437     ?C0009:
0045 22              438             RET     
                     439     ; END OF InitISDDebug
                     440     
                     441     ; 
                     442     ; 
                     443     ; 
                     444     ; 
                     445     ; 
                     446     ; void InitBreakPoint  (void)
                     447     
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     8

----                 448             RSEG  ?PR?InitBreakPoint?INITIAL
0000                 449     InitBreakPoint:
                     450                             ; SOURCE LINE # 74
                     451     ; {
                     452                             ; SOURCE LINE # 75
                     453     ;     BPCTRL   = 0x01;
                     454                             ; SOURCE LINE # 76
0000 759301          455             MOV     BPCTRL,#01H
                     456     ;       BREAKL   = 0xff;
                     457                             ; SOURCE LINE # 77
0003 7594FF          458             MOV     BREAKL,#0FFH
                     459     ;       BREAKH   = 0xff;
                     460                             ; SOURCE LINE # 78
0006 7595FF          461             MOV     BREAKH,#0FFH
                     462     ; }
                     463                             ; SOURCE LINE # 79
0009                 464     ?C0010:
0009 22              465             RET     
                     466     ; END OF InitBreakPoint
                     467     
                     468     ; 
                     469     ; void epwmOutputDisable(void)
                     470     
----                 471             RSEG  ?PR?epwmOutputDisable?INITIAL
0000                 472     epwmOutputDisable:
                     473                             ; SOURCE LINE # 81
                     474     ; {
                     475                             ; SOURCE LINE # 82
                     476     ;       P1AQCSFRC = 0x05;                                               // force epwmxA and
                              epwmxB output low
                     477                             ; SOURCE LINE # 83
0000 75B105          478             MOV     P1AQCSFRC,#05H
                     479     ;       P2AQCSFRC = 0x05;
                     480                             ; SOURCE LINE # 84
0003 75C905          481             MOV     P2AQCSFRC,#05H
                     482     ;       P3AQCSFRC = 0x05;
                     483                             ; SOURCE LINE # 85
0006 75D905          484             MOV     P3AQCSFRC,#05H
                     485     ;       P4AQCSFRC = 0x05;
                     486                             ; SOURCE LINE # 86
0009 75F105          487             MOV     P4AQCSFRC,#05H
                     488     ; }
                     489                             ; SOURCE LINE # 87
000C                 490     ?C0011:
000C 22              491             RET     
                     492     ; END OF epwmOutputDisable
                     493     
                     494     ; 
                     495     ; void epwmOutputEnable(void)
                     496     
----                 497             RSEG  ?PR?epwmOutputEnable?INITIAL
0000                 498     epwmOutputEnable:
                     499                             ; SOURCE LINE # 89
                     500     ; {
                     501                             ; SOURCE LINE # 90
                     502     ;       P1AQCSFRC = 0x0F;                                               // software force d
                             isable
                     503                             ; SOURCE LINE # 91
0000 75B10F          504             MOV     P1AQCSFRC,#0FH
                     505     ;       P2AQCSFRC = 0x0F;
                     506                             ; SOURCE LINE # 92
0003 75C90F          507             MOV     P2AQCSFRC,#0FH
                     508     ;       P3AQCSFRC = 0x0F;
                     509                             ; SOURCE LINE # 93
0006 75D90F          510             MOV     P3AQCSFRC,#0FH
                     511     ;       P4AQCSFRC = 0x0F;
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE     9

                     512                             ; SOURCE LINE # 94
0009 75F10F          513             MOV     P4AQCSFRC,#0FH
                     514     ; }
                     515                             ; SOURCE LINE # 95
000C                 516     ?C0012:
000C 22              517             RET     
                     518     ; END OF epwmOutputEnable
                     519     
                     520     ; 
                     521     ; void InitADC(void)
                     522     
----                 523             RSEG  ?PR?InitADC?INITIAL
0000                 524     InitADC:
                     525             USING   0
                     526                             ; SOURCE LINE # 97
                     527     ; {
                     528                             ; SOURCE LINE # 98
                     529     ; 
                     530     ;               AD_PD = 0;                                                      //Power up 
                             ADD
                     531                             ; SOURCE LINE # 100
0000 90E08B          532             MOV     DPTR,#0E08BH
0003 E4              533             CLR     A
0004 F0              534             MOVX    @DPTR,A
                     535     ;         ADC_CLK_EN=1;
                     536                             ; SOURCE LINE # 101
0005 90E0EC          537             MOV     DPTR,#0E0ECH
0008 E0              538             MOVX    A,@DPTR
0009 FF              539             MOV     R7,A
000A EF              540             MOV     A,R7
000B 4408            541             ORL     A,#08H
000D FF              542             MOV     R7,A
000E EF              543             MOV     A,R7
000F F0              544             MOVX    @DPTR,A
                     545     ;               ADC_CLK_DIV_SEL=0x03;    //system divided by 4
                     546                             ; SOURCE LINE # 102
0010 90E0EC          547             MOV     DPTR,#0E0ECH
0013 E0              548             MOVX    A,@DPTR
0014 FF              549             MOV     R7,A
0015 EF              550             MOV     A,R7
0016 4403            551             ORL     A,#03H
0018 FF              552             MOV     R7,A
0019 EF              553             MOV     A,R7
001A F0              554             MOVX    @DPTR,A
                     555     ;     ADCHS = 0x0f;                                             // select channel CH1-CH4
                     556                             ; SOURCE LINE # 103
001B 90E05C          557             MOV     DPTR,#0E05CH
001E 740F            558             MOV     A,#0FH
0020 F0              559             MOVX    @DPTR,A
                     560     ;               
                     561     ;       
                     562     ;       
                     563     ;               DAC1_PD = 1;                                            // DAC12 down
                     564                             ; SOURCE LINE # 107
0021 90E07A          565             MOV     DPTR,#0E07AH
0024 E0              566             MOVX    A,@DPTR
0025 FF              567             MOV     R7,A
0026 EF              568             MOV     A,R7
0027 4404            569             ORL     A,#04H
0029 FF              570             MOV     R7,A
002A EF              571             MOV     A,R7
002B F0              572             MOVX    @DPTR,A
                     573     ;               DAC2_PD = 1;
                     574                             ; SOURCE LINE # 108
002C 90E07A          575             MOV     DPTR,#0E07AH
002F E0              576             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    10

0030 FF              577             MOV     R7,A
0031 EF              578             MOV     A,R7
0032 4401            579             ORL     A,#01H
0034 FF              580             MOV     R7,A
0035 EF              581             MOV     A,R7
0036 F0              582             MOVX    @DPTR,A
                     583     ;       
                     584     ;       
                     585     ;       
                     586     ;               C1PDO1PD=CFG2;                                                          //C
                             OMP1 power off and OP1 power on
                     587                             ; SOURCE LINE # 112
0037 90E0A4          588             MOV     DPTR,#0E0A4H
003A E0              589             MOVX    A,@DPTR
003B FF              590             MOV     R7,A
003C EF              591             MOV     A,R7
003D 54FC            592             ANL     A,#0FCH
003F FF              593             MOV     R7,A
0040 EF              594             MOV     A,R7
0041 4402            595             ORL     A,#02H
0043 FF              596             MOV     R7,A
0044 EF              597             MOV     A,R7
0045 F0              598             MOVX    @DPTR,A
                     599     ;               C2PDO2PD=CFG2;                                                          //C
                             OMP2 power off and OP2 power on
                     600                             ; SOURCE LINE # 113
0046 90E0A4          601             MOV     DPTR,#0E0A4H
0049 E0              602             MOVX    A,@DPTR
004A FF              603             MOV     R7,A
004B EF              604             MOV     A,R7
004C 54F3            605             ANL     A,#0F3H
004E FF              606             MOV     R7,A
004F EF              607             MOV     A,R7
0050 4408            608             ORL     A,#08H
0052 FF              609             MOV     R7,A
0053 EF              610             MOV     A,R7
0054 F0              611             MOVX    @DPTR,A
                     612     ;               C3PDO3PD=CFG2;                                                          //C
                             OMP3 power off and OP3 power on
                     613                             ; SOURCE LINE # 114
0055 90E0A4          614             MOV     DPTR,#0E0A4H
0058 E0              615             MOVX    A,@DPTR
0059 FF              616             MOV     R7,A
005A EF              617             MOV     A,R7
005B 54CF            618             ANL     A,#0CFH
005D FF              619             MOV     R7,A
005E EF              620             MOV     A,R7
005F 4420            621             ORL     A,#020H
0061 FF              622             MOV     R7,A
0062 EF              623             MOV     A,R7
0063 F0              624             MOVX    @DPTR,A
                     625     ;       
                     626     ;       
                     627     ;               LDO25_PD=0;             //use internal 2.5V for AD VREF
                     628                             ; SOURCE LINE # 117
0064 90E09D          629             MOV     DPTR,#0E09DH
0067 E0              630             MOVX    A,@DPTR
0068 FF              631             MOV     R7,A
0069 EF              632             MOV     A,R7
006A 54FD            633             ANL     A,#0FDH
006C FF              634             MOV     R7,A
006D EF              635             MOV     A,R7
006E F0              636             MOVX    @DPTR,A
                     637     ;               BP4=0;                  //CH4 normal and no bypass
                     638                             ; SOURCE LINE # 118
006F 90E05D          639             MOV     DPTR,#0E05DH
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    11

0072 E0              640             MOVX    A,@DPTR
0073 FF              641             MOV     R7,A
0074 EF              642             MOV     A,R7
0075 54F7            643             ANL     A,#0F7H
0077 FF              644             MOV     R7,A
0078 EF              645             MOV     A,R7
0079 F0              646             MOVX    @DPTR,A
                     647     ;       
                     648     ;               SWFTRG=1;
                     649                             ; SOURCE LINE # 120
007A 90E05A          650             MOV     DPTR,#0E05AH
007D E0              651             MOVX    A,@DPTR
007E FF              652             MOV     R7,A
007F EF              653             MOV     A,R7
0080 4420            654             ORL     A,#020H
0082 FF              655             MOV     R7,A
0083 EF              656             MOV     A,R7
0084 F0              657             MOVX    @DPTR,A
                     658     ;         INTEN=1;
                     659                             ; SOURCE LINE # 121
0085 90E05A          660             MOV     DPTR,#0E05AH
0088 E0              661             MOVX    A,@DPTR
0089 FF              662             MOV     R7,A
008A EF              663             MOV     A,R7
008B 4401            664             ORL     A,#01H
008D FF              665             MOV     R7,A
008E EF              666             MOV     A,R7
008F F0              667             MOVX    @DPTR,A
                     668     ;               AD4OST=0x0000;                                  //AD offset   0xFC
                     669                             ; SOURCE LINE # 122
0090 90E064          670             MOV     DPTR,#0E064H
0093 E4              671             CLR     A
0094 F0              672             MOVX    @DPTR,A
0095 A3              673             INC     DPTR
0096 E4              674             CLR     A
0097 F0              675             MOVX    @DPTR,A
                     676     ; 
                     677     ;       
                     678     ;       
                     679     ;               EADC=1;
                     680                             ; SOURCE LINE # 126
0098 D2B8            681             SETB    EADC
                     682     ;               IADC=0;
                     683                             ; SOURCE LINE # 127
009A C2C0            684             CLR     IADC
                     685     ; 
                     686     ;       }
                     687                             ; SOURCE LINE # 129
009C                 688     ?C0013:
009C 22              689             RET     
                     690     ; END OF InitADC
                     691     
                     692     ; 
                     693     ; 
                     694     ; void Initepwm(void)
                     695     
----                 696             RSEG  ?PR?Initepwm?INITIAL
0000                 697     Initepwm:
                     698             USING   0
                     699                             ; SOURCE LINE # 132
                     700     ; {
                     701                             ; SOURCE LINE # 133
                     702     ;       
                     703     ;       
                     704     ;       // config IO for ePWM output
                     705     ; 
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    12

                     706     ;       P22_FN=CFG1;          //P22 output  PWM3B
                     707                             ; SOURCE LINE # 138
0000 90E0E1          708             MOV     DPTR,#0E0E1H
0003 E0              709             MOVX    A,@DPTR
0004 FF              710             MOV     R7,A
0005 EF              711             MOV     A,R7
0006 54CF            712             ANL     A,#0CFH
0008 FF              713             MOV     R7,A
0009 EF              714             MOV     A,R7
000A 4410            715             ORL     A,#010H
000C FF              716             MOV     R7,A
000D EF              717             MOV     A,R7
000E F0              718             MOVX    @DPTR,A
                     719     ;       P23_FN=CFG1;                                    //P23 output  PWM3A
                     720                             ; SOURCE LINE # 139
000F 90E0E1          721             MOV     DPTR,#0E0E1H
0012 E0              722             MOVX    A,@DPTR
0013 FF              723             MOV     R7,A
0014 EF              724             MOV     A,R7
0015 543F            725             ANL     A,#03FH
0017 FF              726             MOV     R7,A
0018 EF              727             MOV     A,R7
0019 4440            728             ORL     A,#040H
001B FF              729             MOV     R7,A
001C EF              730             MOV     A,R7
001D F0              731             MOVX    @DPTR,A
                     732     ;       
                     733     ;       P24_FN=CFG1;          //P24 output  PWM2B
                     734                             ; SOURCE LINE # 141
001E 90E0E0          735             MOV     DPTR,#0E0E0H
0021 E0              736             MOVX    A,@DPTR
0022 FF              737             MOV     R7,A
0023 EF              738             MOV     A,R7
0024 54FC            739             ANL     A,#0FCH
0026 FF              740             MOV     R7,A
0027 EF              741             MOV     A,R7
0028 4401            742             ORL     A,#01H
002A FF              743             MOV     R7,A
002B EF              744             MOV     A,R7
002C F0              745             MOVX    @DPTR,A
                     746     ;       P25_FN=CFG1;                                    //P25 output  PWM2A
                     747                             ; SOURCE LINE # 142
002D 90E0E0          748             MOV     DPTR,#0E0E0H
0030 E0              749             MOVX    A,@DPTR
0031 FF              750             MOV     R7,A
0032 EF              751             MOV     A,R7
0033 54F3            752             ANL     A,#0F3H
0035 FF              753             MOV     R7,A
0036 EF              754             MOV     A,R7
0037 4404            755             ORL     A,#04H
0039 FF              756             MOV     R7,A
003A EF              757             MOV     A,R7
003B F0              758             MOVX    @DPTR,A
                     759     ;       
                     760     ;       P26_FN=CFG1;                                    //P26 output  PWM1B
                     761                             ; SOURCE LINE # 144
003C 90E0E0          762             MOV     DPTR,#0E0E0H
003F E0              763             MOVX    A,@DPTR
0040 FF              764             MOV     R7,A
0041 EF              765             MOV     A,R7
0042 54CF            766             ANL     A,#0CFH
0044 FF              767             MOV     R7,A
0045 EF              768             MOV     A,R7
0046 4410            769             ORL     A,#010H
0048 FF              770             MOV     R7,A
0049 EF              771             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    13

004A F0              772             MOVX    @DPTR,A
                     773     ;       P27_FN=CFG1;          //P27 output  PWM1A
                     774                             ; SOURCE LINE # 145
004B 90E0E0          775             MOV     DPTR,#0E0E0H
004E E0              776             MOVX    A,@DPTR
004F FF              777             MOV     R7,A
0050 EF              778             MOV     A,R7
0051 543F            779             ANL     A,#03FH
0053 FF              780             MOV     R7,A
0054 EF              781             MOV     A,R7
0055 4440            782             ORL     A,#040H
0057 FF              783             MOV     R7,A
0058 EF              784             MOV     A,R7
0059 F0              785             MOVX    @DPTR,A
                     786     ;       
                     787     ; //    P00_FN=CFG1;                                    //P00 output  PWM4B
                     788     ; //  P01_FN=CFG1;          //P01 output  PWM4A 
                     789     ; 
                     790     ; 
                     791     ; // set period 
                     792     ; 
                     793     ;       P1TBPRD =       0x0190;                                         // 400 step per pwm
                              period or 10KHz
                     794                             ; SOURCE LINE # 153
005A 75A201          795             MOV     P1TBPRD+01H,#01H
005D 75A190          796             MOV     P1TBPRD,#090H
                     797     ;       P2TBPRD = 0x0190;
                     798                             ; SOURCE LINE # 154
0060 75C201          799             MOV     P2TBPRD+01H,#01H
0063 75C190          800             MOV     P2TBPRD,#090H
                     801     ;       P3TBPRD = 0x0190;
                     802                             ; SOURCE LINE # 155
0066 75D201          803             MOV     P3TBPRD+01H,#01H
0069 75D190          804             MOV     P3TBPRD,#090H
                     805     ;       P4TBPRD = 0x0190;
                     806                             ; SOURCE LINE # 156
006C 75E201          807             MOV     P4TBPRD+01H,#01H
006F 75E190          808             MOV     P4TBPRD,#090H
                     809     ; 
                     810     ;       
                     811     ; //enable epwm clock 
                     812     ;       
                     813     ;       
                     814     ;       EPWM1_ENCLK =1;                                                 // clock for pwm1 ~
                              pwm4 is enable,and synchronize all channel disable
                     815                             ; SOURCE LINE # 162
0072 90E000          816             MOV     DPTR,#0E000H
0075 E0              817             MOVX    A,@DPTR
0076 FF              818             MOV     R7,A
0077 EF              819             MOV     A,R7
0078 4402            820             ORL     A,#02H
007A FF              821             MOV     R7,A
007B EF              822             MOV     A,R7
007C F0              823             MOVX    @DPTR,A
                     824     ;       EPWM2_ENCLK     =1;
                     825                             ; SOURCE LINE # 163
007D 90E000          826             MOV     DPTR,#0E000H
0080 E0              827             MOVX    A,@DPTR
0081 FF              828             MOV     R7,A
0082 EF              829             MOV     A,R7
0083 4404            830             ORL     A,#04H
0085 FF              831             MOV     R7,A
0086 EF              832             MOV     A,R7
0087 F0              833             MOVX    @DPTR,A
                     834     ;       EPWM3_ENCLK =1;
                     835                             ; SOURCE LINE # 164
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    14

0088 90E000          836             MOV     DPTR,#0E000H
008B E0              837             MOVX    A,@DPTR
008C FF              838             MOV     R7,A
008D EF              839             MOV     A,R7
008E 4408            840             ORL     A,#08H
0090 FF              841             MOV     R7,A
0091 EF              842             MOV     A,R7
0092 F0              843             MOVX    @DPTR,A
                     844     ;       EPWM4_ENCLK =1;
                     845                             ; SOURCE LINE # 165
0093 90E000          846             MOV     DPTR,#0E000H
0096 E0              847             MOVX    A,@DPTR
0097 FF              848             MOV     R7,A
0098 EF              849             MOV     A,R7
0099 4410            850             ORL     A,#010H
009B FF              851             MOV     R7,A
009C EF              852             MOV     A,R7
009D F0              853             MOVX    @DPTR,A
                     854     ;       TBCLKSYNC=0;
                     855                             ; SOURCE LINE # 166
009E 90E000          856             MOV     DPTR,#0E000H
00A1 E0              857             MOVX    A,@DPTR
00A2 FF              858             MOV     R7,A
00A3 EF              859             MOV     A,R7
00A4 54FE            860             ANL     A,#0FEH
00A6 FF              861             MOV     R7,A
00A7 EF              862             MOV     A,R7
00A8 F0              863             MOVX    @DPTR,A
                     864     ;       
                     865     ;       
                     866     ;       //pwm count up or down
                     867     ;       
                     868     ;       P1CTRMODE=TB_COUNT_UPDOWN;     // period load from shadow,up down mode,synchronize 
                             at CTR = ZERO
                     869                             ; SOURCE LINE # 171
00A9 90E003          870             MOV     DPTR,#0E003H
00AC E0              871             MOVX    A,@DPTR
00AD FF              872             MOV     R7,A
00AE EF              873             MOV     A,R7
00AF 54FC            874             ANL     A,#0FCH
00B1 FF              875             MOV     R7,A
00B2 EF              876             MOV     A,R7
00B3 4402            877             ORL     A,#02H
00B5 FF              878             MOV     R7,A
00B6 EF              879             MOV     A,R7
00B7 F0              880             MOVX    @DPTR,A
                     881     ;       P2CTRMODE=TB_COUNT_UPDOWN;
                     882                             ; SOURCE LINE # 172
00B8 90E019          883             MOV     DPTR,#0E019H
00BB E0              884             MOVX    A,@DPTR
00BC FF              885             MOV     R7,A
00BD EF              886             MOV     A,R7
00BE 54FC            887             ANL     A,#0FCH
00C0 FF              888             MOV     R7,A
00C1 EF              889             MOV     A,R7
00C2 4402            890             ORL     A,#02H
00C4 FF              891             MOV     R7,A
00C5 EF              892             MOV     A,R7
00C6 F0              893             MOVX    @DPTR,A
                     894     ;       P3CTRMODE=TB_COUNT_UPDOWN;
                     895                             ; SOURCE LINE # 173
00C7 90E02F          896             MOV     DPTR,#0E02FH
00CA E0              897             MOVX    A,@DPTR
00CB FF              898             MOV     R7,A
00CC EF              899             MOV     A,R7
00CD 54FC            900             ANL     A,#0FCH
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    15

00CF FF              901             MOV     R7,A
00D0 EF              902             MOV     A,R7
00D1 4402            903             ORL     A,#02H
00D3 FF              904             MOV     R7,A
00D4 EF              905             MOV     A,R7
00D5 F0              906             MOVX    @DPTR,A
                     907     ;       P4CTRMODE=TB_COUNT_UPDOWN;
                     908                             ; SOURCE LINE # 174
00D6 90E045          909             MOV     DPTR,#0E045H
00D9 E0              910             MOVX    A,@DPTR
00DA FF              911             MOV     R7,A
00DB EF              912             MOV     A,R7
00DC 54FC            913             ANL     A,#0FCH
00DE FF              914             MOV     R7,A
00DF EF              915             MOV     A,R7
00E0 4402            916             ORL     A,#02H
00E2 FF              917             MOV     R7,A
00E3 EF              918             MOV     A,R7
00E4 F0              919             MOVX    @DPTR,A
                     920     ;       
                     921     ;       
                     922     ;       P1PRDLD=TB_SHADOW;
                     923                             ; SOURCE LINE # 177
00E5 90E003          924             MOV     DPTR,#0E003H
00E8 E0              925             MOVX    A,@DPTR
00E9 FF              926             MOV     R7,A
00EA EF              927             MOV     A,R7
00EB 54F7            928             ANL     A,#0F7H
00ED FF              929             MOV     R7,A
00EE EF              930             MOV     A,R7
00EF F0              931             MOVX    @DPTR,A
                     932     ;       
                     933     ;       
                     934     ;       //time base free run or emulation 
                     935     ;       
                     936     ;       P1FREE_SOFT=FREE_RUN;                                                   // time bas
                             e free run when emulation
                     937                             ; SOURCE LINE # 182
00F0 90E002          938             MOV     DPTR,#0E002H
00F3 E0              939             MOVX    A,@DPTR
00F4 FF              940             MOV     R7,A
00F5 EF              941             MOV     A,R7
00F6 543F            942             ANL     A,#03FH
00F8 FF              943             MOV     R7,A
00F9 EF              944             MOV     A,R7
00FA 4480            945             ORL     A,#080H
00FC FF              946             MOV     R7,A
00FD EF              947             MOV     A,R7
00FE F0              948             MOVX    @DPTR,A
                     949     ;       P2FREE_SOFT=FREE_RUN;
                     950                             ; SOURCE LINE # 183
00FF 90E018          951             MOV     DPTR,#0E018H
0102 E0              952             MOVX    A,@DPTR
0103 FF              953             MOV     R7,A
0104 EF              954             MOV     A,R7
0105 543F            955             ANL     A,#03FH
0107 FF              956             MOV     R7,A
0108 EF              957             MOV     A,R7
0109 4480            958             ORL     A,#080H
010B FF              959             MOV     R7,A
010C EF              960             MOV     A,R7
010D F0              961             MOVX    @DPTR,A
                     962     ;       P3FREE_SOFT=FREE_RUN;
                     963                             ; SOURCE LINE # 184
010E 90E02E          964             MOV     DPTR,#0E02EH
0111 E0              965             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    16

0112 FF              966             MOV     R7,A
0113 EF              967             MOV     A,R7
0114 543F            968             ANL     A,#03FH
0116 FF              969             MOV     R7,A
0117 EF              970             MOV     A,R7
0118 4480            971             ORL     A,#080H
011A FF              972             MOV     R7,A
011B EF              973             MOV     A,R7
011C F0              974             MOVX    @DPTR,A
                     975     ;       P4FREE_SOFT=FREE_RUN;
                     976                             ; SOURCE LINE # 185
011D 90E044          977             MOV     DPTR,#0E044H
0120 E0              978             MOVX    A,@DPTR
0121 FF              979             MOV     R7,A
0122 EF              980             MOV     A,R7
0123 543F            981             ANL     A,#03FH
0125 FF              982             MOV     R7,A
0126 EF              983             MOV     A,R7
0127 4480            984             ORL     A,#080H
0129 FF              985             MOV     R7,A
012A EF              986             MOV     A,R7
012B F0              987             MOVX    @DPTR,A
                     988     ; 
                     989     ; // shadow register load mode
                     990     ; 
                     991     ; 
                     992     ;       P1SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                     993                             ; SOURCE LINE # 190
012C 90E007          994             MOV     DPTR,#0E007H
012F E0              995             MOVX    A,@DPTR
0130 FF              996             MOV     R7,A
0131 EF              997             MOV     A,R7
0132 54EF            998             ANL     A,#0EFH
0134 FF              999             MOV     R7,A
0135 EF             1000             MOV     A,R7
0136 F0             1001             MOVX    @DPTR,A
                    1002     ;       P1SHDWB_MODE = CC_SHADOW;
                    1003                             ; SOURCE LINE # 191
0137 90E007         1004             MOV     DPTR,#0E007H
013A E0             1005             MOVX    A,@DPTR
013B FF             1006             MOV     R7,A
013C EF             1007             MOV     A,R7
013D 54DF           1008             ANL     A,#0DFH
013F FF             1009             MOV     R7,A
0140 EF             1010             MOV     A,R7
0141 F0             1011             MOVX    @DPTR,A
                    1012     ;       P1LOADA_MODE = CC_CTR_ZERO;
                    1013                             ; SOURCE LINE # 192
0142 90E007         1014             MOV     DPTR,#0E007H
0145 E0             1015             MOVX    A,@DPTR
0146 FF             1016             MOV     R7,A
0147 EF             1017             MOV     A,R7
0148 54FC           1018             ANL     A,#0FCH
014A FF             1019             MOV     R7,A
014B EF             1020             MOV     A,R7
014C F0             1021             MOVX    @DPTR,A
                    1022     ;       P1LOADB_MODE = CC_CTR_ZERO;
                    1023                             ; SOURCE LINE # 193
014D 90E007         1024             MOV     DPTR,#0E007H
0150 E0             1025             MOVX    A,@DPTR
0151 FF             1026             MOV     R7,A
0152 EF             1027             MOV     A,R7
0153 54F3           1028             ANL     A,#0F3H
0155 FF             1029             MOV     R7,A
0156 EF             1030             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    17

0157 F0             1031             MOVX    @DPTR,A
                    1032     ;       
                    1033     ;       P2SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1034                             ; SOURCE LINE # 195
0158 90E01D         1035             MOV     DPTR,#0E01DH
015B E0             1036             MOVX    A,@DPTR
015C FF             1037             MOV     R7,A
015D EF             1038             MOV     A,R7
015E 54EF           1039             ANL     A,#0EFH
0160 FF             1040             MOV     R7,A
0161 EF             1041             MOV     A,R7
0162 F0             1042             MOVX    @DPTR,A
                    1043     ;       P2SHDWB_MODE = CC_SHADOW;
                    1044                             ; SOURCE LINE # 196
0163 90E01D         1045             MOV     DPTR,#0E01DH
0166 E0             1046             MOVX    A,@DPTR
0167 FF             1047             MOV     R7,A
0168 EF             1048             MOV     A,R7
0169 54DF           1049             ANL     A,#0DFH
016B FF             1050             MOV     R7,A
016C EF             1051             MOV     A,R7
016D F0             1052             MOVX    @DPTR,A
                    1053     ;       P2LOADA_MODE = CC_CTR_ZERO;
                    1054                             ; SOURCE LINE # 197
016E 90E01D         1055             MOV     DPTR,#0E01DH
0171 E0             1056             MOVX    A,@DPTR
0172 FF             1057             MOV     R7,A
0173 EF             1058             MOV     A,R7
0174 54FC           1059             ANL     A,#0FCH
0176 FF             1060             MOV     R7,A
0177 EF             1061             MOV     A,R7
0178 F0             1062             MOVX    @DPTR,A
                    1063     ;       P2LOADB_MODE = CC_CTR_ZERO;
                    1064                             ; SOURCE LINE # 198
0179 90E01D         1065             MOV     DPTR,#0E01DH
017C E0             1066             MOVX    A,@DPTR
017D FF             1067             MOV     R7,A
017E EF             1068             MOV     A,R7
017F 54F3           1069             ANL     A,#0F3H
0181 FF             1070             MOV     R7,A
0182 EF             1071             MOV     A,R7
0183 F0             1072             MOVX    @DPTR,A
                    1073     ;       
                    1074     ;       P3SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1075                             ; SOURCE LINE # 200
0184 90E033         1076             MOV     DPTR,#0E033H
0187 E0             1077             MOVX    A,@DPTR
0188 FF             1078             MOV     R7,A
0189 EF             1079             MOV     A,R7
018A 54EF           1080             ANL     A,#0EFH
018C FF             1081             MOV     R7,A
018D EF             1082             MOV     A,R7
018E F0             1083             MOVX    @DPTR,A
                    1084     ;       P3SHDWB_MODE = CC_SHADOW;
                    1085                             ; SOURCE LINE # 201
018F 90E033         1086             MOV     DPTR,#0E033H
0192 E0             1087             MOVX    A,@DPTR
0193 FF             1088             MOV     R7,A
0194 EF             1089             MOV     A,R7
0195 54DF           1090             ANL     A,#0DFH
0197 FF             1091             MOV     R7,A
0198 EF             1092             MOV     A,R7
0199 F0             1093             MOVX    @DPTR,A
                    1094     ;       P3LOADA_MODE = CC_CTR_ZERO;
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    18

                    1095                             ; SOURCE LINE # 202
019A 90E033         1096             MOV     DPTR,#0E033H
019D E0             1097             MOVX    A,@DPTR
019E FF             1098             MOV     R7,A
019F EF             1099             MOV     A,R7
01A0 54FC           1100             ANL     A,#0FCH
01A2 FF             1101             MOV     R7,A
01A3 EF             1102             MOV     A,R7
01A4 F0             1103             MOVX    @DPTR,A
                    1104     ;       P3LOADB_MODE = CC_CTR_ZERO;
                    1105                             ; SOURCE LINE # 203
01A5 90E033         1106             MOV     DPTR,#0E033H
01A8 E0             1107             MOVX    A,@DPTR
01A9 FF             1108             MOV     R7,A
01AA EF             1109             MOV     A,R7
01AB 54F3           1110             ANL     A,#0F3H
01AD FF             1111             MOV     R7,A
01AE EF             1112             MOV     A,R7
01AF F0             1113             MOVX    @DPTR,A
                    1114     ;       
                    1115     ;       P4SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1116                             ; SOURCE LINE # 205
01B0 90E049         1117             MOV     DPTR,#0E049H
01B3 E0             1118             MOVX    A,@DPTR
01B4 FF             1119             MOV     R7,A
01B5 EF             1120             MOV     A,R7
01B6 54EF           1121             ANL     A,#0EFH
01B8 FF             1122             MOV     R7,A
01B9 EF             1123             MOV     A,R7
01BA F0             1124             MOVX    @DPTR,A
                    1125     ;       P4SHDWB_MODE = CC_SHADOW;
                    1126                             ; SOURCE LINE # 206
01BB 90E049         1127             MOV     DPTR,#0E049H
01BE E0             1128             MOVX    A,@DPTR
01BF FF             1129             MOV     R7,A
01C0 EF             1130             MOV     A,R7
01C1 54DF           1131             ANL     A,#0DFH
01C3 FF             1132             MOV     R7,A
01C4 EF             1133             MOV     A,R7
01C5 F0             1134             MOVX    @DPTR,A
                    1135     ;       P4LOADA_MODE = CC_CTR_ZERO;
                    1136                             ; SOURCE LINE # 207
01C6 90E049         1137             MOV     DPTR,#0E049H
01C9 E0             1138             MOVX    A,@DPTR
01CA FF             1139             MOV     R7,A
01CB EF             1140             MOV     A,R7
01CC 54FC           1141             ANL     A,#0FCH
01CE FF             1142             MOV     R7,A
01CF EF             1143             MOV     A,R7
01D0 F0             1144             MOVX    @DPTR,A
                    1145     ;       P4LOADB_MODE = CC_CTR_ZERO;
                    1146                             ; SOURCE LINE # 208
01D1 90E049         1147             MOV     DPTR,#0E049H
01D4 E0             1148             MOVX    A,@DPTR
01D5 FF             1149             MOV     R7,A
01D6 EF             1150             MOV     A,R7
01D7 54F3           1151             ANL     A,#0F3H
01D9 FF             1152             MOV     R7,A
01DA EF             1153             MOV     A,R7
01DB F0             1154             MOVX    @DPTR,A
                    1155     ;       
                    1156     ;       
                    1157     ;       
                    1158     ;       //PWMxA waveform counter condition
                    1159     ;       // when counter count up to cmpA value, PWMxA output is set high, when counter coun
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    19

                             t down to cmpA value, PWMxA output is clear
                    1160     ;       // when cmpB is disable 
                    1161     ;       
                    1162     ;       P1CADA=AQ_CLEAR;                    
                    1163                             ; SOURCE LINE # 216
01DC 90E009         1164             MOV     DPTR,#0E009H
01DF E0             1165             MOVX    A,@DPTR
01E0 FF             1166             MOV     R7,A
01E1 EF             1167             MOV     A,R7
01E2 543F           1168             ANL     A,#03FH
01E4 FF             1169             MOV     R7,A
01E5 EF             1170             MOV     A,R7
01E6 4440           1171             ORL     A,#040H
01E8 FF             1172             MOV     R7,A
01E9 EF             1173             MOV     A,R7
01EA F0             1174             MOVX    @DPTR,A
                    1175     ;       P1CAUA=AQ_SET;
                    1176                             ; SOURCE LINE # 217
01EB 90E009         1177             MOV     DPTR,#0E009H
01EE E0             1178             MOVX    A,@DPTR
01EF FF             1179             MOV     R7,A
01F0 EF             1180             MOV     A,R7
01F1 54CF           1181             ANL     A,#0CFH
01F3 FF             1182             MOV     R7,A
01F4 EF             1183             MOV     A,R7
01F5 4420           1184             ORL     A,#020H
01F7 FF             1185             MOV     R7,A
01F8 EF             1186             MOV     A,R7
01F9 F0             1187             MOVX    @DPTR,A
                    1188     ;       P1CBDA=AQ_NO_ACTION;                
                    1189                             ; SOURCE LINE # 218
01FA 90E008         1190             MOV     DPTR,#0E008H
01FD E0             1191             MOVX    A,@DPTR
01FE FF             1192             MOV     R7,A
01FF EF             1193             MOV     A,R7
0200 54F3           1194             ANL     A,#0F3H
0202 FF             1195             MOV     R7,A
0203 EF             1196             MOV     A,R7
0204 F0             1197             MOVX    @DPTR,A
                    1198     ;       P1CBUA=AQ_NO_ACTION;
                    1199                             ; SOURCE LINE # 219
0205 90E008         1200             MOV     DPTR,#0E008H
0208 E0             1201             MOVX    A,@DPTR
0209 FF             1202             MOV     R7,A
020A EF             1203             MOV     A,R7
020B 54FC           1204             ANL     A,#0FCH
020D FF             1205             MOV     R7,A
020E EF             1206             MOV     A,R7
020F F0             1207             MOVX    @DPTR,A
                    1208     ;       P1PRDA=AQ_NO_ACTION;
                    1209                             ; SOURCE LINE # 220
0210 90E009         1210             MOV     DPTR,#0E009H
0213 E0             1211             MOVX    A,@DPTR
0214 FF             1212             MOV     R7,A
0215 EF             1213             MOV     A,R7
0216 54F3           1214             ANL     A,#0F3H
0218 FF             1215             MOV     R7,A
0219 EF             1216             MOV     A,R7
021A F0             1217             MOVX    @DPTR,A
                    1218     ;       P1ZROA=AQ_NO_ACTION;
                    1219                             ; SOURCE LINE # 221
021B 90E009         1220             MOV     DPTR,#0E009H
021E E0             1221             MOVX    A,@DPTR
021F FF             1222             MOV     R7,A
0220 EF             1223             MOV     A,R7
0221 54FC           1224             ANL     A,#0FCH
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    20

0223 FF             1225             MOV     R7,A
0224 EF             1226             MOV     A,R7
0225 F0             1227             MOVX    @DPTR,A
                    1228     ;       
                    1229     ;       P2CADA=AQ_CLEAR;                    
                    1230                             ; SOURCE LINE # 223
0226 90E01F         1231             MOV     DPTR,#0E01FH
0229 E0             1232             MOVX    A,@DPTR
022A FF             1233             MOV     R7,A
022B EF             1234             MOV     A,R7
022C 543F           1235             ANL     A,#03FH
022E FF             1236             MOV     R7,A
022F EF             1237             MOV     A,R7
0230 4440           1238             ORL     A,#040H
0232 FF             1239             MOV     R7,A
0233 EF             1240             MOV     A,R7
0234 F0             1241             MOVX    @DPTR,A
                    1242     ;       P2CAUA=AQ_SET;
                    1243                             ; SOURCE LINE # 224
0235 90E01F         1244             MOV     DPTR,#0E01FH
0238 E0             1245             MOVX    A,@DPTR
0239 FF             1246             MOV     R7,A
023A EF             1247             MOV     A,R7
023B 54CF           1248             ANL     A,#0CFH
023D FF             1249             MOV     R7,A
023E EF             1250             MOV     A,R7
023F 4420           1251             ORL     A,#020H
0241 FF             1252             MOV     R7,A
0242 EF             1253             MOV     A,R7
0243 F0             1254             MOVX    @DPTR,A
                    1255     ;       P2CBDA=AQ_NO_ACTION;                     
                    1256                             ; SOURCE LINE # 225
0244 90E01E         1257             MOV     DPTR,#0E01EH
0247 E0             1258             MOVX    A,@DPTR
0248 FF             1259             MOV     R7,A
0249 EF             1260             MOV     A,R7
024A 54F3           1261             ANL     A,#0F3H
024C FF             1262             MOV     R7,A
024D EF             1263             MOV     A,R7
024E F0             1264             MOVX    @DPTR,A
                    1265     ;       P2CBUA=AQ_NO_ACTION;
                    1266                             ; SOURCE LINE # 226
024F 90E01E         1267             MOV     DPTR,#0E01EH
0252 E0             1268             MOVX    A,@DPTR
0253 FF             1269             MOV     R7,A
0254 EF             1270             MOV     A,R7
0255 54FC           1271             ANL     A,#0FCH
0257 FF             1272             MOV     R7,A
0258 EF             1273             MOV     A,R7
0259 F0             1274             MOVX    @DPTR,A
                    1275     ;       P2PRDA=AQ_NO_ACTION;
                    1276                             ; SOURCE LINE # 227
025A 90E01F         1277             MOV     DPTR,#0E01FH
025D E0             1278             MOVX    A,@DPTR
025E FF             1279             MOV     R7,A
025F EF             1280             MOV     A,R7
0260 54F3           1281             ANL     A,#0F3H
0262 FF             1282             MOV     R7,A
0263 EF             1283             MOV     A,R7
0264 F0             1284             MOVX    @DPTR,A
                    1285     ;       P2ZROA=AQ_NO_ACTION;
                    1286                             ; SOURCE LINE # 228
0265 90E01F         1287             MOV     DPTR,#0E01FH
0268 E0             1288             MOVX    A,@DPTR
0269 FF             1289             MOV     R7,A
026A EF             1290             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    21

026B 54FC           1291             ANL     A,#0FCH
026D FF             1292             MOV     R7,A
026E EF             1293             MOV     A,R7
026F F0             1294             MOVX    @DPTR,A
                    1295     ;       
                    1296     ;       
                    1297     ;       P3CADA=AQ_CLEAR;                     
                    1298                             ; SOURCE LINE # 231
0270 90E035         1299             MOV     DPTR,#0E035H
0273 E0             1300             MOVX    A,@DPTR
0274 FF             1301             MOV     R7,A
0275 EF             1302             MOV     A,R7
0276 543F           1303             ANL     A,#03FH
0278 FF             1304             MOV     R7,A
0279 EF             1305             MOV     A,R7
027A 4440           1306             ORL     A,#040H
027C FF             1307             MOV     R7,A
027D EF             1308             MOV     A,R7
027E F0             1309             MOVX    @DPTR,A
                    1310     ;       P3CAUA=AQ_SET;
                    1311                             ; SOURCE LINE # 232
027F 90E035         1312             MOV     DPTR,#0E035H
0282 E0             1313             MOVX    A,@DPTR
0283 FF             1314             MOV     R7,A
0284 EF             1315             MOV     A,R7
0285 54CF           1316             ANL     A,#0CFH
0287 FF             1317             MOV     R7,A
0288 EF             1318             MOV     A,R7
0289 4420           1319             ORL     A,#020H
028B FF             1320             MOV     R7,A
028C EF             1321             MOV     A,R7
028D F0             1322             MOVX    @DPTR,A
                    1323     ;       P3CBDA=AQ_NO_ACTION;                       
                    1324                             ; SOURCE LINE # 233
028E 90E034         1325             MOV     DPTR,#0E034H
0291 E0             1326             MOVX    A,@DPTR
0292 FF             1327             MOV     R7,A
0293 EF             1328             MOV     A,R7
0294 54F3           1329             ANL     A,#0F3H
0296 FF             1330             MOV     R7,A
0297 EF             1331             MOV     A,R7
0298 F0             1332             MOVX    @DPTR,A
                    1333     ;       P3CBUA=AQ_NO_ACTION;
                    1334                             ; SOURCE LINE # 234
0299 90E034         1335             MOV     DPTR,#0E034H
029C E0             1336             MOVX    A,@DPTR
029D FF             1337             MOV     R7,A
029E EF             1338             MOV     A,R7
029F 54FC           1339             ANL     A,#0FCH
02A1 FF             1340             MOV     R7,A
02A2 EF             1341             MOV     A,R7
02A3 F0             1342             MOVX    @DPTR,A
                    1343     ;       P3PRDA=AQ_NO_ACTION;
                    1344                             ; SOURCE LINE # 235
02A4 90E035         1345             MOV     DPTR,#0E035H
02A7 E0             1346             MOVX    A,@DPTR
02A8 FF             1347             MOV     R7,A
02A9 EF             1348             MOV     A,R7
02AA 54F3           1349             ANL     A,#0F3H
02AC FF             1350             MOV     R7,A
02AD EF             1351             MOV     A,R7
02AE F0             1352             MOVX    @DPTR,A
                    1353     ;       P3ZROA=AQ_NO_ACTION;
                    1354                             ; SOURCE LINE # 236
02AF 90E035         1355             MOV     DPTR,#0E035H
02B2 E0             1356             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    22

02B3 FF             1357             MOV     R7,A
02B4 EF             1358             MOV     A,R7
02B5 54FC           1359             ANL     A,#0FCH
02B7 FF             1360             MOV     R7,A
02B8 EF             1361             MOV     A,R7
02B9 F0             1362             MOVX    @DPTR,A
                    1363     ;       
                    1364     ;       
                    1365     ;       P4CADA=AQ_CLEAR;                     
                    1366                             ; SOURCE LINE # 239
02BA 90E04B         1367             MOV     DPTR,#0E04BH
02BD E0             1368             MOVX    A,@DPTR
02BE FF             1369             MOV     R7,A
02BF EF             1370             MOV     A,R7
02C0 543F           1371             ANL     A,#03FH
02C2 FF             1372             MOV     R7,A
02C3 EF             1373             MOV     A,R7
02C4 4440           1374             ORL     A,#040H
02C6 FF             1375             MOV     R7,A
02C7 EF             1376             MOV     A,R7
02C8 F0             1377             MOVX    @DPTR,A
                    1378     ;       P4CAUA=AQ_SET;
                    1379                             ; SOURCE LINE # 240
02C9 90E04B         1380             MOV     DPTR,#0E04BH
02CC E0             1381             MOVX    A,@DPTR
02CD FF             1382             MOV     R7,A
02CE EF             1383             MOV     A,R7
02CF 54CF           1384             ANL     A,#0CFH
02D1 FF             1385             MOV     R7,A
02D2 EF             1386             MOV     A,R7
02D3 4420           1387             ORL     A,#020H
02D5 FF             1388             MOV     R7,A
02D6 EF             1389             MOV     A,R7
02D7 F0             1390             MOVX    @DPTR,A
                    1391     ;       P4CBDA=AQ_NO_ACTION;                
                    1392                             ; SOURCE LINE # 241
02D8 90E04A         1393             MOV     DPTR,#0E04AH
02DB E0             1394             MOVX    A,@DPTR
02DC FF             1395             MOV     R7,A
02DD EF             1396             MOV     A,R7
02DE 54F3           1397             ANL     A,#0F3H
02E0 FF             1398             MOV     R7,A
02E1 EF             1399             MOV     A,R7
02E2 F0             1400             MOVX    @DPTR,A
                    1401     ;       P4CBUA=AQ_NO_ACTION;
                    1402                             ; SOURCE LINE # 242
02E3 90E04A         1403             MOV     DPTR,#0E04AH
02E6 E0             1404             MOVX    A,@DPTR
02E7 FF             1405             MOV     R7,A
02E8 EF             1406             MOV     A,R7
02E9 54FC           1407             ANL     A,#0FCH
02EB FF             1408             MOV     R7,A
02EC EF             1409             MOV     A,R7
02ED F0             1410             MOVX    @DPTR,A
                    1411     ;       P4PRDA=AQ_NO_ACTION;
                    1412                             ; SOURCE LINE # 243
02EE 90E04B         1413             MOV     DPTR,#0E04BH
02F1 E0             1414             MOVX    A,@DPTR
02F2 FF             1415             MOV     R7,A
02F3 EF             1416             MOV     A,R7
02F4 54F3           1417             ANL     A,#0F3H
02F6 FF             1418             MOV     R7,A
02F7 EF             1419             MOV     A,R7
02F8 F0             1420             MOVX    @DPTR,A
                    1421     ;       P4ZROA=AQ_NO_ACTION;
                    1422                             ; SOURCE LINE # 244
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    23

02F9 90E04B         1423             MOV     DPTR,#0E04BH
02FC E0             1424             MOVX    A,@DPTR
02FD FF             1425             MOV     R7,A
02FE EF             1426             MOV     A,R7
02FF 54FC           1427             ANL     A,#0FCH
0301 FF             1428             MOV     R7,A
0302 EF             1429             MOV     A,R7
0303 F0             1430             MOVX    @DPTR,A
                    1431     ;       
                    1432     ;       
                    1433     ;       
                    1434     ; 
                    1435     ; //    P1ZROA = AQ_SET;                                                         // CTR = Z
                             ERO set,CTR = CMPA up clear,CTR = PRD nothing,CTR = CMPA down nothing
                    1436     ; //  P1CAUA = AQ_CLEAR;
                    1437     ; //  P1PRDA = AQ_NO_ACTION;
                    1438     ; //  P1CADA = AQ_NO_ACTION;
                    1439     ; //  P1CBDA = AQ_NO_ACTION;         // when cmpB pwmxA do nothing
                    1440     ; //  P1CBUA = AQ_NO_ACTION;
                    1441     ; 
                    1442     ; 
                    1443     ; //    P1ZROA = AQ_SET;                                                        
                    1444     ; //    P1CAUA = AQ_NO_ACTION;                                                  // CTR = ZE
                             RO set,CTR = CMPA up nothing,CTR = PRD nothing,CTR = CMPA down nothing
                    1445     ; //  P1PRDA = AQ_NO_ACTION;
                    1446     ; //  P!CADA = AQ_NO_ACTION;
                    1447     ; //    P1CBUA = AQ_CLEAR;                                                      // CTR incr
                             ement upto CMPB  then clear PWMxA output
                    1448     ; //  P1CBDA = AQ_NO_ACTION;
                    1449     ; ;
                    1450     ; 
                    1451     ; 
                    1452     ;       //PWMxB waveform counter condition , PWMxB can be use seperately by setting P1OUT_M
                             ODE=DB_DISABLE
                    1453     ;       // when counter count up to cmpA value, PWMxB output is clear, when counter count d
                             own to cmpA value, PWMxB output is set,  PWMxB is complement of PWMxA
                    1454     ;       // when cmpB is disable 
                    1455     ;       
                    1456     ; //    P1CADB=AQ_SET;                    
                    1457     ; //    P1CAUB=AQ_CLEAR;
                    1458     ; //    P1CBDB=AQ_NO_ACTION;                
                    1459     ; //    P1CBUB=AQ_NO_ACTION;
                    1460     ; //    P1PRDB=AQ_NO_ACTION;
                    1461     ; //    P1ZROB=AQ_NO_ACTION;
                    1462     ;       
                    1463     ; 
                    1464     ; //Dead band generator control enable and set dead band time
                    1465     ; 
                    1466     ; 
                    1467     ;   P1OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1468                             ; SOURCE LINE # 281
0304 90E00C         1469             MOV     DPTR,#0E00CH
0307 E0             1470             MOVX    A,@DPTR
0308 FF             1471             MOV     R7,A
0309 EF             1472             MOV     A,R7
030A 4403           1473             ORL     A,#03H
030C FF             1474             MOV     R7,A
030D EF             1475             MOV     A,R7
030E F0             1476             MOVX    @DPTR,A
                    1477     ;   P1POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1478                             ; SOURCE LINE # 282
030F 90E00C         1479             MOV     DPTR,#0E00CH
0312 E0             1480             MOVX    A,@DPTR
0313 FF             1481             MOV     R7,A
0314 EF             1482             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    24

0315 54F3           1483             ANL     A,#0F3H
0317 FF             1484             MOV     R7,A
0318 EF             1485             MOV     A,R7
0319 4408           1486             ORL     A,#08H
031B FF             1487             MOV     R7,A
031C EF             1488             MOV     A,R7
031D F0             1489             MOVX    @DPTR,A
                    1490     ;   P1IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1491                             ; SOURCE LINE # 283
031E 90E00C         1492             MOV     DPTR,#0E00CH
0321 E0             1493             MOVX    A,@DPTR
0322 FF             1494             MOV     R7,A
0323 EF             1495             MOV     A,R7
0324 54CF           1496             ANL     A,#0CFH
0326 FF             1497             MOV     R7,A
0327 EF             1498             MOV     A,R7
0328 F0             1499             MOVX    @DPTR,A
                    1500     ; 
                    1501     ;   P2OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1502                             ; SOURCE LINE # 285
0329 90E022         1503             MOV     DPTR,#0E022H
032C E0             1504             MOVX    A,@DPTR
032D FF             1505             MOV     R7,A
032E EF             1506             MOV     A,R7
032F 4403           1507             ORL     A,#03H
0331 FF             1508             MOV     R7,A
0332 EF             1509             MOV     A,R7
0333 F0             1510             MOVX    @DPTR,A
                    1511     ;   P2POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1512                             ; SOURCE LINE # 286
0334 90E022         1513             MOV     DPTR,#0E022H
0337 E0             1514             MOVX    A,@DPTR
0338 FF             1515             MOV     R7,A
0339 EF             1516             MOV     A,R7
033A 54F3           1517             ANL     A,#0F3H
033C FF             1518             MOV     R7,A
033D EF             1519             MOV     A,R7
033E 4408           1520             ORL     A,#08H
0340 FF             1521             MOV     R7,A
0341 EF             1522             MOV     A,R7
0342 F0             1523             MOVX    @DPTR,A
                    1524     ;   P2IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1525                             ; SOURCE LINE # 287
0343 90E022         1526             MOV     DPTR,#0E022H
0346 E0             1527             MOVX    A,@DPTR
0347 FF             1528             MOV     R7,A
0348 EF             1529             MOV     A,R7
0349 54CF           1530             ANL     A,#0CFH
034B FF             1531             MOV     R7,A
034C EF             1532             MOV     A,R7
034D F0             1533             MOVX    @DPTR,A
                    1534     ; 
                    1535     ;   P3OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1536                             ; SOURCE LINE # 289
034E 90E038         1537             MOV     DPTR,#0E038H
0351 E0             1538             MOVX    A,@DPTR
0352 FF             1539             MOV     R7,A
0353 EF             1540             MOV     A,R7
0354 4403           1541             ORL     A,#03H
0356 FF             1542             MOV     R7,A
0357 EF             1543             MOV     A,R7
0358 F0             1544             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    25

                    1545     ;   P3POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1546                             ; SOURCE LINE # 290
0359 90E038         1547             MOV     DPTR,#0E038H
035C E0             1548             MOVX    A,@DPTR
035D FF             1549             MOV     R7,A
035E EF             1550             MOV     A,R7
035F 54F3           1551             ANL     A,#0F3H
0361 FF             1552             MOV     R7,A
0362 EF             1553             MOV     A,R7
0363 4408           1554             ORL     A,#08H
0365 FF             1555             MOV     R7,A
0366 EF             1556             MOV     A,R7
0367 F0             1557             MOVX    @DPTR,A
                    1558     ;   P3IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1559                             ; SOURCE LINE # 291
0368 90E038         1560             MOV     DPTR,#0E038H
036B E0             1561             MOVX    A,@DPTR
036C FF             1562             MOV     R7,A
036D EF             1563             MOV     A,R7
036E 54CF           1564             ANL     A,#0CFH
0370 FF             1565             MOV     R7,A
0371 EF             1566             MOV     A,R7
0372 F0             1567             MOVX    @DPTR,A
                    1568     ; 
                    1569     ;   P4OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1570                             ; SOURCE LINE # 293
0373 90E04E         1571             MOV     DPTR,#0E04EH
0376 E0             1572             MOVX    A,@DPTR
0377 FF             1573             MOV     R7,A
0378 EF             1574             MOV     A,R7
0379 4403           1575             ORL     A,#03H
037B FF             1576             MOV     R7,A
037C EF             1577             MOV     A,R7
037D F0             1578             MOVX    @DPTR,A
                    1579     ;   P4POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1580                             ; SOURCE LINE # 294
037E 90E04E         1581             MOV     DPTR,#0E04EH
0381 E0             1582             MOVX    A,@DPTR
0382 FF             1583             MOV     R7,A
0383 EF             1584             MOV     A,R7
0384 54F3           1585             ANL     A,#0F3H
0386 FF             1586             MOV     R7,A
0387 EF             1587             MOV     A,R7
0388 4408           1588             ORL     A,#08H
038A FF             1589             MOV     R7,A
038B EF             1590             MOV     A,R7
038C F0             1591             MOVX    @DPTR,A
                    1592     ;   P4IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1593                             ; SOURCE LINE # 295
038D 90E04E         1594             MOV     DPTR,#0E04EH
0390 E0             1595             MOVX    A,@DPTR
0391 FF             1596             MOV     R7,A
0392 EF             1597             MOV     A,R7
0393 54CF           1598             ANL     A,#0CFH
0395 FF             1599             MOV     R7,A
0396 EF             1600             MOV     A,R7
0397 F0             1601             MOVX    @DPTR,A
                    1602     ; 
                    1603     ; 
                    1604     ; 
                    1605     ; //    P1OUT_MODE=DB_FULL_ENABLE;                                                      // 
                             delay source is epwmxA,dead band full,epwmxA invert
                    1606     ; //    P1POLSEL=DB_ACTV_LOC;
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    26

                    1607     ; //    P1IN_MODE=DB_AUAD;
                    1608     ;  
                    1609     ; 
                    1610     ; 
                    1611     ; 
                    1612     ;   P1DBRED = 0x0032;//0x0A                                             // rise edge dead t
                             ime is 1.25uS
                    1613                             ; SOURCE LINE # 306
0398 90E00D         1614             MOV     DPTR,#0E00DH
039B E4             1615             CLR     A
039C F0             1616             MOVX    @DPTR,A
039D A3             1617             INC     DPTR
039E 7432           1618             MOV     A,#032H
03A0 F0             1619             MOVX    @DPTR,A
                    1620     ;       P2DBRED = 0x0032;
                    1621                             ; SOURCE LINE # 307
03A1 90E023         1622             MOV     DPTR,#0E023H
03A4 E4             1623             CLR     A
03A5 F0             1624             MOVX    @DPTR,A
03A6 A3             1625             INC     DPTR
03A7 7432           1626             MOV     A,#032H
03A9 F0             1627             MOVX    @DPTR,A
                    1628     ;       P3DBRED = 0x0032;
                    1629                             ; SOURCE LINE # 308
03AA 90E039         1630             MOV     DPTR,#0E039H
03AD E4             1631             CLR     A
03AE F0             1632             MOVX    @DPTR,A
03AF A3             1633             INC     DPTR
03B0 7432           1634             MOV     A,#032H
03B2 F0             1635             MOVX    @DPTR,A
                    1636     ;       P4DBRED = 0x0032;
                    1637                             ; SOURCE LINE # 309
03B3 90E04F         1638             MOV     DPTR,#0E04FH
03B6 E4             1639             CLR     A
03B7 F0             1640             MOVX    @DPTR,A
03B8 A3             1641             INC     DPTR
03B9 7432           1642             MOV     A,#032H
03BB F0             1643             MOVX    @DPTR,A
                    1644     ;       
                    1645     ;       P1DBFED = 0x0032;               // fall edge dead time is 1.25uS
                    1646                             ; SOURCE LINE # 311
03BC 90E00F         1647             MOV     DPTR,#0E00FH
03BF E4             1648             CLR     A
03C0 F0             1649             MOVX    @DPTR,A
03C1 A3             1650             INC     DPTR
03C2 7432           1651             MOV     A,#032H
03C4 F0             1652             MOVX    @DPTR,A
                    1653     ;   P2DBFED = 0x0032;
                    1654                             ; SOURCE LINE # 312
03C5 90E025         1655             MOV     DPTR,#0E025H
03C8 E4             1656             CLR     A
03C9 F0             1657             MOVX    @DPTR,A
03CA A3             1658             INC     DPTR
03CB 7432           1659             MOV     A,#032H
03CD F0             1660             MOVX    @DPTR,A
                    1661     ;   P3DBFED = 0x0032;
                    1662                             ; SOURCE LINE # 313
03CE 90E03B         1663             MOV     DPTR,#0E03BH
03D1 E4             1664             CLR     A
03D2 F0             1665             MOVX    @DPTR,A
03D3 A3             1666             INC     DPTR
03D4 7432           1667             MOV     A,#032H
03D6 F0             1668             MOVX    @DPTR,A
                    1669     ;   P4DBFED = 0x0032;
                    1670                             ; SOURCE LINE # 314
03D7 90E051         1671             MOV     DPTR,#0E051H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    27

03DA E4             1672             CLR     A
03DB F0             1673             MOVX    @DPTR,A
03DC A3             1674             INC     DPTR
03DD 7432           1675             MOV     A,#032H
03DF F0             1676             MOVX    @DPTR,A
                    1677     ; 
                    1678     ; 
                    1679     ; //     P1OUT_MODE=DB_DISABLE;                                         // dead band is byp
                             ass
                    1680     ; //     P2OUT_MODE=DB_DISABLE;         
                    1681     ; //     P3OUT_MODE=DB_DISABLE;         
                    1682     ; //     P4OUT_MODE=DB_DISABLE;         
                    1683     ; 
                    1684     ; 
                    1685     ; 
                    1686     ; // trip zone control: OSHT ---for one time; CBC for cycle by cycle
                    1687     ; 
                    1688     ;       P1TZ_OSHT =     TZ_ENABLE;                      // OSHT enable
                    1689                             ; SOURCE LINE # 326
03E0 90E011         1690             MOV     DPTR,#0E011H
03E3 E0             1691             MOVX    A,@DPTR
03E4 FF             1692             MOV     R7,A
03E5 EF             1693             MOV     A,R7
03E6 4401           1694             ORL     A,#01H
03E8 FF             1695             MOV     R7,A
03E9 EF             1696             MOV     A,R7
03EA F0             1697             MOVX    @DPTR,A
                    1698     ;       P1TZ_CBC =   TZ_DISABLE;
                    1699                             ; SOURCE LINE # 327
03EB 90E011         1700             MOV     DPTR,#0E011H
03EE E0             1701             MOVX    A,@DPTR
03EF FF             1702             MOV     R7,A
03F0 EF             1703             MOV     A,R7
03F1 54FD           1704             ANL     A,#0FDH
03F3 FF             1705             MOV     R7,A
03F4 EF             1706             MOV     A,R7
03F5 F0             1707             MOVX    @DPTR,A
                    1708     ;       
                    1709     ;       P2TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1710                             ; SOURCE LINE # 329
03F6 90E027         1711             MOV     DPTR,#0E027H
03F9 E0             1712             MOVX    A,@DPTR
03FA FF             1713             MOV     R7,A
03FB EF             1714             MOV     A,R7
03FC 4401           1715             ORL     A,#01H
03FE FF             1716             MOV     R7,A
03FF EF             1717             MOV     A,R7
0400 F0             1718             MOVX    @DPTR,A
                    1719     ;       P2TZ_CBC =   TZ_DISABLE;
                    1720                             ; SOURCE LINE # 330
0401 90E027         1721             MOV     DPTR,#0E027H
0404 E0             1722             MOVX    A,@DPTR
0405 FF             1723             MOV     R7,A
0406 EF             1724             MOV     A,R7
0407 54FD           1725             ANL     A,#0FDH
0409 FF             1726             MOV     R7,A
040A EF             1727             MOV     A,R7
040B F0             1728             MOVX    @DPTR,A
                    1729     ;       
                    1730     ;       P3TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1731                             ; SOURCE LINE # 332
040C 90E03D         1732             MOV     DPTR,#0E03DH
040F E0             1733             MOVX    A,@DPTR
0410 FF             1734             MOV     R7,A
0411 EF             1735             MOV     A,R7
0412 4401           1736             ORL     A,#01H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    28

0414 FF             1737             MOV     R7,A
0415 EF             1738             MOV     A,R7
0416 F0             1739             MOVX    @DPTR,A
                    1740     ;       P3TZ_CBC =   TZ_DISABLE;
                    1741                             ; SOURCE LINE # 333
0417 90E03D         1742             MOV     DPTR,#0E03DH
041A E0             1743             MOVX    A,@DPTR
041B FF             1744             MOV     R7,A
041C EF             1745             MOV     A,R7
041D 54FD           1746             ANL     A,#0FDH
041F FF             1747             MOV     R7,A
0420 EF             1748             MOV     A,R7
0421 F0             1749             MOVX    @DPTR,A
                    1750     ;       
                    1751     ;       P4TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1752                             ; SOURCE LINE # 335
0422 90E053         1753             MOV     DPTR,#0E053H
0425 E0             1754             MOVX    A,@DPTR
0426 FF             1755             MOV     R7,A
0427 EF             1756             MOV     A,R7
0428 4401           1757             ORL     A,#01H
042A FF             1758             MOV     R7,A
042B EF             1759             MOV     A,R7
042C F0             1760             MOVX    @DPTR,A
                    1761     ;       P4TZ_CBC =   TZ_DISABLE;
                    1762                             ; SOURCE LINE # 336
042D 90E053         1763             MOV     DPTR,#0E053H
0430 E0             1764             MOVX    A,@DPTR
0431 FF             1765             MOV     R7,A
0432 EF             1766             MOV     A,R7
0433 54FD           1767             ANL     A,#0FDH
0435 FF             1768             MOV     R7,A
0436 EF             1769             MOV     A,R7
0437 F0             1770             MOVX    @DPTR,A
                    1771     ;       
                    1772     ;       P1TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1773                             ; SOURCE LINE # 338
0438 90E012         1774             MOV     DPTR,#0E012H
043B E0             1775             MOVX    A,@DPTR
043C FF             1776             MOV     R7,A
043D EF             1777             MOV     A,R7
043E 54FC           1778             ANL     A,#0FCH
0440 FF             1779             MOV     R7,A
0441 EF             1780             MOV     A,R7
0442 F0             1781             MOVX    @DPTR,A
                    1782     ;       P1TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1783                             ; SOURCE LINE # 339
0443 90E012         1784             MOV     DPTR,#0E012H
0446 E0             1785             MOVX    A,@DPTR
0447 FF             1786             MOV     R7,A
0448 EF             1787             MOV     A,R7
0449 54F3           1788             ANL     A,#0F3H
044B FF             1789             MOV     R7,A
044C EF             1790             MOV     A,R7
044D F0             1791             MOVX    @DPTR,A
                    1792     ;       
                    1793     ;       P2TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1794                             ; SOURCE LINE # 341
044E 90E028         1795             MOV     DPTR,#0E028H
0451 E0             1796             MOVX    A,@DPTR
0452 FF             1797             MOV     R7,A
0453 EF             1798             MOV     A,R7
0454 54FC           1799             ANL     A,#0FCH
0456 FF             1800             MOV     R7,A
0457 EF             1801             MOV     A,R7
0458 F0             1802             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    29

                    1803     ;       P2TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1804                             ; SOURCE LINE # 342
0459 90E028         1805             MOV     DPTR,#0E028H
045C E0             1806             MOVX    A,@DPTR
045D FF             1807             MOV     R7,A
045E EF             1808             MOV     A,R7
045F 54F3           1809             ANL     A,#0F3H
0461 FF             1810             MOV     R7,A
0462 EF             1811             MOV     A,R7
0463 F0             1812             MOVX    @DPTR,A
                    1813     ;       
                    1814     ;       P3TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1815                             ; SOURCE LINE # 344
0464 90E03E         1816             MOV     DPTR,#0E03EH
0467 E0             1817             MOVX    A,@DPTR
0468 FF             1818             MOV     R7,A
0469 EF             1819             MOV     A,R7
046A 54FC           1820             ANL     A,#0FCH
046C FF             1821             MOV     R7,A
046D EF             1822             MOV     A,R7
046E F0             1823             MOVX    @DPTR,A
                    1824     ;       P3TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1825                             ; SOURCE LINE # 345
046F 90E03E         1826             MOV     DPTR,#0E03EH
0472 E0             1827             MOVX    A,@DPTR
0473 FF             1828             MOV     R7,A
0474 EF             1829             MOV     A,R7
0475 54F3           1830             ANL     A,#0F3H
0477 FF             1831             MOV     R7,A
0478 EF             1832             MOV     A,R7
0479 F0             1833             MOVX    @DPTR,A
                    1834     ;       
                    1835     ;               
                    1836     ;       P4TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1837                             ; SOURCE LINE # 348
047A 90E054         1838             MOV     DPTR,#0E054H
047D E0             1839             MOVX    A,@DPTR
047E FF             1840             MOV     R7,A
047F EF             1841             MOV     A,R7
0480 54FC           1842             ANL     A,#0FCH
0482 FF             1843             MOV     R7,A
0483 EF             1844             MOV     A,R7
0484 F0             1845             MOVX    @DPTR,A
                    1846     ;       P4TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1847                             ; SOURCE LINE # 349
0485 90E054         1848             MOV     DPTR,#0E054H
0488 E0             1849             MOVX    A,@DPTR
0489 FF             1850             MOV     R7,A
048A EF             1851             MOV     A,R7
048B 54F3           1852             ANL     A,#0F3H
048D FF             1853             MOV     R7,A
048E EF             1854             MOV     A,R7
048F F0             1855             MOVX    @DPTR,A
                    1856     ;       
                    1857     ;       
                    1858     ; // trip zone interrupt  ???  no description in datasheet
                    1859     ; 
                    1860     ;       
                    1861     ;       
                    1862     ;       
                    1863     ; //    P1TZEINT = 0x00;                                                // CBC trigger inte
                             rrupt and OST interrupt disable
                    1864     ; //    P2TZEINT = 0x00;
                    1865     ; //    P3TZEINT = 0x00;
                    1866     ; //    P4TZEINT = 0x00;
                    1867     ; 
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    30

                    1868     ; 
                    1869     ; 
                    1870     ; //event trigger select 
                    1871     ; 
                    1872     ;       P1ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    1873                             ; SOURCE LINE # 366
0490 90E015         1874             MOV     DPTR,#0E015H
0493 E0             1875             MOVX    A,@DPTR
0494 FF             1876             MOV     R7,A
0495 EF             1877             MOV     A,R7
0496 4408           1878             ORL     A,#08H
0498 FF             1879             MOV     R7,A
0499 EF             1880             MOV     A,R7
049A F0             1881             MOVX    @DPTR,A
                    1882     ;       P1ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    1883                             ; SOURCE LINE # 367
049B 90E015         1884             MOV     DPTR,#0E015H
049E E0             1885             MOVX    A,@DPTR
049F FF             1886             MOV     R7,A
04A0 EF             1887             MOV     A,R7
04A1 54F8           1888             ANL     A,#0F8H
04A3 FF             1889             MOV     R7,A
04A4 EF             1890             MOV     A,R7
04A5 4401           1891             ORL     A,#01H
04A7 FF             1892             MOV     R7,A
04A8 EF             1893             MOV     A,R7
04A9 F0             1894             MOVX    @DPTR,A
                    1895     ;       P1ET_SOCAEN=1;                                          //enable SOCA pulse
                    1896                             ; SOURCE LINE # 368
04AA 90E014         1897             MOV     DPTR,#0E014H
04AD E0             1898             MOVX    A,@DPTR
04AE FF             1899             MOV     R7,A
04AF EF             1900             MOV     A,R7
04B0 4408           1901             ORL     A,#08H
04B2 FF             1902             MOV     R7,A
04B3 EF             1903             MOV     A,R7
04B4 F0             1904             MOVX    @DPTR,A
                    1905     ;       P1ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    1906                             ; SOURCE LINE # 369
04B5 90E014         1907             MOV     DPTR,#0E014H
04B8 E0             1908             MOVX    A,@DPTR
04B9 FF             1909             MOV     R7,A
04BA EF             1910             MOV     A,R7
04BB 54F8           1911             ANL     A,#0F8H
04BD FF             1912             MOV     R7,A
04BE EF             1913             MOV     A,R7
04BF 4401           1914             ORL     A,#01H
04C1 FF             1915             MOV     R7,A
04C2 EF             1916             MOV     A,R7
04C3 F0             1917             MOVX    @DPTR,A
                    1918     ;       P1ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    1919                             ; SOURCE LINE # 370
04C4 90E014         1920             MOV     DPTR,#0E014H
04C7 E0             1921             MOVX    A,@DPTR
04C8 FF             1922             MOV     R7,A
04C9 EF             1923             MOV     A,R7
04CA 547F           1924             ANL     A,#07FH
04CC FF             1925             MOV     R7,A
04CD EF             1926             MOV     A,R7
04CE F0             1927             MOVX    @DPTR,A
                    1928     ;       P1ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    1929                             ; SOURCE LINE # 371
04CF 90E014         1930             MOV     DPTR,#0E014H
04D2 E0             1931             MOVX    A,@DPTR
04D3 FF             1932             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    31

04D4 EF             1933             MOV     A,R7
04D5 548F           1934             ANL     A,#08FH
04D7 FF             1935             MOV     R7,A
04D8 EF             1936             MOV     A,R7
04D9 4410           1937             ORL     A,#010H
04DB FF             1938             MOV     R7,A
04DC EF             1939             MOV     A,R7
04DD F0             1940             MOVX    @DPTR,A
                    1941     ;  
                    1942     ;       P2ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    1943                             ; SOURCE LINE # 373
04DE 90E02B         1944             MOV     DPTR,#0E02BH
04E1 E0             1945             MOVX    A,@DPTR
04E2 FF             1946             MOV     R7,A
04E3 EF             1947             MOV     A,R7
04E4 4408           1948             ORL     A,#08H
04E6 FF             1949             MOV     R7,A
04E7 EF             1950             MOV     A,R7
04E8 F0             1951             MOVX    @DPTR,A
                    1952     ;       P2ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    1953                             ; SOURCE LINE # 374
04E9 90E02B         1954             MOV     DPTR,#0E02BH
04EC E0             1955             MOVX    A,@DPTR
04ED FF             1956             MOV     R7,A
04EE EF             1957             MOV     A,R7
04EF 54F8           1958             ANL     A,#0F8H
04F1 FF             1959             MOV     R7,A
04F2 EF             1960             MOV     A,R7
04F3 4401           1961             ORL     A,#01H
04F5 FF             1962             MOV     R7,A
04F6 EF             1963             MOV     A,R7
04F7 F0             1964             MOVX    @DPTR,A
                    1965     ;       P2ET_SOCAEN=1;                                          //enable SOCA pulse
                    1966                             ; SOURCE LINE # 375
04F8 90E02A         1967             MOV     DPTR,#0E02AH
04FB E0             1968             MOVX    A,@DPTR
04FC FF             1969             MOV     R7,A
04FD EF             1970             MOV     A,R7
04FE 4408           1971             ORL     A,#08H
0500 FF             1972             MOV     R7,A
0501 EF             1973             MOV     A,R7
0502 F0             1974             MOVX    @DPTR,A
                    1975     ;       P2ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    1976                             ; SOURCE LINE # 376
0503 90E02A         1977             MOV     DPTR,#0E02AH
0506 E0             1978             MOVX    A,@DPTR
0507 FF             1979             MOV     R7,A
0508 EF             1980             MOV     A,R7
0509 54F8           1981             ANL     A,#0F8H
050B FF             1982             MOV     R7,A
050C EF             1983             MOV     A,R7
050D 4401           1984             ORL     A,#01H
050F FF             1985             MOV     R7,A
0510 EF             1986             MOV     A,R7
0511 F0             1987             MOVX    @DPTR,A
                    1988     ;       P2ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    1989                             ; SOURCE LINE # 377
0512 90E02A         1990             MOV     DPTR,#0E02AH
0515 E0             1991             MOVX    A,@DPTR
0516 FF             1992             MOV     R7,A
0517 EF             1993             MOV     A,R7
0518 547F           1994             ANL     A,#07FH
051A FF             1995             MOV     R7,A
051B EF             1996             MOV     A,R7
051C F0             1997             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    32

                    1998     ;       P2ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    1999                             ; SOURCE LINE # 378
051D 90E02A         2000             MOV     DPTR,#0E02AH
0520 E0             2001             MOVX    A,@DPTR
0521 FF             2002             MOV     R7,A
0522 EF             2003             MOV     A,R7
0523 548F           2004             ANL     A,#08FH
0525 FF             2005             MOV     R7,A
0526 EF             2006             MOV     A,R7
0527 4410           2007             ORL     A,#010H
0529 FF             2008             MOV     R7,A
052A EF             2009             MOV     A,R7
052B F0             2010             MOVX    @DPTR,A
                    2011     ;  
                    2012     ;       P3ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    2013                             ; SOURCE LINE # 380
052C 90E041         2014             MOV     DPTR,#0E041H
052F E0             2015             MOVX    A,@DPTR
0530 FF             2016             MOV     R7,A
0531 EF             2017             MOV     A,R7
0532 4408           2018             ORL     A,#08H
0534 FF             2019             MOV     R7,A
0535 EF             2020             MOV     A,R7
0536 F0             2021             MOVX    @DPTR,A
                    2022     ;       P3ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    2023                             ; SOURCE LINE # 381
0537 90E041         2024             MOV     DPTR,#0E041H
053A E0             2025             MOVX    A,@DPTR
053B FF             2026             MOV     R7,A
053C EF             2027             MOV     A,R7
053D 54F8           2028             ANL     A,#0F8H
053F FF             2029             MOV     R7,A
0540 EF             2030             MOV     A,R7
0541 4401           2031             ORL     A,#01H
0543 FF             2032             MOV     R7,A
0544 EF             2033             MOV     A,R7
0545 F0             2034             MOVX    @DPTR,A
                    2035     ;       P3ET_SOCAEN=1;                                          //enable SOCA pulse
                    2036                             ; SOURCE LINE # 382
0546 90E040         2037             MOV     DPTR,#0E040H
0549 E0             2038             MOVX    A,@DPTR
054A FF             2039             MOV     R7,A
054B EF             2040             MOV     A,R7
054C 4408           2041             ORL     A,#08H
054E FF             2042             MOV     R7,A
054F EF             2043             MOV     A,R7
0550 F0             2044             MOVX    @DPTR,A
                    2045     ;       P3ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    2046                             ; SOURCE LINE # 383
0551 90E040         2047             MOV     DPTR,#0E040H
0554 E0             2048             MOVX    A,@DPTR
0555 FF             2049             MOV     R7,A
0556 EF             2050             MOV     A,R7
0557 54F8           2051             ANL     A,#0F8H
0559 FF             2052             MOV     R7,A
055A EF             2053             MOV     A,R7
055B 4401           2054             ORL     A,#01H
055D FF             2055             MOV     R7,A
055E EF             2056             MOV     A,R7
055F F0             2057             MOVX    @DPTR,A
                    2058     ;       P3ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    2059                             ; SOURCE LINE # 384
0560 90E040         2060             MOV     DPTR,#0E040H
0563 E0             2061             MOVX    A,@DPTR
0564 FF             2062             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    33

0565 EF             2063             MOV     A,R7
0566 547F           2064             ANL     A,#07FH
0568 FF             2065             MOV     R7,A
0569 EF             2066             MOV     A,R7
056A F0             2067             MOVX    @DPTR,A
                    2068     ;       P3ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    2069                             ; SOURCE LINE # 385
056B 90E040         2070             MOV     DPTR,#0E040H
056E E0             2071             MOVX    A,@DPTR
056F FF             2072             MOV     R7,A
0570 EF             2073             MOV     A,R7
0571 548F           2074             ANL     A,#08FH
0573 FF             2075             MOV     R7,A
0574 EF             2076             MOV     A,R7
0575 4410           2077             ORL     A,#010H
0577 FF             2078             MOV     R7,A
0578 EF             2079             MOV     A,R7
0579 F0             2080             MOVX    @DPTR,A
                    2081     ;  
                    2082     ;       P4ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    2083                             ; SOURCE LINE # 387
057A 90E057         2084             MOV     DPTR,#0E057H
057D E0             2085             MOVX    A,@DPTR
057E FF             2086             MOV     R7,A
057F EF             2087             MOV     A,R7
0580 4408           2088             ORL     A,#08H
0582 FF             2089             MOV     R7,A
0583 EF             2090             MOV     A,R7
0584 F0             2091             MOVX    @DPTR,A
                    2092     ;       P4ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    2093                             ; SOURCE LINE # 388
0585 90E057         2094             MOV     DPTR,#0E057H
0588 E0             2095             MOVX    A,@DPTR
0589 FF             2096             MOV     R7,A
058A EF             2097             MOV     A,R7
058B 54F8           2098             ANL     A,#0F8H
058D FF             2099             MOV     R7,A
058E EF             2100             MOV     A,R7
058F 4401           2101             ORL     A,#01H
0591 FF             2102             MOV     R7,A
0592 EF             2103             MOV     A,R7
0593 F0             2104             MOVX    @DPTR,A
                    2105     ;       P4ET_SOCAEN=1;                                          //enable SOCA pulse
                    2106                             ; SOURCE LINE # 389
0594 90E056         2107             MOV     DPTR,#0E056H
0597 E0             2108             MOVX    A,@DPTR
0598 FF             2109             MOV     R7,A
0599 EF             2110             MOV     A,R7
059A 4408           2111             ORL     A,#08H
059C FF             2112             MOV     R7,A
059D EF             2113             MOV     A,R7
059E F0             2114             MOVX    @DPTR,A
                    2115     ;       P4ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    2116                             ; SOURCE LINE # 390
059F 90E056         2117             MOV     DPTR,#0E056H
05A2 E0             2118             MOVX    A,@DPTR
05A3 FF             2119             MOV     R7,A
05A4 EF             2120             MOV     A,R7
05A5 54F8           2121             ANL     A,#0F8H
05A7 FF             2122             MOV     R7,A
05A8 EF             2123             MOV     A,R7
05A9 4401           2124             ORL     A,#01H
05AB FF             2125             MOV     R7,A
05AC EF             2126             MOV     A,R7
05AD F0             2127             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    34

                    2128     ;       P4ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    2129                             ; SOURCE LINE # 391
05AE 90E056         2130             MOV     DPTR,#0E056H
05B1 E0             2131             MOVX    A,@DPTR
05B2 FF             2132             MOV     R7,A
05B3 EF             2133             MOV     A,R7
05B4 547F           2134             ANL     A,#07FH
05B6 FF             2135             MOV     R7,A
05B7 EF             2136             MOV     A,R7
05B8 F0             2137             MOVX    @DPTR,A
                    2138     ;       P4ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    2139                             ; SOURCE LINE # 392
05B9 90E056         2140             MOV     DPTR,#0E056H
05BC E0             2141             MOVX    A,@DPTR
05BD FF             2142             MOV     R7,A
05BE EF             2143             MOV     A,R7
05BF 548F           2144             ANL     A,#08FH
05C1 FF             2145             MOV     R7,A
05C2 EF             2146             MOV     A,R7
05C3 4410           2147             ORL     A,#010H
05C5 FF             2148             MOV     R7,A
05C6 EF             2149             MOV     A,R7
05C7 F0             2150             MOVX    @DPTR,A
                    2151     ;  
                    2152     ;  
                    2153     ;  
                    2154     ;  //event trigger prescaler, generate SOCA and SOCB pulse for AD conversion
                    2155     ;  
                    2156     ;  P1ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2157                             ; SOURCE LINE # 398
05C8 90E017         2158             MOV     DPTR,#0E017H
05CB E0             2159             MOVX    A,@DPTR
05CC FF             2160             MOV     R7,A
05CD EF             2161             MOV     A,R7
05CE 54FC           2162             ANL     A,#0FCH
05D0 FF             2163             MOV     R7,A
05D1 EF             2164             MOV     A,R7
05D2 4401           2165             ORL     A,#01H
05D4 FF             2166             MOV     R7,A
05D5 EF             2167             MOV     A,R7
05D6 F0             2168             MOVX    @DPTR,A
                    2169     ;  P1ET_INTCNT= ET_1ST;      // event counter period =1
                    2170                             ; SOURCE LINE # 399
05D7 90E017         2171             MOV     DPTR,#0E017H
05DA E0             2172             MOVX    A,@DPTR
05DB FF             2173             MOV     R7,A
05DC EF             2174             MOV     A,R7
05DD 54F3           2175             ANL     A,#0F3H
05DF FF             2176             MOV     R7,A
05E0 EF             2177             MOV     A,R7
05E1 4404           2178             ORL     A,#04H
05E3 FF             2179             MOV     R7,A
05E4 EF             2180             MOV     A,R7
05E5 F0             2181             MOVX    @DPTR,A
                    2182     ;  P1ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2183                             ; SOURCE LINE # 400
05E6 90E016         2184             MOV     DPTR,#0E016H
05E9 E0             2185             MOVX    A,@DPTR
05EA FF             2186             MOV     R7,A
05EB EF             2187             MOV     A,R7
05EC 54FC           2188             ANL     A,#0FCH
05EE FF             2189             MOV     R7,A
05EF EF             2190             MOV     A,R7
05F0 4401           2191             ORL     A,#01H
05F2 FF             2192             MOV     R7,A
05F3 EF             2193             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    35

05F4 F0             2194             MOVX    @DPTR,A
                    2195     ;  P1ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2196                             ; SOURCE LINE # 401
05F5 90E016         2197             MOV     DPTR,#0E016H
05F8 E0             2198             MOVX    A,@DPTR
05F9 FF             2199             MOV     R7,A
05FA EF             2200             MOV     A,R7
05FB 54F3           2201             ANL     A,#0F3H
05FD FF             2202             MOV     R7,A
05FE EF             2203             MOV     A,R7
05FF 4404           2204             ORL     A,#04H
0601 FF             2205             MOV     R7,A
0602 EF             2206             MOV     A,R7
0603 F0             2207             MOVX    @DPTR,A
                    2208     ;  P1ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2209                             ; SOURCE LINE # 402
0604 90E016         2210             MOV     DPTR,#0E016H
0607 E0             2211             MOVX    A,@DPTR
0608 FF             2212             MOV     R7,A
0609 EF             2213             MOV     A,R7
060A 54CF           2214             ANL     A,#0CFH
060C FF             2215             MOV     R7,A
060D EF             2216             MOV     A,R7
060E F0             2217             MOVX    @DPTR,A
                    2218     ;  P1ET_SOCBCNT=ET_DISABLE;
                    2219                             ; SOURCE LINE # 403
060F 90E016         2220             MOV     DPTR,#0E016H
0612 E0             2221             MOVX    A,@DPTR
0613 FF             2222             MOV     R7,A
0614 EF             2223             MOV     A,R7
0615 543F           2224             ANL     A,#03FH
0617 FF             2225             MOV     R7,A
0618 EF             2226             MOV     A,R7
0619 F0             2227             MOVX    @DPTR,A
                    2228     ;  
                    2229     ;  P2ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2230                             ; SOURCE LINE # 405
061A 90E02D         2231             MOV     DPTR,#0E02DH
061D E0             2232             MOVX    A,@DPTR
061E FF             2233             MOV     R7,A
061F EF             2234             MOV     A,R7
0620 54FC           2235             ANL     A,#0FCH
0622 FF             2236             MOV     R7,A
0623 EF             2237             MOV     A,R7
0624 4401           2238             ORL     A,#01H
0626 FF             2239             MOV     R7,A
0627 EF             2240             MOV     A,R7
0628 F0             2241             MOVX    @DPTR,A
                    2242     ;  P2ET_INTCNT= ET_1ST;      // event counter period =1
                    2243                             ; SOURCE LINE # 406
0629 90E02D         2244             MOV     DPTR,#0E02DH
062C E0             2245             MOVX    A,@DPTR
062D FF             2246             MOV     R7,A
062E EF             2247             MOV     A,R7
062F 54F3           2248             ANL     A,#0F3H
0631 FF             2249             MOV     R7,A
0632 EF             2250             MOV     A,R7
0633 4404           2251             ORL     A,#04H
0635 FF             2252             MOV     R7,A
0636 EF             2253             MOV     A,R7
0637 F0             2254             MOVX    @DPTR,A
                    2255     ;  P2ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2256                             ; SOURCE LINE # 407
0638 90E02C         2257             MOV     DPTR,#0E02CH
063B E0             2258             MOVX    A,@DPTR
063C FF             2259             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    36

063D EF             2260             MOV     A,R7
063E 54FC           2261             ANL     A,#0FCH
0640 FF             2262             MOV     R7,A
0641 EF             2263             MOV     A,R7
0642 4401           2264             ORL     A,#01H
0644 FF             2265             MOV     R7,A
0645 EF             2266             MOV     A,R7
0646 F0             2267             MOVX    @DPTR,A
                    2268     ;  P2ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2269                             ; SOURCE LINE # 408
0647 90E02C         2270             MOV     DPTR,#0E02CH
064A E0             2271             MOVX    A,@DPTR
064B FF             2272             MOV     R7,A
064C EF             2273             MOV     A,R7
064D 54F3           2274             ANL     A,#0F3H
064F FF             2275             MOV     R7,A
0650 EF             2276             MOV     A,R7
0651 4404           2277             ORL     A,#04H
0653 FF             2278             MOV     R7,A
0654 EF             2279             MOV     A,R7
0655 F0             2280             MOVX    @DPTR,A
                    2281     ;  P2ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2282                             ; SOURCE LINE # 409
0656 90E02C         2283             MOV     DPTR,#0E02CH
0659 E0             2284             MOVX    A,@DPTR
065A FF             2285             MOV     R7,A
065B EF             2286             MOV     A,R7
065C 54CF           2287             ANL     A,#0CFH
065E FF             2288             MOV     R7,A
065F EF             2289             MOV     A,R7
0660 F0             2290             MOVX    @DPTR,A
                    2291     ;  P2ET_SOCBCNT=ET_DISABLE;
                    2292                             ; SOURCE LINE # 410
0661 90E02C         2293             MOV     DPTR,#0E02CH
0664 E0             2294             MOVX    A,@DPTR
0665 FF             2295             MOV     R7,A
0666 EF             2296             MOV     A,R7
0667 543F           2297             ANL     A,#03FH
0669 FF             2298             MOV     R7,A
066A EF             2299             MOV     A,R7
066B F0             2300             MOVX    @DPTR,A
                    2301     ;  
                    2302     ;  P3ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2303                             ; SOURCE LINE # 412
066C 90E043         2304             MOV     DPTR,#0E043H
066F E0             2305             MOVX    A,@DPTR
0670 FF             2306             MOV     R7,A
0671 EF             2307             MOV     A,R7
0672 54FC           2308             ANL     A,#0FCH
0674 FF             2309             MOV     R7,A
0675 EF             2310             MOV     A,R7
0676 4401           2311             ORL     A,#01H
0678 FF             2312             MOV     R7,A
0679 EF             2313             MOV     A,R7
067A F0             2314             MOVX    @DPTR,A
                    2315     ;  P3ET_INTCNT= ET_1ST;      // event counter period =1
                    2316                             ; SOURCE LINE # 413
067B 90E043         2317             MOV     DPTR,#0E043H
067E E0             2318             MOVX    A,@DPTR
067F FF             2319             MOV     R7,A
0680 EF             2320             MOV     A,R7
0681 54F3           2321             ANL     A,#0F3H
0683 FF             2322             MOV     R7,A
0684 EF             2323             MOV     A,R7
0685 4404           2324             ORL     A,#04H
0687 FF             2325             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    37

0688 EF             2326             MOV     A,R7
0689 F0             2327             MOVX    @DPTR,A
                    2328     ;  P3ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2329                             ; SOURCE LINE # 414
068A 90E042         2330             MOV     DPTR,#0E042H
068D E0             2331             MOVX    A,@DPTR
068E FF             2332             MOV     R7,A
068F EF             2333             MOV     A,R7
0690 54FC           2334             ANL     A,#0FCH
0692 FF             2335             MOV     R7,A
0693 EF             2336             MOV     A,R7
0694 4401           2337             ORL     A,#01H
0696 FF             2338             MOV     R7,A
0697 EF             2339             MOV     A,R7
0698 F0             2340             MOVX    @DPTR,A
                    2341     ;  P3ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2342                             ; SOURCE LINE # 415
0699 90E042         2343             MOV     DPTR,#0E042H
069C E0             2344             MOVX    A,@DPTR
069D FF             2345             MOV     R7,A
069E EF             2346             MOV     A,R7
069F 54F3           2347             ANL     A,#0F3H
06A1 FF             2348             MOV     R7,A
06A2 EF             2349             MOV     A,R7
06A3 4404           2350             ORL     A,#04H
06A5 FF             2351             MOV     R7,A
06A6 EF             2352             MOV     A,R7
06A7 F0             2353             MOVX    @DPTR,A
                    2354     ;  P3ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2355                             ; SOURCE LINE # 416
06A8 90E042         2356             MOV     DPTR,#0E042H
06AB E0             2357             MOVX    A,@DPTR
06AC FF             2358             MOV     R7,A
06AD EF             2359             MOV     A,R7
06AE 54CF           2360             ANL     A,#0CFH
06B0 FF             2361             MOV     R7,A
06B1 EF             2362             MOV     A,R7
06B2 F0             2363             MOVX    @DPTR,A
                    2364     ;  P3ET_SOCBCNT=ET_DISABLE;
                    2365                             ; SOURCE LINE # 417
06B3 90E042         2366             MOV     DPTR,#0E042H
06B6 E0             2367             MOVX    A,@DPTR
06B7 FF             2368             MOV     R7,A
06B8 EF             2369             MOV     A,R7
06B9 543F           2370             ANL     A,#03FH
06BB FF             2371             MOV     R7,A
06BC EF             2372             MOV     A,R7
06BD F0             2373             MOVX    @DPTR,A
                    2374     ;       
                    2375     ;  P4ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2376                             ; SOURCE LINE # 419
06BE 90E059         2377             MOV     DPTR,#0E059H
06C1 E0             2378             MOVX    A,@DPTR
06C2 FF             2379             MOV     R7,A
06C3 EF             2380             MOV     A,R7
06C4 54FC           2381             ANL     A,#0FCH
06C6 FF             2382             MOV     R7,A
06C7 EF             2383             MOV     A,R7
06C8 4401           2384             ORL     A,#01H
06CA FF             2385             MOV     R7,A
06CB EF             2386             MOV     A,R7
06CC F0             2387             MOVX    @DPTR,A
                    2388     ;  P4ET_INTCNT= ET_1ST;      // event counter period =1
                    2389                             ; SOURCE LINE # 420
06CD 90E059         2390             MOV     DPTR,#0E059H
06D0 E0             2391             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    38

06D1 FF             2392             MOV     R7,A
06D2 EF             2393             MOV     A,R7
06D3 54F3           2394             ANL     A,#0F3H
06D5 FF             2395             MOV     R7,A
06D6 EF             2396             MOV     A,R7
06D7 4404           2397             ORL     A,#04H
06D9 FF             2398             MOV     R7,A
06DA EF             2399             MOV     A,R7
06DB F0             2400             MOVX    @DPTR,A
                    2401     ;  P4ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2402                             ; SOURCE LINE # 421
06DC 90E058         2403             MOV     DPTR,#0E058H
06DF E0             2404             MOVX    A,@DPTR
06E0 FF             2405             MOV     R7,A
06E1 EF             2406             MOV     A,R7
06E2 54FC           2407             ANL     A,#0FCH
06E4 FF             2408             MOV     R7,A
06E5 EF             2409             MOV     A,R7
06E6 4401           2410             ORL     A,#01H
06E8 FF             2411             MOV     R7,A
06E9 EF             2412             MOV     A,R7
06EA F0             2413             MOVX    @DPTR,A
                    2414     ;  P4ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2415                             ; SOURCE LINE # 422
06EB 90E058         2416             MOV     DPTR,#0E058H
06EE E0             2417             MOVX    A,@DPTR
06EF FF             2418             MOV     R7,A
06F0 EF             2419             MOV     A,R7
06F1 54F3           2420             ANL     A,#0F3H
06F3 FF             2421             MOV     R7,A
06F4 EF             2422             MOV     A,R7
06F5 4404           2423             ORL     A,#04H
06F7 FF             2424             MOV     R7,A
06F8 EF             2425             MOV     A,R7
06F9 F0             2426             MOVX    @DPTR,A
                    2427     ;  P4ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2428                             ; SOURCE LINE # 423
06FA 90E058         2429             MOV     DPTR,#0E058H
06FD E0             2430             MOVX    A,@DPTR
06FE FF             2431             MOV     R7,A
06FF EF             2432             MOV     A,R7
0700 54CF           2433             ANL     A,#0CFH
0702 FF             2434             MOV     R7,A
0703 EF             2435             MOV     A,R7
0704 F0             2436             MOVX    @DPTR,A
                    2437     ;  P4ET_SOCBCNT=ET_DISABLE;
                    2438                             ; SOURCE LINE # 424
0705 90E058         2439             MOV     DPTR,#0E058H
0708 E0             2440             MOVX    A,@DPTR
0709 FF             2441             MOV     R7,A
070A EF             2442             MOV     A,R7
070B 543F           2443             ANL     A,#03FH
070D FF             2444             MOV     R7,A
070E EF             2445             MOV     A,R7
070F F0             2446             MOVX    @DPTR,A
                    2447     ;       
                    2448     ; 
                    2449     ; 
                    2450     ; 
                    2451     ; 
                    2452     ; //set PWM period
                    2453     ; 
                    2454     ; 
                    2455     ; 
                    2456     ;       P1TBPRD = 0x07D0;                                               // pwm period is 0x
                             0190@8MHz 10KHz 0x7D0@40MHz; 0x031f?
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    39

                    2457                             ; SOURCE LINE # 434
0710 75A207         2458             MOV     P1TBPRD+01H,#07H
0713 75A1D0         2459             MOV     P1TBPRD,#0D0H
                    2460     ;       P2TBPRD = 0x07D0;
                    2461                             ; SOURCE LINE # 435
0716 75C207         2462             MOV     P2TBPRD+01H,#07H
0719 75C1D0         2463             MOV     P2TBPRD,#0D0H
                    2464     ;   P3TBPRD = 0x07D0;
                    2465                             ; SOURCE LINE # 436
071C 75D207         2466             MOV     P3TBPRD+01H,#07H
071F 75D1D0         2467             MOV     P3TBPRD,#0D0H
                    2468     ;   P4TBPRD = 0x07D0;
                    2469                             ; SOURCE LINE # 437
0722 75E207         2470             MOV     P4TBPRD+01H,#07H
0725 75E1D0         2471             MOV     P4TBPRD,#0D0H
                    2472     ; 
                    2473     ; 
                    2474     ; 
                    2475     ;       P1CMPA = 0x01E8;                                                // CMPA counter val
                             ue
                    2476                             ; SOURCE LINE # 441
0728 75A401         2477             MOV     P1CMPA+01H,#01H
072B 75A3E8         2478             MOV     P1CMPA,#0E8H
                    2479     ;       P2CMPA = 0x01E8;
                    2480                             ; SOURCE LINE # 442
072E 75C401         2481             MOV     P2CMPA+01H,#01H
0731 75C3E8         2482             MOV     P2CMPA,#0E8H
                    2483     ;       P3CMPA = 0x01E8;
                    2484                             ; SOURCE LINE # 443
0734 75D401         2485             MOV     P3CMPA+01H,#01H
0737 75D3E8         2486             MOV     P3CMPA,#0E8H
                    2487     ;       P4CMPA = 0x01E8;
                    2488                             ; SOURCE LINE # 444
073A 75E401         2489             MOV     P4CMPA+01H,#01H
073D 75E3E8         2490             MOV     P4CMPA,#0E8H
                    2491     ;       
                    2492     ;       P1CMPB = 0x0190;                                                // CMPA counter val
                             ue
                    2493                             ; SOURCE LINE # 446
0740 75A601         2494             MOV     P1CMPB+01H,#01H
0743 75A590         2495             MOV     P1CMPB,#090H
                    2496     ;       P2CMPB = 0x0190;
                    2497                             ; SOURCE LINE # 447
0746 75C601         2498             MOV     P2CMPB+01H,#01H
0749 75C590         2499             MOV     P2CMPB,#090H
                    2500     ;       P3CMPB = 0x0190;
                    2501                             ; SOURCE LINE # 448
074C 75D601         2502             MOV     P3CMPB+01H,#01H
074F 75D590         2503             MOV     P3CMPB,#090H
                    2504     ;       P4CMPB = 0x0190;
                    2505                             ; SOURCE LINE # 449
0752 75E601         2506             MOV     P4CMPB+01H,#01H
0755 75E590         2507             MOV     P4CMPB,#090H
                    2508     ;       
                    2509     ;       
                    2510     ; 
                    2511     ;       TBCLKSYNC = 1;                                  // all epwm channel synchronize ena
                             ble
                    2512                             ; SOURCE LINE # 453
0758 90E000         2513             MOV     DPTR,#0E000H
075B E0             2514             MOVX    A,@DPTR
075C FF             2515             MOV     R7,A
075D EF             2516             MOV     A,R7
075E 4401           2517             ORL     A,#01H
0760 FF             2518             MOV     R7,A
0761 EF             2519             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    40

0762 F0             2520             MOVX    @DPTR,A
                    2521     ; 
                    2522     ;       CLR_EPWM1_INT();
                    2523                             ; SOURCE LINE # 455
0763 43B601         2524             ORL     P1ETCLR,#01H
                    2525     ;       CLR_EPWM2_INT();
                    2526                             ; SOURCE LINE # 456
0766 43CE01         2527             ORL     P2ETCLR,#01H
                    2528     ;   CLR_EPWM3_INT();
                    2529                             ; SOURCE LINE # 457
0769 43DE01         2530             ORL     P3ETCLR,#01H
                    2531     ;       CLR_EPWM4_INT();
                    2532                             ; SOURCE LINE # 458
076C 43F601         2533             ORL     P4ETCLR,#01H
                    2534     ;       
                    2535     ;       
                    2536     ;       I2FR = 1;                //rising edge triger interrupt
                    2537                             ; SOURCE LINE # 461
076F D2CD           2538             SETB    I2FR
                    2539     ;       EX2 = 1;                                                                // enable e
                             pwm1,2,3 interrupt
                    2540                             ; SOURCE LINE # 462
0771 D2B9           2541             SETB    EX2
                    2542     ;       //ex3 = 1;                                                              // enable e
                             pwm4 interrupt
                    2543     ; }
                    2544                             ; SOURCE LINE # 464
0773                2545     ?C0014:
0773 22             2546             RET     
                    2547     ; END OF Initepwm
                    2548     
                    2549     ; 
                    2550     ; 
                    2551     ; void InitComparator(void)
                    2552     
----                2553             RSEG  ?PR?InitComparator?INITIAL
0000                2554     InitComparator:
                    2555             USING   0
                    2556                             ; SOURCE LINE # 467
                    2557     ; {
                    2558                             ; SOURCE LINE # 468
                    2559     ;       
                    2560     ;               P21_FN= CFG2;                                                            //
                              P21 output COMP1
                    2561                             ; SOURCE LINE # 470
0000 90E0E1         2562             MOV     DPTR,#0E0E1H
0003 E0             2563             MOVX    A,@DPTR
0004 FF             2564             MOV     R7,A
0005 EF             2565             MOV     A,R7
0006 54F3           2566             ANL     A,#0F3H
0008 FF             2567             MOV     R7,A
0009 EF             2568             MOV     A,R7
000A 4408           2569             ORL     A,#08H
000C FF             2570             MOV     R7,A
000D EF             2571             MOV     A,R7
000E F0             2572             MOVX    @DPTR,A
                    2573     ;               P14_FN= CFG2;                    // P14 output COMP2
                    2574                             ; SOURCE LINE # 471
000F 90E0DA         2575             MOV     DPTR,#0E0DAH
0012 E0             2576             MOVX    A,@DPTR
0013 FF             2577             MOV     R7,A
0014 EF             2578             MOV     A,R7
0015 54FC           2579             ANL     A,#0FCH
0017 FF             2580             MOV     R7,A
0018 EF             2581             MOV     A,R7
0019 4402           2582             ORL     A,#02H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    41

001B FF             2583             MOV     R7,A
001C EF             2584             MOV     A,R7
001D F0             2585             MOVX    @DPTR,A
                    2586     ;               P13_FN= CFG2;                    // P13 output COMP3
                    2587                             ; SOURCE LINE # 472
001E 90E0DB         2588             MOV     DPTR,#0E0DBH
0021 E0             2589             MOVX    A,@DPTR
0022 FF             2590             MOV     R7,A
0023 EF             2591             MOV     A,R7
0024 543F           2592             ANL     A,#03FH
0026 FF             2593             MOV     R7,A
0027 EF             2594             MOV     A,R7
0028 4480           2595             ORL     A,#080H
002A FF             2596             MOV     R7,A
002B EF             2597             MOV     A,R7
002C F0             2598             MOVX    @DPTR,A
                    2599     ;               P12_FN= CFG2;                    // P12 output COMP4
                    2600                             ; SOURCE LINE # 473
002D 90E0DB         2601             MOV     DPTR,#0E0DBH
0030 E0             2602             MOVX    A,@DPTR
0031 FF             2603             MOV     R7,A
0032 EF             2604             MOV     A,R7
0033 54CF           2605             ANL     A,#0CFH
0035 FF             2606             MOV     R7,A
0036 EF             2607             MOV     A,R7
0037 4420           2608             ORL     A,#020H
0039 FF             2609             MOV     R7,A
003A EF             2610             MOV     A,R7
003B F0             2611             MOVX    @DPTR,A
                    2612     ;               
                    2613     ;       
                    2614     ;       
                    2615     ;               C1PDO1PD=CFG1;                                                          //C
                             OMP1 power on and OP1 power off
                    2616                             ; SOURCE LINE # 477
003C 90E0A4         2617             MOV     DPTR,#0E0A4H
003F E0             2618             MOVX    A,@DPTR
0040 FF             2619             MOV     R7,A
0041 EF             2620             MOV     A,R7
0042 54FC           2621             ANL     A,#0FCH
0044 FF             2622             MOV     R7,A
0045 EF             2623             MOV     A,R7
0046 4401           2624             ORL     A,#01H
0048 FF             2625             MOV     R7,A
0049 EF             2626             MOV     A,R7
004A F0             2627             MOVX    @DPTR,A
                    2628     ;               C2PDO2PD=CFG1;                                                          //C
                             OMP2 power on and OP2 power off
                    2629                             ; SOURCE LINE # 478
004B 90E0A4         2630             MOV     DPTR,#0E0A4H
004E E0             2631             MOVX    A,@DPTR
004F FF             2632             MOV     R7,A
0050 EF             2633             MOV     A,R7
0051 54F3           2634             ANL     A,#0F3H
0053 FF             2635             MOV     R7,A
0054 EF             2636             MOV     A,R7
0055 4404           2637             ORL     A,#04H
0057 FF             2638             MOV     R7,A
0058 EF             2639             MOV     A,R7
0059 F0             2640             MOVX    @DPTR,A
                    2641     ;               C3PDO3PD=CFG1;                                                          //C
                             OMP3 power on and OP3 power off
                    2642                             ; SOURCE LINE # 479
005A 90E0A4         2643             MOV     DPTR,#0E0A4H
005D E0             2644             MOVX    A,@DPTR
005E FF             2645             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    42

005F EF             2646             MOV     A,R7
0060 54CF           2647             ANL     A,#0CFH
0062 FF             2648             MOV     R7,A
0063 EF             2649             MOV     A,R7
0064 4410           2650             ORL     A,#010H
0066 FF             2651             MOV     R7,A
0067 EF             2652             MOV     A,R7
0068 F0             2653             MOVX    @DPTR,A
                    2654     ;               C4PD=0;                                                                    
                                                  //COMP4 power on
                    2655                             ; SOURCE LINE # 480
0069 90E0A4         2656             MOV     DPTR,#0E0A4H
006C E0             2657             MOVX    A,@DPTR
006D FF             2658             MOV     R7,A
006E EF             2659             MOV     A,R7
006F 54BF           2660             ANL     A,#0BFH
0071 FF             2661             MOV     R7,A
0072 EF             2662             MOV     A,R7
0073 F0             2663             MOVX    @DPTR,A
                    2664     ;       
                    2665     ;       
                    2666     ;       
                    2667     ;               C1_INT_SEL=CFG2;                                                        //C
                             OMP1 at rising/falling edge triiger 
                    2668                             ; SOURCE LINE # 484
0074 90E0C6         2669             MOV     DPTR,#0E0C6H
0077 E0             2670             MOVX    A,@DPTR
0078 FF             2671             MOV     R7,A
0079 EF             2672             MOV     A,R7
007A 54FE           2673             ANL     A,#0FEH
007C FF             2674             MOV     R7,A
007D EF             2675             MOV     A,R7
007E F0             2676             MOVX    @DPTR,A
                    2677     ;               C2_INT_SEL=CFG2;                                                        //C
                             OMP2 at rising/falling edge triiger
                    2678                             ; SOURCE LINE # 485
007F 90E0C6         2679             MOV     DPTR,#0E0C6H
0082 E0             2680             MOVX    A,@DPTR
0083 FF             2681             MOV     R7,A
0084 EF             2682             MOV     A,R7
0085 54FD           2683             ANL     A,#0FDH
0087 FF             2684             MOV     R7,A
0088 EF             2685             MOV     A,R7
0089 F0             2686             MOVX    @DPTR,A
                    2687     ;               C3_INT_SEL=CFG2;                                                        //C
                             OMP3 at rising/falling edge triiger
                    2688                             ; SOURCE LINE # 486
008A 90E0C6         2689             MOV     DPTR,#0E0C6H
008D E0             2690             MOVX    A,@DPTR
008E FF             2691             MOV     R7,A
008F EF             2692             MOV     A,R7
0090 54FB           2693             ANL     A,#0FBH
0092 FF             2694             MOV     R7,A
0093 EF             2695             MOV     A,R7
0094 F0             2696             MOVX    @DPTR,A
                    2697     ;               C4_INT_SEL=CFG2;                                                        //C
                             OMP4 at rising/falling edge triiger
                    2698                             ; SOURCE LINE # 487
0095 90E0C6         2699             MOV     DPTR,#0E0C6H
0098 E0             2700             MOVX    A,@DPTR
0099 FF             2701             MOV     R7,A
009A EF             2702             MOV     A,R7
009B 54F7           2703             ANL     A,#0F7H
009D FF             2704             MOV     R7,A
009E EF             2705             MOV     A,R7
009F F0             2706             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    43

                    2707     ;       
                    2708     ;       
                    2709     ;               C1_EN=1;                                                                   
                                                  //C1 interrupt enable
                    2710                             ; SOURCE LINE # 490
00A0 90E0EB         2711             MOV     DPTR,#0E0EBH
00A3 E0             2712             MOVX    A,@DPTR
00A4 FF             2713             MOV     R7,A
00A5 EF             2714             MOV     A,R7
00A6 4401           2715             ORL     A,#01H
00A8 FF             2716             MOV     R7,A
00A9 EF             2717             MOV     A,R7
00AA F0             2718             MOVX    @DPTR,A
                    2719     ;               C2_EN=1;                                                                   
                                                  //C2 interrupt enalbe
                    2720                             ; SOURCE LINE # 491
00AB 90E0EB         2721             MOV     DPTR,#0E0EBH
00AE E0             2722             MOVX    A,@DPTR
00AF FF             2723             MOV     R7,A
00B0 EF             2724             MOV     A,R7
00B1 4402           2725             ORL     A,#02H
00B3 FF             2726             MOV     R7,A
00B4 EF             2727             MOV     A,R7
00B5 F0             2728             MOVX    @DPTR,A
                    2729     ;               C3_EN=1;                                                                   
                                                  //C3 interrupt enalbe
                    2730                             ; SOURCE LINE # 492
00B6 90E0EB         2731             MOV     DPTR,#0E0EBH
00B9 E0             2732             MOVX    A,@DPTR
00BA FF             2733             MOV     R7,A
00BB EF             2734             MOV     A,R7
00BC 4404           2735             ORL     A,#04H
00BE FF             2736             MOV     R7,A
00BF EF             2737             MOV     A,R7
00C0 F0             2738             MOVX    @DPTR,A
                    2739     ;               C4_EN=1;                                                                   
                                                  //C4 interrupt enalbe
                    2740                             ; SOURCE LINE # 493
00C1 90E0EB         2741             MOV     DPTR,#0E0EBH
00C4 E0             2742             MOVX    A,@DPTR
00C5 FF             2743             MOV     R7,A
00C6 EF             2744             MOV     A,R7
00C7 4408           2745             ORL     A,#08H
00C9 FF             2746             MOV     R7,A
00CA EF             2747             MOV     A,R7
00CB F0             2748             MOVX    @DPTR,A
                    2749     ;               
                    2750     ;               
                    2751     ;               C1INT=0;                                                                   
                                                  //clear C1 INT flag
                    2752                             ; SOURCE LINE # 496
00CC 90E0C7         2753             MOV     DPTR,#0E0C7H
00CF E0             2754             MOVX    A,@DPTR
00D0 FF             2755             MOV     R7,A
00D1 EF             2756             MOV     A,R7
00D2 54FE           2757             ANL     A,#0FEH
00D4 FF             2758             MOV     R7,A
00D5 EF             2759             MOV     A,R7
00D6 F0             2760             MOVX    @DPTR,A
                    2761     ;               C2INT=0;                                                                   
                                                  //clear C2 INT flag
                    2762                             ; SOURCE LINE # 497
00D7 90E0C7         2763             MOV     DPTR,#0E0C7H
00DA E0             2764             MOVX    A,@DPTR
00DB FF             2765             MOV     R7,A
00DC EF             2766             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    44

00DD 54FD           2767             ANL     A,#0FDH
00DF FF             2768             MOV     R7,A
00E0 EF             2769             MOV     A,R7
00E1 F0             2770             MOVX    @DPTR,A
                    2771     ;               C3INT=0;                                                                   
                                                  //clear C3 INT flag
                    2772                             ; SOURCE LINE # 498
00E2 90E0C7         2773             MOV     DPTR,#0E0C7H
00E5 E0             2774             MOVX    A,@DPTR
00E6 FF             2775             MOV     R7,A
00E7 EF             2776             MOV     A,R7
00E8 54FB           2777             ANL     A,#0FBH
00EA FF             2778             MOV     R7,A
00EB EF             2779             MOV     A,R7
00EC F0             2780             MOVX    @DPTR,A
                    2781     ;               C4INT=0;                                                                   
                                                  //clear C4 INT flag
                    2782                             ; SOURCE LINE # 499
00ED 90E0C7         2783             MOV     DPTR,#0E0C7H
00F0 E0             2784             MOVX    A,@DPTR
00F1 FF             2785             MOV     R7,A
00F2 EF             2786             MOV     A,R7
00F3 54F7           2787             ANL     A,#0F7H
00F5 FF             2788             MOV     R7,A
00F6 EF             2789             MOV     A,R7
00F7 F0             2790             MOVX    @DPTR,A
                    2791     ;       
                    2792     ;               INT_CPU=1;                    //pass C234 interrupt to EX4
                    2793                             ; SOURCE LINE # 501
00F8 90E0EB         2794             MOV     DPTR,#0E0EBH
00FB E0             2795             MOVX    A,@DPTR
00FC FF             2796             MOV     R7,A
00FD EF             2797             MOV     A,R7
00FE 4410           2798             ORL     A,#010H
0100 FF             2799             MOV     R7,A
0101 EF             2800             MOV     A,R7
0102 F0             2801             MOVX    @DPTR,A
                    2802     ;       
                    2803     ;               EX4=1;
                    2804                             ; SOURCE LINE # 503
0103 D2BB           2805             SETB    EX4
                    2806     ;               EX1=1;
                    2807                             ; SOURCE LINE # 504
0105 D2AA           2808             SETB    EX1
                    2809     ;               IE1=0;
                    2810                             ; SOURCE LINE # 505
0107 C28B           2811             CLR     IE1
                    2812     ;               IEX4=0;
                    2813                             ; SOURCE LINE # 506
0109 C2C3           2814             CLR     IEX4
                    2815     ; }
                    2816                             ; SOURCE LINE # 507
010B                2817     ?C0015:
010B 22             2818             RET     
                    2819     ; END OF InitComparator
                    2820     
                    2821     ; 
                    2822     ; 
                    2823     ; 
                    2824     ; void InitWatchDog(void)
                    2825     
----                2826             RSEG  ?PR?InitWatchDog?INITIAL
0000                2827     InitWatchDog:
                    2828             USING   0
                    2829                             ; SOURCE LINE # 511
                    2830     ; {
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    45

                    2831                             ; SOURCE LINE # 512
                    2832     ;               WDTREL = 0xFF;
                    2833                             ; SOURCE LINE # 513
0000 7586FF         2834             MOV     WDTREL,#0FFH
                    2835     ;       WDT = 1;
                    2836                             ; SOURCE LINE # 514
0003 D2AE           2837             SETB    WDT
                    2838     ;       SWDT = 1;
                    2839                             ; SOURCE LINE # 515
0005 D2BE           2840             SETB    SWDT
                    2841     ;     P1_FN_L = P1_FN_L & 0xFC;               //p1_0 as GPIO
                    2842                             ; SOURCE LINE # 516
0007 90E0DB         2843             MOV     DPTR,#0E0DBH
000A E0             2844             MOVX    A,@DPTR
000B FF             2845             MOV     R7,A
000C EF             2846             MOV     A,R7
000D 54FC           2847             ANL     A,#0FCH
000F FF             2848             MOV     R7,A
0010 EF             2849             MOV     A,R7
0011 F0             2850             MOVX    @DPTR,A
                    2851     ;     P1_DD = P1_DD & 0xFE;                     //p1_0 as output
                    2852                             ; SOURCE LINE # 517
0012 90E0DC         2853             MOV     DPTR,#0E0DCH
0015 E0             2854             MOVX    A,@DPTR
0016 FF             2855             MOV     R7,A
0017 EF             2856             MOV     A,R7
0018 54FE           2857             ANL     A,#0FEH
001A FF             2858             MOV     R7,A
001B EF             2859             MOV     A,R7
001C F0             2860             MOVX    @DPTR,A
                    2861     ; }
                    2862                             ; SOURCE LINE # 518
001D                2863     ?C0016:
001D 22             2864             RET     
                    2865     ; END OF InitWatchDog
                    2866     
                    2867     ; 
                    2868     ; 
                    2869     ; 
                    2870     ; 
                    2871     ; #define GPIO(pin,fn_cfg,in_out,res_en_dis,pull_up_dwn,drive_4_8ma )  FN_##pin=fn_cfg;DD_#
                             #pin=in_out;PE_##pin=res_en_dis;PS_##pin=pull_up_dwn;DS_##pin=drive_4_8ma;
                    2872     ; 
                    2873     ; void InitGPIO(void)
                    2874     
----                2875             RSEG  ?PR?InitGPIO?INITIAL
0000                2876     InitGPIO:
                    2877             USING   0
                    2878                             ; SOURCE LINE # 525
                    2879     ; {
                    2880                             ; SOURCE LINE # 526
                    2881     ;               P0_FN_L = 0x00;                                                            
                                  // P00 ~ P03as GPIO
                    2882                             ; SOURCE LINE # 527
0000 90E0D5         2883             MOV     DPTR,#0E0D5H
0003 E4             2884             CLR     A
0004 F0             2885             MOVX    @DPTR,A
                    2886     ;               P0_FN_H = 0x00;                                                            
                                  // P04 ~ P07 as GPIO
                    2887                             ; SOURCE LINE # 528
0005 90E0D4         2888             MOV     DPTR,#0E0D4H
0008 E4             2889             CLR     A
0009 F0             2890             MOVX    @DPTR,A
                    2891     ;               P0_DD = 0x00;                                                              
                                          //      P00 ~  P07 intput
                    2892                             ; SOURCE LINE # 529
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    46

000A 90E0D6         2893             MOV     DPTR,#0E0D6H
000D E4             2894             CLR     A
000E F0             2895             MOVX    @DPTR,A
                    2896     ;               P0_PE = 0xFF;                                                              
                                          // output resistor enable       
                    2897                             ; SOURCE LINE # 530
000F 90E0D8         2898             MOV     DPTR,#0E0D8H
0012 74FF           2899             MOV     A,#0FFH
0014 F0             2900             MOVX    @DPTR,A
                    2901     ;               P0_DS = 0x00;                                                              
                                          //drive current =4mA
                    2902                             ; SOURCE LINE # 531
0015 90E0D7         2903             MOV     DPTR,#0E0D7H
0018 E4             2904             CLR     A
0019 F0             2905             MOVX    @DPTR,A
                    2906     ;               P0_PS=  0x00;                                                              
                                          //pull down resistor 
                    2907                             ; SOURCE LINE # 532
001A 90E0D9         2908             MOV     DPTR,#0E0D9H
001D E4             2909             CLR     A
001E F0             2910             MOVX    @DPTR,A
                    2911     ;       
                    2912     ;               P1_FN_L = 0x00;                                                            
                                  // P10 ~ P13 as GPIO
                    2913                             ; SOURCE LINE # 534
001F 90E0DB         2914             MOV     DPTR,#0E0DBH
0022 E4             2915             CLR     A
0023 F0             2916             MOVX    @DPTR,A
                    2917     ;               P1_FN_H = 0x00;                                                            
                                  // P14 ~ P17 as GPIO
                    2918                             ; SOURCE LINE # 535
0024 90E0DA         2919             MOV     DPTR,#0E0DAH
0027 E4             2920             CLR     A
0028 F0             2921             MOVX    @DPTR,A
                    2922     ;               P1_DD = 0x00;                                                              
                                          // P10 ~ P17 intput
                    2923                             ; SOURCE LINE # 536
0029 90E0DC         2924             MOV     DPTR,#0E0DCH
002C E4             2925             CLR     A
002D F0             2926             MOVX    @DPTR,A
                    2927     ;               P1_PE = 0xFF;                                                              
                                          // output resistor enable       
                    2928                             ; SOURCE LINE # 537
002E 90E0DE         2929             MOV     DPTR,#0E0DEH
0031 74FF           2930             MOV     A,#0FFH
0033 F0             2931             MOVX    @DPTR,A
                    2932     ;               P1_DS = 0x00;                                                              
                                          //drive current =4mA
                    2933                             ; SOURCE LINE # 538
0034 90E0DD         2934             MOV     DPTR,#0E0DDH
0037 E4             2935             CLR     A
0038 F0             2936             MOVX    @DPTR,A
                    2937     ;               P1_PS=  0x00;                                                              
                                          //pull down resistor 
                    2938                             ; SOURCE LINE # 539
0039 90E0DF         2939             MOV     DPTR,#0E0DFH
003C E4             2940             CLR     A
003D F0             2941             MOVX    @DPTR,A
                    2942     ;       
                    2943     ;               P2_FN_L = 0x00;                                                            
                                  // P20 ~ P23 as GPIO
                    2944                             ; SOURCE LINE # 541
003E 90E0E1         2945             MOV     DPTR,#0E0E1H
0041 E4             2946             CLR     A
0042 F0             2947             MOVX    @DPTR,A
                    2948     ;               P2_FN_H = 0x00;                                                            
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    47

                                  // P24 ~ P27 as GPIO
                    2949                             ; SOURCE LINE # 542
0043 90E0E0         2950             MOV     DPTR,#0E0E0H
0046 E4             2951             CLR     A
0047 F0             2952             MOVX    @DPTR,A
                    2953     ;               P2_DD = 0x00;                                                              
                                          // P20~ P27 intput
                    2954                             ; SOURCE LINE # 543
0048 90E0E2         2955             MOV     DPTR,#0E0E2H
004B E4             2956             CLR     A
004C F0             2957             MOVX    @DPTR,A
                    2958     ;               P2_PE = 0xFF;                                                              
                                          // pull/down resistor enable    
                    2959                             ; SOURCE LINE # 544
004D 90E0E4         2960             MOV     DPTR,#0E0E4H
0050 74FF           2961             MOV     A,#0FFH
0052 F0             2962             MOVX    @DPTR,A
                    2963     ;               P2_DS = 0x00;                                                              
                                          //drive current =4mA
                    2964                             ; SOURCE LINE # 545
0053 90E0E3         2965             MOV     DPTR,#0E0E3H
0056 E4             2966             CLR     A
0057 F0             2967             MOVX    @DPTR,A
                    2968     ;               P2_PS=  0x00;                                                              
                                          //pull down resistor 
                    2969                             ; SOURCE LINE # 546
0058 90E0E5         2970             MOV     DPTR,#0E0E5H
005B E4             2971             CLR     A
005C F0             2972             MOVX    @DPTR,A
                    2973     ;       
                    2974     ;       // use P26 and P00 as output
                    2975     ;       
                    2976     ;     P00_FN= CFG0;                      // P00 as GPIO
                    2977                             ; SOURCE LINE # 550
005D 90E0D5         2978             MOV     DPTR,#0E0D5H
0060 E0             2979             MOVX    A,@DPTR
0061 FF             2980             MOV     R7,A
0062 EF             2981             MOV     A,R7
0063 54FC           2982             ANL     A,#0FCH
0065 FF             2983             MOV     R7,A
0066 EF             2984             MOV     A,R7
0067 F0             2985             MOVX    @DPTR,A
                    2986     ;     P00_DD = OUTPUT;               //P00 as output
                    2987                             ; SOURCE LINE # 551
0068 90E0D6         2988             MOV     DPTR,#0E0D6H
006B E0             2989             MOVX    A,@DPTR
006C FF             2990             MOV     R7,A
006D EF             2991             MOV     A,R7
006E 4401           2992             ORL     A,#01H
0070 FF             2993             MOV     R7,A
0071 EF             2994             MOV     A,R7
0072 F0             2995             MOVX    @DPTR,A
                    2996     ;     P00_PE = RES_DIS;               //P00 pull resistor off
                    2997                             ; SOURCE LINE # 552
0073 90E0D8         2998             MOV     DPTR,#0E0D8H
0076 E0             2999             MOVX    A,@DPTR
0077 FF             3000             MOV     R7,A
0078 EF             3001             MOV     A,R7
0079 54FE           3002             ANL     A,#0FEH
007B FF             3003             MOV     R7,A
007C EF             3004             MOV     A,R7
007D F0             3005             MOVX    @DPTR,A
                    3006     ;               P00_DS = I_4MA;
                    3007                             ; SOURCE LINE # 553
007E 90E0D7         3008             MOV     DPTR,#0E0D7H
0081 E0             3009             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    48

0082 FF             3010             MOV     R7,A
0083 EF             3011             MOV     A,R7
0084 54FE           3012             ANL     A,#0FEH
0086 FF             3013             MOV     R7,A
0087 EF             3014             MOV     A,R7
0088 F0             3015             MOVX    @DPTR,A
                    3016     ; 
                    3017     ;                       
                    3018     ;                       GPIO(P20,CFG1,INPUT,RES_EN,PULL_DOWN,I_4MA);                       
                                  //P20 as EXT2
                    3019                             ; SOURCE LINE # 556
0089 90E0E1         3020             MOV     DPTR,#0E0E1H
008C E0             3021             MOVX    A,@DPTR
008D FF             3022             MOV     R7,A
008E EF             3023             MOV     A,R7
008F 54FC           3024             ANL     A,#0FCH
0091 FF             3025             MOV     R7,A
0092 EF             3026             MOV     A,R7
0093 4401           3027             ORL     A,#01H
0095 FF             3028             MOV     R7,A
0096 EF             3029             MOV     A,R7
0097 F0             3030             MOVX    @DPTR,A
0098 90E0E2         3031             MOV     DPTR,#0E0E2H
009B E0             3032             MOVX    A,@DPTR
009C FF             3033             MOV     R7,A
009D EF             3034             MOV     A,R7
009E 54FE           3035             ANL     A,#0FEH
00A0 FF             3036             MOV     R7,A
00A1 EF             3037             MOV     A,R7
00A2 F0             3038             MOVX    @DPTR,A
00A3 90E0E4         3039             MOV     DPTR,#0E0E4H
00A6 E0             3040             MOVX    A,@DPTR
00A7 FF             3041             MOV     R7,A
00A8 EF             3042             MOV     A,R7
00A9 4401           3043             ORL     A,#01H
00AB FF             3044             MOV     R7,A
00AC EF             3045             MOV     A,R7
00AD F0             3046             MOVX    @DPTR,A
00AE 90E0E5         3047             MOV     DPTR,#0E0E5H
00B1 E0             3048             MOVX    A,@DPTR
00B2 FF             3049             MOV     R7,A
00B3 EF             3050             MOV     A,R7
00B4 54FE           3051             ANL     A,#0FEH
00B6 FF             3052             MOV     R7,A
00B7 EF             3053             MOV     A,R7
00B8 F0             3054             MOVX    @DPTR,A
00B9 90E0E3         3055             MOV     DPTR,#0E0E3H
00BC E0             3056             MOVX    A,@DPTR
00BD FF             3057             MOV     R7,A
00BE EF             3058             MOV     A,R7
00BF 54FE           3059             ANL     A,#0FEH
00C1 FF             3060             MOV     R7,A
00C2 EF             3061             MOV     A,R7
00C3 F0             3062             MOVX    @DPTR,A
                    3063     ;                       GPIO(P15,CFG2,INPUT,RES_EN,PULL_DOWN,I_4MA);                       
                                  //P15 as TIMER3 T_EX
                    3064                             ; SOURCE LINE # 557
00C4 90E0DA         3065             MOV     DPTR,#0E0DAH
00C7 E0             3066             MOVX    A,@DPTR
00C8 FF             3067             MOV     R7,A
00C9 EF             3068             MOV     A,R7
00CA 54F3           3069             ANL     A,#0F3H
00CC FF             3070             MOV     R7,A
00CD EF             3071             MOV     A,R7
00CE 4408           3072             ORL     A,#08H
00D0 FF             3073             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    49

00D1 EF             3074             MOV     A,R7
00D2 F0             3075             MOVX    @DPTR,A
00D3 90E0DC         3076             MOV     DPTR,#0E0DCH
00D6 E0             3077             MOVX    A,@DPTR
00D7 FF             3078             MOV     R7,A
00D8 EF             3079             MOV     A,R7
00D9 54DF           3080             ANL     A,#0DFH
00DB FF             3081             MOV     R7,A
00DC EF             3082             MOV     A,R7
00DD F0             3083             MOVX    @DPTR,A
00DE 90E0DE         3084             MOV     DPTR,#0E0DEH
00E1 E0             3085             MOVX    A,@DPTR
00E2 FF             3086             MOV     R7,A
00E3 EF             3087             MOV     A,R7
00E4 4420           3088             ORL     A,#020H
00E6 FF             3089             MOV     R7,A
00E7 EF             3090             MOV     A,R7
00E8 F0             3091             MOVX    @DPTR,A
00E9 90E0DF         3092             MOV     DPTR,#0E0DFH
00EC E0             3093             MOVX    A,@DPTR
00ED FF             3094             MOV     R7,A
00EE EF             3095             MOV     A,R7
00EF 54DF           3096             ANL     A,#0DFH
00F1 FF             3097             MOV     R7,A
00F2 EF             3098             MOV     A,R7
00F3 F0             3099             MOVX    @DPTR,A
00F4 90E0DD         3100             MOV     DPTR,#0E0DDH
00F7 E0             3101             MOVX    A,@DPTR
00F8 FF             3102             MOV     R7,A
00F9 EF             3103             MOV     A,R7
00FA 54DF           3104             ANL     A,#0DFH
00FC FF             3105             MOV     R7,A
00FD EF             3106             MOV     A,R7
00FE F0             3107             MOVX    @DPTR,A
                    3108     ;                       GPIO(P04,CFG0,OUTPUT,RES_EN,PULL_DOWN,I_4MA);                      
                                  //use P14 for timer0 ouput to test timer3 capture
                    3109                             ; SOURCE LINE # 558
00FF 90E0D4         3110             MOV     DPTR,#0E0D4H
0102 E0             3111             MOVX    A,@DPTR
0103 FF             3112             MOV     R7,A
0104 EF             3113             MOV     A,R7
0105 54FC           3114             ANL     A,#0FCH
0107 FF             3115             MOV     R7,A
0108 EF             3116             MOV     A,R7
0109 F0             3117             MOVX    @DPTR,A
010A 90E0D6         3118             MOV     DPTR,#0E0D6H
010D E0             3119             MOVX    A,@DPTR
010E FF             3120             MOV     R7,A
010F EF             3121             MOV     A,R7
0110 4410           3122             ORL     A,#010H
0112 FF             3123             MOV     R7,A
0113 EF             3124             MOV     A,R7
0114 F0             3125             MOVX    @DPTR,A
0115 90E0D8         3126             MOV     DPTR,#0E0D8H
0118 E0             3127             MOVX    A,@DPTR
0119 FF             3128             MOV     R7,A
011A EF             3129             MOV     A,R7
011B 4410           3130             ORL     A,#010H
011D FF             3131             MOV     R7,A
011E EF             3132             MOV     A,R7
011F F0             3133             MOVX    @DPTR,A
0120 90E0D9         3134             MOV     DPTR,#0E0D9H
0123 E0             3135             MOVX    A,@DPTR
0124 FF             3136             MOV     R7,A
0125 EF             3137             MOV     A,R7
0126 54EF           3138             ANL     A,#0EFH
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    50

0128 FF             3139             MOV     R7,A
0129 EF             3140             MOV     A,R7
012A F0             3141             MOVX    @DPTR,A
012B 90E0D7         3142             MOV     DPTR,#0E0D7H
012E E0             3143             MOVX    A,@DPTR
012F FF             3144             MOV     R7,A
0130 EF             3145             MOV     A,R7
0131 54EF           3146             ANL     A,#0EFH
0133 FF             3147             MOV     R7,A
0134 EF             3148             MOV     A,R7
0135 F0             3149             MOVX    @DPTR,A
                    3150     ;                       GPIO(P26,CFG0,OUTPUT,RES_DIS,PULL_DOWN,I_4MA);                  //P
                             26 for LED indication
                    3151                             ; SOURCE LINE # 559
0136 90E0E0         3152             MOV     DPTR,#0E0E0H
0139 E0             3153             MOVX    A,@DPTR
013A FF             3154             MOV     R7,A
013B EF             3155             MOV     A,R7
013C 54CF           3156             ANL     A,#0CFH
013E FF             3157             MOV     R7,A
013F EF             3158             MOV     A,R7
0140 F0             3159             MOVX    @DPTR,A
0141 90E0E2         3160             MOV     DPTR,#0E0E2H
0144 E0             3161             MOVX    A,@DPTR
0145 FF             3162             MOV     R7,A
0146 EF             3163             MOV     A,R7
0147 4440           3164             ORL     A,#040H
0149 FF             3165             MOV     R7,A
014A EF             3166             MOV     A,R7
014B F0             3167             MOVX    @DPTR,A
014C 90E0E4         3168             MOV     DPTR,#0E0E4H
014F E0             3169             MOVX    A,@DPTR
0150 FF             3170             MOV     R7,A
0151 EF             3171             MOV     A,R7
0152 54BF           3172             ANL     A,#0BFH
0154 FF             3173             MOV     R7,A
0155 EF             3174             MOV     A,R7
0156 F0             3175             MOVX    @DPTR,A
0157 90E0E5         3176             MOV     DPTR,#0E0E5H
015A E0             3177             MOVX    A,@DPTR
015B FF             3178             MOV     R7,A
015C EF             3179             MOV     A,R7
015D 54BF           3180             ANL     A,#0BFH
015F FF             3181             MOV     R7,A
0160 EF             3182             MOV     A,R7
0161 F0             3183             MOVX    @DPTR,A
0162 90E0E3         3184             MOV     DPTR,#0E0E3H
0165 E0             3185             MOVX    A,@DPTR
0166 FF             3186             MOV     R7,A
0167 EF             3187             MOV     A,R7
0168 54BF           3188             ANL     A,#0BFH
016A FF             3189             MOV     R7,A
016B EF             3190             MOV     A,R7
016C F0             3191             MOVX    @DPTR,A
                    3192     ;       
                    3193     ; }
                    3194                             ; SOURCE LINE # 561
016D                3195     ?C0017:
016D 22             3196             RET     
                    3197     ; END OF InitGPIO
                    3198     
                    3199     ; 
                    3200     ; void InitTimer01(void)
                    3201     
----                3202             RSEG  ?PR?InitTimer01?INITIAL
0000                3203     InitTimer01:
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    51

                    3204                             ; SOURCE LINE # 563
                    3205     ; {
                    3206                             ; SOURCE LINE # 564
                    3207     ;               T01_DIV_L= 0x05;                 //clock divider is 122, must write T01_DIV
                             _L first;
                    3208                             ; SOURCE LINE # 565
0000 90E0EF         3209             MOV     DPTR,#0E0EFH
0003 7405           3210             MOV     A,#05H
0005 F0             3211             MOVX    @DPTR,A
                    3212     ;         T01_DIV_H= 0x00;                
                    3213                             ; SOURCE LINE # 566
0006 90E0EE         3214             MOV     DPTR,#0E0EEH
0009 E4             3215             CLR     A
000A F0             3216             MOVX    @DPTR,A
                    3217     ;       TMOD = 0x10;                   //timer1 is 16bit timer, timer0 is 13 bit
                    3218                             ; SOURCE LINE # 567
000B 758910         3219             MOV     TMOD,#010H
                    3220     ;     TL0 = 0x0;
                    3221                             ; SOURCE LINE # 568
000E 758A00         3222             MOV     TL0,#00H
                    3223     ;     TH0= 0xfe;
                    3224                             ; SOURCE LINE # 569
0011 758CFE         3225             MOV     TH0,#0FEH
                    3226     ;               
                    3227     ;               TL1=0x0;
                    3228                             ; SOURCE LINE # 571
0014 758B00         3229             MOV     TL1,#00H
                    3230     ;               TH1=0x0;
                    3231                             ; SOURCE LINE # 572
0017 758D00         3232             MOV     TH1,#00H
                    3233     ;       
                    3234     ;       
                    3235     ;     ET0 = 1;                                //enable timer0 overflow interrupt
                    3236                             ; SOURCE LINE # 575
001A D2A9           3237             SETB    ET0
                    3238     ;     ET1 = 1;                                //enable timer1 overflow interrupt
                    3239                             ; SOURCE LINE # 576
001C D2AB           3240             SETB    ET1
                    3241     ;               TR0= 1;                                //start timer0
                    3242                             ; SOURCE LINE # 577
001E D28C           3243             SETB    TR0
                    3244     ;               TR1 = 1;    
                    3245                             ; SOURCE LINE # 578
0020 D28E           3246             SETB    TR1
                    3247     ; }
                    3248                             ; SOURCE LINE # 579
0022                3249     ?C0018:
0022 22             3250             RET     
                    3251     ; END OF InitTimer01
                    3252     
                    3253     ; 
                    3254     ; void InitTimer3(void)
                    3255     
----                3256             RSEG  ?PR?InitTimer3?INITIAL
0000                3257     InitTimer3:
                    3258             USING   0
                    3259                             ; SOURCE LINE # 581
                    3260     ; {
                    3261                             ; SOURCE LINE # 582
                    3262     ;       T3PS = 0;                                                               // no divid
                             er
                    3263                             ; SOURCE LINE # 583
0000 90E0C9         3264             MOV     DPTR,#0E0C9H
0003 E4             3265             CLR     A
0004 F0             3266             MOVX    @DPTR,A
                    3267     ;       T3RC= 0;               //reset T3 capture register
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    52

                    3268                             ; SOURCE LINE # 584
0005 90E0CC         3269             MOV     DPTR,#0E0CCH
0008 E4             3270             CLR     A
0009 F0             3271             MOVX    @DPTR,A
000A A3             3272             INC     DPTR
000B E4             3273             CLR     A
000C F0             3274             MOVX    @DPTR,A
                    3275     ;       T3CTR=0;               //reset T3 counter
                    3276                             ; SOURCE LINE # 585
000D 90E0CA         3277             MOV     DPTR,#0E0CAH
0010 E4             3278             CLR     A
0011 F0             3279             MOVX    @DPTR,A
0012 A3             3280             INC     DPTR
0013 E4             3281             CLR     A
0014 F0             3282             MOVX    @DPTR,A
                    3283     ;       T3CT=0;                //capture clock from cpu
                    3284                             ; SOURCE LINE # 586
0015 90E0C8         3285             MOV     DPTR,#0E0C8H
0018 E0             3286             MOVX    A,@DPTR
0019 FF             3287             MOV     R7,A
001A EF             3288             MOV     A,R7
001B 54FD           3289             ANL     A,#0FDH
001D FF             3290             MOV     R7,A
001E EF             3291             MOV     A,R7
001F F0             3292             MOVX    @DPTR,A
                    3293     ;       T3CPRL=1;             //capture mode select
                    3294                             ; SOURCE LINE # 587
0020 90E0C8         3295             MOV     DPTR,#0E0C8H
0023 E0             3296             MOVX    A,@DPTR
0024 FF             3297             MOV     R7,A
0025 EF             3298             MOV     A,R7
0026 4401           3299             ORL     A,#01H
0028 FF             3300             MOV     R7,A
0029 EF             3301             MOV     A,R7
002A F0             3302             MOVX    @DPTR,A
                    3303     ;       T3EXEN=1;             //enable T3 external EX pin
                    3304                             ; SOURCE LINE # 588
002B 90E0C8         3305             MOV     DPTR,#0E0C8H
002E E0             3306             MOVX    A,@DPTR
002F FF             3307             MOV     R7,A
0030 EF             3308             MOV     A,R7
0031 4408           3309             ORL     A,#08H
0033 FF             3310             MOV     R7,A
0034 EF             3311             MOV     A,R7
0035 F0             3312             MOVX    @DPTR,A
                    3313     ;       T3EX_INV=0;           //T3 EX pin ,trigger on rising edge
                    3314                             ; SOURCE LINE # 589
0036 90E08A         3315             MOV     DPTR,#0E08AH
0039 E0             3316             MOVX    A,@DPTR
003A FF             3317             MOV     R7,A
003B EF             3318             MOV     A,R7
003C 54FE           3319             ANL     A,#0FEH
003E FF             3320             MOV     R7,A
003F EF             3321             MOV     A,R7
0040 F0             3322             MOVX    @DPTR,A
                    3323     ;       T3TF_EINT        =1;                      // timer3 overflow interrupt enable
                    3324                             ; SOURCE LINE # 590
0041 90E0C8         3325             MOV     DPTR,#0E0C8H
0044 E0             3326             MOVX    A,@DPTR
0045 FF             3327             MOV     R7,A
0046 EF             3328             MOV     A,R7
0047 4420           3329             ORL     A,#020H
0049 FF             3330             MOV     R7,A
004A EF             3331             MOV     A,R7
004B F0             3332             MOVX    @DPTR,A
                    3333     ;       T3TR = 1;                                     // start timer3 
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    53

                    3334                             ; SOURCE LINE # 591
004C 90E0C8         3335             MOV     DPTR,#0E0C8H
004F E0             3336             MOVX    A,@DPTR
0050 FF             3337             MOV     R7,A
0051 EF             3338             MOV     A,R7
0052 4404           3339             ORL     A,#04H
0054 FF             3340             MOV     R7,A
0055 EF             3341             MOV     A,R7
0056 F0             3342             MOVX    @DPTR,A
                    3343     ;       T3TF=0;               //clear T3 overflow flag
                    3344                             ; SOURCE LINE # 592
0057 90E0C8         3345             MOV     DPTR,#0E0C8H
005A E0             3346             MOVX    A,@DPTR
005B FF             3347             MOV     R7,A
005C EF             3348             MOV     A,R7
005D 547F           3349             ANL     A,#07FH
005F FF             3350             MOV     R7,A
0060 EF             3351             MOV     A,R7
0061 F0             3352             MOVX    @DPTR,A
                    3353     ;       T3EXF=0;              //clear T3 EX trigger flag
                    3354                             ; SOURCE LINE # 593
0062 90E0C8         3355             MOV     DPTR,#0E0C8H
0065 E0             3356             MOVX    A,@DPTR
0066 FF             3357             MOV     R7,A
0067 EF             3358             MOV     A,R7
0068 54BF           3359             ANL     A,#0BFH
006A FF             3360             MOV     R7,A
006B EF             3361             MOV     A,R7
006C F0             3362             MOVX    @DPTR,A
                    3363     ;       IE1=0;                //clear  EX1 interrupt flag
                    3364                             ; SOURCE LINE # 594
006D C28B           3365             CLR     IE1
                    3366     ;        EX1=1;               //enable EX1 interrupt
                    3367                             ; SOURCE LINE # 595
006F D2AA           3368             SETB    EX1
                    3369     ; }
                    3370                             ; SOURCE LINE # 596
0071                3371     ?C0019:
0071 22             3372             RET     
                    3373     ; END OF InitTimer3
                    3374     
                    3375     ; 
                    3376     ; void InitTimer4(void)
                    3377     
----                3378             RSEG  ?PR?InitTimer4?INITIAL
0000                3379     InitTimer4:
                    3380             USING   0
                    3381                             ; SOURCE LINE # 598
                    3382     ; {
                    3383                             ; SOURCE LINE # 599
                    3384     ;       T4PS = 0;                                                               // no divid
                             er
                    3385                             ; SOURCE LINE # 600
0000 90E0CF         3386             MOV     DPTR,#0E0CFH
0003 E4             3387             CLR     A
0004 F0             3388             MOVX    @DPTR,A
                    3389     ;       T4RC = 0xE0C0;
                    3390                             ; SOURCE LINE # 601
0005 90E0D2         3391             MOV     DPTR,#0E0D2H
0008 74E0           3392             MOV     A,#0E0H
000A F0             3393             MOVX    @DPTR,A
000B A3             3394             INC     DPTR
000C 74C0           3395             MOV     A,#0C0H
000E F0             3396             MOVX    @DPTR,A
                    3397     ; 
                    3398     ;       T4TF_EINT        =1;                                                    // timer4 o
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    54

                             verflow interrupt enable
                    3399                             ; SOURCE LINE # 603
000F 90E0CE         3400             MOV     DPTR,#0E0CEH
0012 E0             3401             MOVX    A,@DPTR
0013 FF             3402             MOV     R7,A
0014 EF             3403             MOV     A,R7
0015 4420           3404             ORL     A,#020H
0017 FF             3405             MOV     R7,A
0018 EF             3406             MOV     A,R7
0019 F0             3407             MOVX    @DPTR,A
                    3408     ;       T4TR = 1;                               // start timer4
                    3409                             ; SOURCE LINE # 604
001A 90E0CE         3410             MOV     DPTR,#0E0CEH
001D E0             3411             MOVX    A,@DPTR
001E FF             3412             MOV     R7,A
001F EF             3413             MOV     A,R7
0020 4404           3414             ORL     A,#04H
0022 FF             3415             MOV     R7,A
0023 EF             3416             MOV     A,R7
0024 F0             3417             MOVX    @DPTR,A
                    3418     ;       CLR_T4_INT();
                    3419                             ; SOURCE LINE # 605
0025 53FEF0         3420             ANL     INT_REG4,#0F0H
                    3421     ;       EX6 = 1;
                    3422                             ; SOURCE LINE # 606
0028 D2BD           3423             SETB    EX6
                    3424     ;       IEX6=0;
                    3425                             ; SOURCE LINE # 607
002A C2C5           3426             CLR     IEX6
                    3427     ; }
                    3428                             ; SOURCE LINE # 608
002C                3429     ?C0020:
002C 22             3430             RET     
                    3431     ; END OF InitTimer4
                    3432     
                    3433     ; void InitTimer5(void)
                    3434     
----                3435             RSEG  ?PR?InitTimer5?INITIAL
0000                3436     InitTimer5:
                    3437             USING   0
                    3438                             ; SOURCE LINE # 609
                    3439     ; {
                    3440                             ; SOURCE LINE # 610
                    3441     ;       T5PS = 0;                                                                          
                                          // no divider
                    3442                             ; SOURCE LINE # 611
0000 90E0F4         3443             MOV     DPTR,#0E0F4H
0003 E4             3444             CLR     A
0004 F0             3445             MOVX    @DPTR,A
                    3446     ;       T5RC = 0x10C0;
                    3447                             ; SOURCE LINE # 612
0005 90E0F7         3448             MOV     DPTR,#0E0F7H
0008 7410           3449             MOV     A,#010H
000A F0             3450             MOVX    @DPTR,A
000B A3             3451             INC     DPTR
000C 74C0           3452             MOV     A,#0C0H
000E F0             3453             MOVX    @DPTR,A
                    3454     ;       
                    3455     ;       T5TF_EINT        =1;                                                            // 
                             timer4 overflow interrupt enable
                    3456                             ; SOURCE LINE # 614
000F 90E0F3         3457             MOV     DPTR,#0E0F3H
0012 E0             3458             MOVX    A,@DPTR
0013 FF             3459             MOV     R7,A
0014 EF             3460             MOV     A,R7
0015 4420           3461             ORL     A,#020H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    55

0017 FF             3462             MOV     R7,A
0018 EF             3463             MOV     A,R7
0019 F0             3464             MOVX    @DPTR,A
                    3465     ;       T5TR = 1;                                                                          
                                          // start timer4
                    3466                             ; SOURCE LINE # 615
001A 90E0F3         3467             MOV     DPTR,#0E0F3H
001D E0             3468             MOVX    A,@DPTR
001E FF             3469             MOV     R7,A
001F EF             3470             MOV     A,R7
0020 4404           3471             ORL     A,#04H
0022 FF             3472             MOV     R7,A
0023 EF             3473             MOV     A,R7
0024 F0             3474             MOVX    @DPTR,A
                    3475     ;       T5TF=0;                                                                            
                                          // clear interrupt flag
                    3476                             ; SOURCE LINE # 616
0025 90E0F3         3477             MOV     DPTR,#0E0F3H
0028 E0             3478             MOVX    A,@DPTR
0029 FF             3479             MOV     R7,A
002A EF             3480             MOV     A,R7
002B 547F           3481             ANL     A,#07FH
002D FF             3482             MOV     R7,A
002E EF             3483             MOV     A,R7
002F F0             3484             MOVX    @DPTR,A
                    3485     ; 
                    3486     ;       
                    3487     ;       I3FR=1;
                    3488                             ; SOURCE LINE # 619
0030 D2CE           3489             SETB    I3FR
                    3490     ;       EX3 = 1;
                    3491                             ; SOURCE LINE # 620
0032 D2BA           3492             SETB    EX3
                    3493     ;       IEX3=0;
                    3494                             ; SOURCE LINE # 621
0034 C2C2           3495             CLR     IEX3
                    3496     ; }
                    3497                             ; SOURCE LINE # 622
0036                3498     ?C0021:
0036 22             3499             RET     
                    3500     ; END OF InitTimer5
                    3501     
                    3502     ; void InitTimer6(void)
                    3503     
----                3504             RSEG  ?PR?InitTimer6?INITIAL
0000                3505     InitTimer6:
                    3506             USING   0
                    3507                             ; SOURCE LINE # 623
                    3508     ; {
                    3509                             ; SOURCE LINE # 624
                    3510     ;       T6PS = 0;                                                                          
                                          // no divider
                    3511                             ; SOURCE LINE # 625
0000 90E0FA         3512             MOV     DPTR,#0E0FAH
0003 E4             3513             CLR     A
0004 F0             3514             MOVX    @DPTR,A
                    3515     ;       T6RC = 0x10C0;
                    3516                             ; SOURCE LINE # 626
0005 90E0FD         3517             MOV     DPTR,#0E0FDH
0008 7410           3518             MOV     A,#010H
000A F0             3519             MOVX    @DPTR,A
000B A3             3520             INC     DPTR
000C 74C0           3521             MOV     A,#0C0H
000E F0             3522             MOVX    @DPTR,A
                    3523     ;       
                    3524     ;       T6TF_EINT        =1;                                                    // timer4 o
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    56

                             verflow interrupt enable
                    3525                             ; SOURCE LINE # 628
000F 90E0F9         3526             MOV     DPTR,#0E0F9H
0012 E0             3527             MOVX    A,@DPTR
0013 FF             3528             MOV     R7,A
0014 EF             3529             MOV     A,R7
0015 4420           3530             ORL     A,#020H
0017 FF             3531             MOV     R7,A
0018 EF             3532             MOV     A,R7
0019 F0             3533             MOVX    @DPTR,A
                    3534     ;       T6TR = 1;                                                                          
                                  // start timer4
                    3535                             ; SOURCE LINE # 629
001A 90E0F9         3536             MOV     DPTR,#0E0F9H
001D E0             3537             MOVX    A,@DPTR
001E FF             3538             MOV     R7,A
001F EF             3539             MOV     A,R7
0020 4404           3540             ORL     A,#04H
0022 FF             3541             MOV     R7,A
0023 EF             3542             MOV     A,R7
0024 F0             3543             MOVX    @DPTR,A
                    3544     ;       T6TF=0;                                                                            
                                  // clear interrupt flag
                    3545                             ; SOURCE LINE # 630
0025 90E0F9         3546             MOV     DPTR,#0E0F9H
0028 E0             3547             MOVX    A,@DPTR
0029 FF             3548             MOV     R7,A
002A EF             3549             MOV     A,R7
002B 547F           3550             ANL     A,#07FH
002D FF             3551             MOV     R7,A
002E EF             3552             MOV     A,R7
002F F0             3553             MOVX    @DPTR,A
                    3554     ; 
                    3555     ;       
                    3556     ; 
                    3557     ;       EX5 = 1;
                    3558                             ; SOURCE LINE # 634
0030 D2BC           3559             SETB    EX5
                    3560     ;       IEX5=0;
                    3561                             ; SOURCE LINE # 635
0032 C2C4           3562             CLR     IEX5
                    3563     ; }
                    3564                             ; SOURCE LINE # 636
0034                3565     ?C0022:
0034 22             3566             RET     
                    3567     ; END OF InitTimer6
                    3568     
                    3569     ; void SystemClock(void)
                    3570     
----                3571             RSEG  ?PR?SystemClock?INITIAL
0000                3572     SystemClock:
                    3573             USING   0
                    3574                             ; SOURCE LINE # 637
                    3575     ; {
                    3576                             ; SOURCE LINE # 638
                    3577     ;     RC80M_RES = 0x2e;
                    3578                             ; SOURCE LINE # 639
0000 90E0B2         3579             MOV     DPTR,#0E0B2H
0003 742E           3580             MOV     A,#02EH
0005 F0             3581             MOVX    @DPTR,A
                    3582     ;         #pragma asm
                    3583     ;               nop
0006 00             3584               nop
                    3585     ;               nop
0007 00             3586               nop
                    3587     ;               nop
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    57

0008 00             3588               nop
                    3589     ;               nop
0009 00             3590               nop
                    3591     ;               nop
000A 00             3592               nop
                    3593     ;               nop
000B 00             3594               nop
                    3595     ;               nop
000C 00             3596               nop
                    3597     ;               nop
000D 00             3598               nop
                    3599     ;               nop
000E 00             3600               nop
                    3601     ;               nop
000F 00             3602               nop
                    3603     ;               nop
0010 00             3604               nop
                    3605     ;               nop
0011 00             3606               nop
                    3607     ;               nop
0012 00             3608               nop
                    3609     ;               nop
0013 00             3610               nop
                    3611     ;               nop
0014 00             3612               nop
                    3613     ;               nop
0015 00             3614               nop
                    3615     ;               nop
0016 00             3616               nop
                    3617     ;               nop
0017 00             3618               nop
                    3619     ;               nop
0018 00             3620               nop
                    3621     ;               nop
0019 00             3622               nop
                    3623     ;               nop
001A 00             3624               nop
                    3625     ;               nop
001B 00             3626               nop
                    3627     ;               nop
001C 00             3628               nop
                    3629     ;               nop
001D 00             3630               nop
                    3631     ;               nop
001E 00             3632               nop
                    3633     ;               nop
001F 00             3634               nop
                    3635     ;               nop
0020 00             3636               nop
                    3637     ;               nop
0021 00             3638               nop
                    3639     ;               nop
0022 00             3640               nop
                    3641     ;               nop
0023 00             3642               nop
                    3643     ;               nop
0024 00             3644               nop
                    3645     ;               nop
0025 00             3646               nop
                    3647     ;               nop
0026 00             3648               nop
                    3649     ;               #pragma endasm
                    3650     ;       
                    3651     ;         CLK_DIV_L = 0x02;
                    3652                             ; SOURCE LINE # 676
0027 90E0E7         3653             MOV     DPTR,#0E0E7H
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    58

002A 7402           3654             MOV     A,#02H
002C F0             3655             MOVX    @DPTR,A
                    3656     ;         CLK_DIV_H = 0x00;
                    3657                             ; SOURCE LINE # 677
002D 90E0E6         3658             MOV     DPTR,#0E0E6H
0030 E4             3659             CLR     A
0031 F0             3660             MOVX    @DPTR,A
                    3661     ;               
                    3662     ;               #pragma asm
                    3663     ;               nop
0032 00             3664               nop
                    3665     ;               nop
0033 00             3666               nop
                    3667     ;               nop
0034 00             3668               nop
                    3669     ;               nop
0035 00             3670               nop
                    3671     ;               nop
0036 00             3672               nop
                    3673     ;               nop
0037 00             3674               nop
                    3675     ;               nop
0038 00             3676               nop
                    3677     ;               nop
0039 00             3678               nop
                    3679     ;               nop
003A 00             3680               nop
                    3681     ;               nop
003B 00             3682               nop
                    3683     ;               nop
003C 00             3684               nop
                    3685     ;               nop
003D 00             3686               nop
                    3687     ;               nop
003E 00             3688               nop
                    3689     ;               nop
003F 00             3690               nop
                    3691     ;               nop
0040 00             3692               nop
                    3693     ;               nop
0041 00             3694               nop
                    3695     ;               nop
0042 00             3696               nop
                    3697     ;               nop
0043 00             3698               nop
                    3699     ;               nop
0044 00             3700               nop
                    3701     ;               nop
0045 00             3702               nop
                    3703     ;               nop
0046 00             3704               nop
                    3705     ;               nop
0047 00             3706               nop
                    3707     ;               nop
0048 00             3708               nop
                    3709     ;               nop
0049 00             3710               nop
                    3711     ;               nop
004A 00             3712               nop
                    3713     ;               nop
004B 00             3714               nop
                    3715     ;               nop
004C 00             3716               nop
                    3717     ;               nop
004D 00             3718               nop
                    3719     ;               nop
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    59

004E 00             3720               nop
                    3721     ;               nop
004F 00             3722               nop
                    3723     ;               nop
0050 00             3724               nop
                    3725     ;               nop
0051 00             3726               nop
                    3727     ;               #pragma endasm
                    3728     ; }
                    3729                             ; SOURCE LINE # 713
0052                3730     ?C0023:
0052 22             3731             RET     
                    3732     ; END OF SystemClock
                    3733     
                    3734     ; 
                    3735     ; 
                    3736     ; 
                    3737     ; 
                    3738     ; 
                    3739     ; 
                    3740     ; //initial UART1, there are 2 different ways to generate baudrate
                    3741     ; //way 1
                    3742     ; void sInitUART1(void)
                    3743     
----                3744             RSEG  ?PR?sInitUART1?INITIAL
0000                3745     sInitUART1:
                    3746                             ; SOURCE LINE # 722
                    3747     ; {
                    3748                             ; SOURCE LINE # 723
                    3749     ;       S0CON  = 0x50;                // set as 8-bit UART,  enable serial 0 reception, ena
                             ble serial 0 multiprocessor function
                    3750                             ; SOURCE LINE # 724
0000 759850         3751             MOV     S0CON,#050H
                    3752     ;     WDCON = 0x80;            // 0x80: baud rate = (2^smod) * Fclk / (64 * (2^10 - s0rel))
                             ;
                    3753                             ; SOURCE LINE # 725
0003 75D880         3754             MOV     WDCON,#080H
                    3755     ;                               // 0x00: baud rate = (2^smod) * Fclk / (32 * 12 * (256 - th
                             1));
                    3756     ;                               // smod = 0;    Fclk = system clock
                    3757     ;     S0RELL = 0xF3;             //Fclk = 8MHz, baud rate = 9600
                    3758                             ; SOURCE LINE # 728
0006 75AAF3         3759             MOV     S0RELL,#0F3H
                    3760     ;     S0RELH = 0x03;    
                    3761                             ; SOURCE LINE # 729
0009 75BA03         3762             MOV     S0RELH,#03H
                    3763     ; }
                    3764                             ; SOURCE LINE # 730
000C                3765     ?C0024:
000C 22             3766             RET     
                    3767     ; END OF sInitUART1
                    3768     
                    3769     ; 
                    3770     ; void sInitUART2(void)
                    3771     
----                3772             RSEG  ?PR?sInitUART2?INITIAL
0000                3773     sInitUART2:
                    3774                             ; SOURCE LINE # 732
                    3775     ; {
                    3776                             ; SOURCE LINE # 733
                    3777     ;     S1CON  = 0x90;                    //enable serial 1 reception, enable serial 0 multip
                             rocessor function
                    3778                             ; SOURCE LINE # 734
0000 759B90         3779             MOV     S1CON,#090H
                    3780     ;                                 //s1con.7 = 1: 8-bit UART(mode B)    s1con.7 = 0: 9-bit U
                             ART(mode A)
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    60

                    3781     ;     S1RELL = 0xE6;            //baud rate = Fclk / (32 * (2^10 - s0rel));
                    3782                             ; SOURCE LINE # 736
0003 759DE6         3783             MOV     S1RELL,#0E6H
                    3784     ;     S1RELH = 0x03;              //Fclk = 8MHz, baud rate = 9600
                    3785                             ; SOURCE LINE # 737
0006 75BB03         3786             MOV     S1RELH,#03H
                    3787     ; }
                    3788                             ; SOURCE LINE # 738
0009                3789     ?C0025:
0009 22             3790             RET     
                    3791     ; END OF sInitUART2
                    3792     
                    3793     ; 
                    3794     ; 
                    3795     ; void InitDAC(void)
                    3796     
----                3797             RSEG  ?PR?InitDAC?INITIAL
0000                3798     InitDAC:
                    3799             USING   0
                    3800                             ; SOURCE LINE # 741
                    3801     ; {
                    3802                             ; SOURCE LINE # 742
                    3803     ;               DAC1_PD=0;              //power up DAC1
                    3804                             ; SOURCE LINE # 743
0000 90E07A         3805             MOV     DPTR,#0E07AH
0003 E0             3806             MOVX    A,@DPTR
0004 FF             3807             MOV     R7,A
0005 EF             3808             MOV     A,R7
0006 54FB           3809             ANL     A,#0FBH
0008 FF             3810             MOV     R7,A
0009 EF             3811             MOV     A,R7
000A F0             3812             MOVX    @DPTR,A
                    3813     ;               DAC2_PD=0;              //power up DAC2
                    3814                             ; SOURCE LINE # 744
000B 90E07A         3815             MOV     DPTR,#0E07AH
000E E0             3816             MOVX    A,@DPTR
000F FF             3817             MOV     R7,A
0010 EF             3818             MOV     A,R7
0011 54FE           3819             ANL     A,#0FEH
0013 FF             3820             MOV     R7,A
0014 EF             3821             MOV     A,R7
0015 F0             3822             MOVX    @DPTR,A
                    3823     ;       DAC1_VREF=0;            //use 3.3V as vref
                    3824                             ; SOURCE LINE # 745
0016 90E07A         3825             MOV     DPTR,#0E07AH
0019 E0             3826             MOVX    A,@DPTR
001A FF             3827             MOV     R7,A
001B EF             3828             MOV     A,R7
001C 54F7           3829             ANL     A,#0F7H
001E FF             3830             MOV     R7,A
001F EF             3831             MOV     A,R7
0020 F0             3832             MOVX    @DPTR,A
                    3833     ;       DAC2_VREF=0;            //use 3.3V as vref
                    3834                             ; SOURCE LINE # 746
0021 90E07A         3835             MOV     DPTR,#0E07AH
0024 E0             3836             MOVX    A,@DPTR
0025 FF             3837             MOV     R7,A
0026 EF             3838             MOV     A,R7
0027 54FD           3839             ANL     A,#0FDH
0029 FF             3840             MOV     R7,A
002A EF             3841             MOV     A,R7
002B F0             3842             MOVX    @DPTR,A
                    3843     ;       ADC_DAC_SEL1=0; //select DAC output
                    3844                             ; SOURCE LINE # 747
002C 90E089         3845             MOV     DPTR,#0E089H
002F E0             3846             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    61

0030 FF             3847             MOV     R7,A
0031 EF             3848             MOV     A,R7
0032 54FE           3849             ANL     A,#0FEH
0034 FF             3850             MOV     R7,A
0035 EF             3851             MOV     A,R7
0036 F0             3852             MOVX    @DPTR,A
                    3853     ;       ADC_DAC_SEL2=0; //select DAC output
                    3854                             ; SOURCE LINE # 748
0037 90E089         3855             MOV     DPTR,#0E089H
003A E0             3856             MOVX    A,@DPTR
003B FF             3857             MOV     R7,A
003C EF             3858             MOV     A,R7
003D 54FD           3859             ANL     A,#0FDH
003F FF             3860             MOV     R7,A
0040 EF             3861             MOV     A,R7
0041 F0             3862             MOVX    @DPTR,A
                    3863     ; }
                    3864                             ; SOURCE LINE # 749
0042                3865     ?C0026:
0042 22             3866             RET     
                    3867     ; END OF InitDAC
                    3868     
                    3869             END
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    62

SYMBOL TABLE LISTING
------ ----- -------


N A M E                        T Y P E  V A L U E   ATTRIBUTES

?C0001. . . . . . . . . . . .  C ADDR   001EH   R   SEG=?PR?INITEXT?INITIAL
?C0002. . . . . . . . . . . .  C ADDR   0019H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0003. . . . . . . . . . . .  C ADDR   0039H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0004. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0005. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0006. . . . . . . . . . . .  C ADDR   002DH   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0007. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0008. . . . . . . . . . . .  C ADDR   0037H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0009. . . . . . . . . . . .  C ADDR   0045H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0010. . . . . . . . . . . .  C ADDR   0009H   R   SEG=?PR?INITBREAKPOINT?INITIAL
?C0011. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?EPWMOUTPUTDISABLE?INITIAL
?C0012. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?EPWMOUTPUTENABLE?INITIAL
?C0013. . . . . . . . . . . .  C ADDR   009CH   R   SEG=?PR?INITADC?INITIAL
?C0014. . . . . . . . . . . .  C ADDR   0773H   R   SEG=?PR?INITEPWM?INITIAL
?C0015. . . . . . . . . . . .  C ADDR   010BH   R   SEG=?PR?INITCOMPARATOR?INITIAL
?C0016. . . . . . . . . . . .  C ADDR   001DH   R   SEG=?PR?INITWATCHDOG?INITIAL
?C0017. . . . . . . . . . . .  C ADDR   016DH   R   SEG=?PR?INITGPIO?INITIAL
?C0018. . . . . . . . . . . .  C ADDR   0022H   R   SEG=?PR?INITTIMER01?INITIAL
?C0019. . . . . . . . . . . .  C ADDR   0071H   R   SEG=?PR?INITTIMER3?INITIAL
?C0020. . . . . . . . . . . .  C ADDR   002CH   R   SEG=?PR?INITTIMER4?INITIAL
?C0021. . . . . . . . . . . .  C ADDR   0036H   R   SEG=?PR?INITTIMER5?INITIAL
?C0022. . . . . . . . . . . .  C ADDR   0034H   R   SEG=?PR?INITTIMER6?INITIAL
?C0023. . . . . . . . . . . .  C ADDR   0052H   R   SEG=?PR?SYSTEMCLOCK?INITIAL
?C0024. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?SINITUART1?INITIAL
?C0025. . . . . . . . . . . .  C ADDR   0009H   R   SEG=?PR?SINITUART2?INITIAL
?C0026. . . . . . . . . . . .  C ADDR   0042H   R   SEG=?PR?INITDAC?INITIAL
?PR?EPWMOUTPUTDISABLE?INITIAL  C SEG    000DH       REL=UNIT
?PR?EPWMOUTPUTENABLE?INITIAL.  C SEG    000DH       REL=UNIT
?PR?INITADC?INITIAL . . . . .  C SEG    009DH       REL=UNIT
?PR?INITBREAKPOINT?INITIAL. .  C SEG    000AH       REL=UNIT
?PR?INITCOMPARATOR?INITIAL. .  C SEG    010CH       REL=UNIT
?PR?INITDAC?INITIAL . . . . .  C SEG    0043H       REL=UNIT
?PR?INITEPWM?INITIAL. . . . .  C SEG    0774H       REL=UNIT
?PR?INITEXT?INITIAL . . . . .  C SEG    001FH       REL=UNIT
?PR?INITGPIO?INITIAL. . . . .  C SEG    016EH       REL=UNIT
?PR?INITISDDEBUG?INITIAL. . .  C SEG    0046H       REL=UNIT
?PR?INITTIMER01?INITIAL . . .  C SEG    0023H       REL=UNIT
?PR?INITTIMER3?INITIAL. . . .  C SEG    0072H       REL=UNIT
?PR?INITTIMER4?INITIAL. . . .  C SEG    002DH       REL=UNIT
?PR?INITTIMER5?INITIAL. . . .  C SEG    0037H       REL=UNIT
?PR?INITTIMER6?INITIAL. . . .  C SEG    0035H       REL=UNIT
?PR?INITWATCHDOG?INITIAL. . .  C SEG    001EH       REL=UNIT
?PR?SINITUART1?INITIAL. . . .  C SEG    000DH       REL=UNIT
?PR?SINITUART2?INITIAL. . . .  C SEG    000AH       REL=UNIT
?PR?SYSTEMCLOCK?INITIAL . . .  C SEG    0053H       REL=UNIT
ACC . . . . . . . . . . . . .  D ADDR   00E0H   A   
ARCON . . . . . . . . . . . .  D ADDR   00EFH   A   
B . . . . . . . . . . . . . .  D ADDR   00F0H   A   
BPCTRL. . . . . . . . . . . .  D ADDR   0093H   A   
BREAKH. . . . . . . . . . . .  D ADDR   0095H   A   
BREAKL. . . . . . . . . . . .  D ADDR   0094H   A   
BSHCTL. . . . . . . . . . . .  D ADDR   00ABH   A   
BSHI_0. . . . . . . . . . . .  D ADDR   00ACH   A   
BSHI_1. . . . . . . . . . . .  D ADDR   00ADH   A   
BSHI_2. . . . . . . . . . . .  D ADDR   00AEH   A   
BSHI_3. . . . . . . . . . . .  D ADDR   00AFH   A   
BSHO_0. . . . . . . . . . . .  D ADDR   00BCH   A   
BSHO_1. . . . . . . . . . . .  D ADDR   00BDH   A   
BSHO_2. . . . . . . . . . . .  D ADDR   00BEH   A   
BSHO_3. . . . . . . . . . . .  D ADDR   00BFH   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    63

CKCON . . . . . . . . . . . .  D ADDR   008EH   A   
CLK_DIV . . . . . . . . . . .  D ADDR   0091H   A   
CLK_PD_CON. . . . . . . . . .  D ADDR   008FH   A   
DPH . . . . . . . . . . . . .  D ADDR   0083H   A   
DPH1. . . . . . . . . . . . .  D ADDR   0085H   A   
DPL . . . . . . . . . . . . .  D ADDR   0082H   A   
DPL1. . . . . . . . . . . . .  D ADDR   0084H   A   
DPS . . . . . . . . . . . . .  D ADDR   0092H   A   
EADC. . . . . . . . . . . . .  B ADDR   00B8H.0 A   
EAL . . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EPWMOUTPUTDISABLE . . . . . .  C ADDR   0000H   R   SEG=?PR?EPWMOUTPUTDISABLE?INITIAL
EPWMOUTPUTENABLE. . . . . . .  C ADDR   0000H   R   SEG=?PR?EPWMOUTPUTENABLE?INITIAL
ES. . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ES0 . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0 . . . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . .  B ADDR   00A8H.3 A   
EX0 . . . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . .  B ADDR   00A8H.2 A   
EX2 . . . . . . . . . . . . .  B ADDR   00B8H.1 A   
EX3 . . . . . . . . . . . . .  B ADDR   00B8H.2 A   
EX4 . . . . . . . . . . . . .  B ADDR   00B8H.3 A   
EX5 . . . . . . . . . . . . .  B ADDR   00B8H.4 A   
EX6 . . . . . . . . . . . . .  B ADDR   00B8H.5 A   
I2FR. . . . . . . . . . . . .  B ADDR   00C8H.5 A   
I3FR. . . . . . . . . . . . .  B ADDR   00C8H.6 A   
IADC. . . . . . . . . . . . .  B ADDR   00C0H.0 A   
IE. . . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0 . . . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1 . . . . . . . . . . . . .  B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . .  D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . .  D ADDR   00B8H   A   
IEN2. . . . . . . . . . . . .  D ADDR   009AH   A   
IEX2. . . . . . . . . . . . .  B ADDR   00C0H.1 A   
IEX3. . . . . . . . . . . . .  B ADDR   00C0H.2 A   
IEX4. . . . . . . . . . . . .  B ADDR   00C0H.3 A   
IEX5. . . . . . . . . . . . .  B ADDR   00C0H.4 A   
IEX6. . . . . . . . . . . . .  B ADDR   00C0H.5 A   
INITADC . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITADC?INITIAL
INITBREAKPOINT. . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITBREAKPOINT?INITIAL
INITCOMPARATOR. . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITCOMPARATOR?INITIAL
INITDAC . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITDAC?INITIAL
INITEPWM. . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITEPWM?INITIAL
INITEXT . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITEXT?INITIAL
INITGPIO. . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITGPIO?INITIAL
INITIAL . . . . . . . . . . .  N NUMB   -----       
INITISDDEBUG. . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITISDDEBUG?INITIAL
INITTIMER01 . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER01?INITIAL
INITTIMER3. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER3?INITIAL
INITTIMER4. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER4?INITIAL
INITTIMER5. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER5?INITIAL
INITTIMER6. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER6?INITIAL
INITWATCHDOG. . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITWATCHDOG?INITIAL
INT_REG1. . . . . . . . . . .  D ADDR   00F9H   A   
INT_REG2. . . . . . . . . . .  D ADDR   00FAH   A   
INT_REG3. . . . . . . . . . .  D ADDR   00FDH   A   
INT_REG4. . . . . . . . . . .  D ADDR   00FEH   A   
IP0 . . . . . . . . . . . . .  D ADDR   00A9H   A   
IP1 . . . . . . . . . . . . .  D ADDR   00B9H   A   
IRCON . . . . . . . . . . . .  D ADDR   00C0H   A   
IT0 . . . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . .  B ADDR   0088H.2 A   
MD0 . . . . . . . . . . . . .  D ADDR   00E9H   A   
MD1 . . . . . . . . . . . . .  D ADDR   00EAH   A   
MD2 . . . . . . . . . . . . .  D ADDR   00EBH   A   
MD3 . . . . . . . . . . . . .  D ADDR   00ECH   A   
MD4 . . . . . . . . . . . . .  D ADDR   00EDH   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    64

MD5 . . . . . . . . . . . . .  D ADDR   00EEH   A   
MEM_CONFIG. . . . . . . . . .  D ADDR   00E8H   A   
P0. . . . . . . . . . . . . .  D ADDR   0080H   A   
P00 . . . . . . . . . . . . .  B ADDR   0080H.0 A   
P01 . . . . . . . . . . . . .  B ADDR   0080H.1 A   
P02 . . . . . . . . . . . . .  B ADDR   0080H.2 A   
P03 . . . . . . . . . . . . .  B ADDR   0080H.3 A   
P04 . . . . . . . . . . . . .  B ADDR   0080H.4 A   
P05 . . . . . . . . . . . . .  B ADDR   0080H.5 A   
P06 . . . . . . . . . . . . .  B ADDR   0080H.6 A   
P07 . . . . . . . . . . . . .  B ADDR   0080H.7 A   
P1. . . . . . . . . . . . . .  D ADDR   0090H   A   
P10 . . . . . . . . . . . . .  B ADDR   0090H.0 A   
P11 . . . . . . . . . . . . .  B ADDR   0090H.1 A   
P12 . . . . . . . . . . . . .  B ADDR   0090H.2 A   
P13 . . . . . . . . . . . . .  B ADDR   0090H.3 A   
P14 . . . . . . . . . . . . .  B ADDR   0090H.4 A   
P15 . . . . . . . . . . . . .  B ADDR   0090H.5 A   
P16 . . . . . . . . . . . . .  B ADDR   0090H.6 A   
P17 . . . . . . . . . . . . .  B ADDR   0090H.7 A   
P1AQCSFRC . . . . . . . . . .  D ADDR   00B1H   A   
P1AQSFRC. . . . . . . . . . .  D ADDR   00A7H   A   
P1CMPA. . . . . . . . . . . .  D ADDR   00A3H   A   
P1CMPA_H. . . . . . . . . . .  D ADDR   00A4H   A   
P1CMPA_L. . . . . . . . . . .  D ADDR   00A3H   A   
P1CMPB. . . . . . . . . . . .  D ADDR   00A5H   A   
P1CMPB_H. . . . . . . . . . .  D ADDR   00A6H   A   
P1CMPB_L. . . . . . . . . . .  D ADDR   00A5H   A   
P1ETCLR . . . . . . . . . . .  D ADDR   00B6H   A   
P1ETFLG . . . . . . . . . . .  D ADDR   00B5H   A   
P1ETFRC . . . . . . . . . . .  D ADDR   00B7H   A   
P1TBPRD . . . . . . . . . . .  D ADDR   00A1H   A   
P1TBPRD_H . . . . . . . . . .  D ADDR   00A2H   A   
P1TBPRD_L . . . . . . . . . .  D ADDR   00A1H   A   
P1TZCLR . . . . . . . . . . .  D ADDR   00B3H   A   
P1TZFLG . . . . . . . . . . .  D ADDR   00B2H   A   
P1TZFRC . . . . . . . . . . .  D ADDR   00B4H   A   
P2. . . . . . . . . . . . . .  D ADDR   00A0H   A   
P20 . . . . . . . . . . . . .  B ADDR   00A0H.0 A   
P21 . . . . . . . . . . . . .  B ADDR   00A0H.1 A   
P22 . . . . . . . . . . . . .  B ADDR   00A0H.2 A   
P23 . . . . . . . . . . . . .  B ADDR   00A0H.3 A   
P24 . . . . . . . . . . . . .  B ADDR   00A0H.4 A   
P25 . . . . . . . . . . . . .  B ADDR   00A0H.5 A   
P26 . . . . . . . . . . . . .  B ADDR   00A0H.6 A   
P27 . . . . . . . . . . . . .  B ADDR   00A0H.7 A   
P2AQCSFRC . . . . . . . . . .  D ADDR   00C9H   A   
P2AQSFRC. . . . . . . . . . .  D ADDR   00C7H   A   
P2CMPA. . . . . . . . . . . .  D ADDR   00C3H   A   
P2CMPA_H. . . . . . . . . . .  D ADDR   00C4H   A   
P2CMPA_L. . . . . . . . . . .  D ADDR   00C3H   A   
P2CMPB. . . . . . . . . . . .  D ADDR   00C5H   A   
P2CMPB_H. . . . . . . . . . .  D ADDR   00C6H   A   
P2CMPB_L. . . . . . . . . . .  D ADDR   00C5H   A   
P2ETCLR . . . . . . . . . . .  D ADDR   00CEH   A   
P2ETFLG . . . . . . . . . . .  D ADDR   00CDH   A   
P2ETFRC . . . . . . . . . . .  D ADDR   00CFH   A   
P2TBPRD . . . . . . . . . . .  D ADDR   00C1H   A   
P2TBPRD_H . . . . . . . . . .  D ADDR   00C2H   A   
P2TBPRD_L . . . . . . . . . .  D ADDR   00C1H   A   
P2TZCLR . . . . . . . . . . .  D ADDR   00CBH   A   
P2TZFLG . . . . . . . . . . .  D ADDR   00CAH   A   
P2TZFRC . . . . . . . . . . .  D ADDR   00CCH   A   
P3. . . . . . . . . . . . . .  D ADDR   00B0H   A   
P30 . . . . . . . . . . . . .  B ADDR   00B0H.0 A   
P31 . . . . . . . . . . . . .  B ADDR   00B0H.1 A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    65

P32 . . . . . . . . . . . . .  B ADDR   00B0H.2 A   
P33 . . . . . . . . . . . . .  B ADDR   00B0H.3 A   
P34 . . . . . . . . . . . . .  B ADDR   00B0H.4 A   
P35 . . . . . . . . . . . . .  B ADDR   00B0H.5 A   
P36 . . . . . . . . . . . . .  B ADDR   00B0H.6 A   
P37 . . . . . . . . . . . . .  B ADDR   00B0H.7 A   
P3AQCSFRC . . . . . . . . . .  D ADDR   00D9H   A   
P3AQSFRC. . . . . . . . . . .  D ADDR   00D7H   A   
P3CMPA. . . . . . . . . . . .  D ADDR   00D3H   A   
P3CMPA_H. . . . . . . . . . .  D ADDR   00D4H   A   
P3CMPA_L. . . . . . . . . . .  D ADDR   00D3H   A   
P3CMPB. . . . . . . . . . . .  D ADDR   00D5H   A   
P3CMPB_H. . . . . . . . . . .  D ADDR   00D6H   A   
P3CMPB_L. . . . . . . . . . .  D ADDR   00D5H   A   
P3ETCLR . . . . . . . . . . .  D ADDR   00DEH   A   
P3ETFLG . . . . . . . . . . .  D ADDR   00DDH   A   
P3ETFRC . . . . . . . . . . .  D ADDR   00DFH   A   
P3TBPRD . . . . . . . . . . .  D ADDR   00D1H   A   
P3TBPRD_H . . . . . . . . . .  D ADDR   00D2H   A   
P3TBPRD_L . . . . . . . . . .  D ADDR   00D1H   A   
P3TZCLR . . . . . . . . . . .  D ADDR   00DBH   A   
P3TZFLG . . . . . . . . . . .  D ADDR   00DAH   A   
P3TZFRC . . . . . . . . . . .  D ADDR   00DCH   A   
P4AQCSFRC . . . . . . . . . .  D ADDR   00F1H   A   
P4AQSFRC. . . . . . . . . . .  D ADDR   00E7H   A   
P4CMPA. . . . . . . . . . . .  D ADDR   00E3H   A   
P4CMPA_H. . . . . . . . . . .  D ADDR   00E4H   A   
P4CMPA_L. . . . . . . . . . .  D ADDR   00E3H   A   
P4CMPB. . . . . . . . . . . .  D ADDR   00E5H   A   
P4CMPB_H. . . . . . . . . . .  D ADDR   00E6H   A   
P4CMPB_L. . . . . . . . . . .  D ADDR   00E5H   A   
P4ETCLR . . . . . . . . . . .  D ADDR   00F6H   A   
P4ETFLG . . . . . . . . . . .  D ADDR   00F5H   A   
P4ETFRC . . . . . . . . . . .  D ADDR   00F7H   A   
P4TBPRD . . . . . . . . . . .  D ADDR   00E1H   A   
P4TBPRD_H . . . . . . . . . .  D ADDR   00E2H   A   
P4TBPRD_L . . . . . . . . . .  D ADDR   00E1H   A   
P4TZCLR . . . . . . . . . . .  D ADDR   00F3H   A   
P4TZFLG . . . . . . . . . . .  D ADDR   00F2H   A   
P4TZFRC . . . . . . . . . . .  D ADDR   00F4H   A   
PCON. . . . . . . . . . . . .  D ADDR   0087H   A   
POWER_CON . . . . . . . . . .  D ADDR   0097H   A   
PSW . . . . . . . . . . . . .  D ADDR   00D0H   A   
RB80. . . . . . . . . . . . .  B ADDR   0098H.2 A   
REN0. . . . . . . . . . . . .  B ADDR   0098H.4 A   
RI. . . . . . . . . . . . . .  B ADDR   0098H.0 A   
RI0 . . . . . . . . . . . . .  B ADDR   0098H.0 A   
S0BUF . . . . . . . . . . . .  D ADDR   0099H   A   
S0CON . . . . . . . . . . . .  D ADDR   0098H   A   
S0RELH. . . . . . . . . . . .  D ADDR   00BAH   A   
S0RELL. . . . . . . . . . . .  D ADDR   00AAH   A   
S1BUF . . . . . . . . . . . .  D ADDR   009CH   A   
S1CON . . . . . . . . . . . .  D ADDR   009BH   A   
S1RELH. . . . . . . . . . . .  D ADDR   00BBH   A   
S1RELL. . . . . . . . . . . .  D ADDR   009DH   A   
SBUF. . . . . . . . . . . . .  D ADDR   0099H   A   
SINITUART1. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SINITUART1?INITIAL
SINITUART2. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SINITUART2?INITIAL
SM0 . . . . . . . . . . . . .  B ADDR   0098H.7 A   
SM1 . . . . . . . . . . . . .  B ADDR   0098H.6 A   
SM20. . . . . . . . . . . . .  B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . .  D ADDR   0081H   A   
SRAM_CON. . . . . . . . . . .  D ADDR   00F8H   A   
SWDT. . . . . . . . . . . . .  B ADDR   00B8H.6 A   
SYSTEMCLOCK . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SYSTEMCLOCK?INITIAL
T2CON . . . . . . . . . . . .  D ADDR   00C8H   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/25/2018 09:03:46 PAGE    66

TB80. . . . . . . . . . . . .  B ADDR   0098H.3 A   
TCON. . . . . . . . . . . . .  D ADDR   0088H   A   
TF0 . . . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . .  B ADDR   0088H.7 A   
TH0 . . . . . . . . . . . . .  D ADDR   008CH   A   
TH1 . . . . . . . . . . . . .  D ADDR   008DH   A   
TI0 . . . . . . . . . . . . .  B ADDR   0098H.1 A   
TL0 . . . . . . . . . . . . .  D ADDR   008AH   A   
TL1 . . . . . . . . . . . . .  D ADDR   008BH   A   
TMOD. . . . . . . . . . . . .  D ADDR   0089H   A   
TR0 . . . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . .  B ADDR   0088H.6 A   
WDCON . . . . . . . . . . . .  D ADDR   00D8H   A   
WDCON_7 . . . . . . . . . . .  B ADDR   00D8H.7 A   
WDT . . . . . . . . . . . . .  B ADDR   00A8H.6 A   
WDTREL. . . . . . . . . . . .  D ADDR   0086H   A   
__ISD_INIT. . . . . . . . . .  C ADDR   -----       EXT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
