#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  2 00:08:15 2023
# Process ID: 21816
# Current directory: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2132 Z:\schoolfiles\school_files\cpe333\Lab0_1_performance\lab0_1\lab0_1.xpr
# Log file: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/vivado.log
# Journal file: Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv
add_files -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/Callenees_TestAll_OTTER_Wrapper.sv
update_compile_order -fileset sources_1
add_files -norecurse {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/timer_counter_v1_02.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/one_shot_posneg_v1_02-1.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/one_shot_posneg_v1_02-1.sv] -no_script -reset -force -quiet
remove_files  Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/one_shot_posneg_v1_02-1.sv
export_ip_user_files -of_objects  [get_files Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/timer_counter_v1_02.sv] -no_script -reset -force -quiet
remove_files  Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/timer_counter_v1_02.sv
remove_files  Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/one_shot_posneg_v1_02-1.sv
add_files -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/clk_2n_div_test_v1_01.v
update_compile_order -fileset sources_1
add_files -norecurse {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/BCD.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/SevSegDisp.sv Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CathodeDriver.sv}
update_compile_order -fileset sources_1
add_files -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/programs/otter_memory.mem
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/constraints/Basys3_Master_v1_03.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation
source OTTERSim.tcl
run 221 us
relaunch_sim
run 221 us
relaunch_sim
run 50 us
save_wave_config {Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg}
add_files -fileset sim_1 -norecurse Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg
set_property xsim.view Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/OTTERSim_behav.wcfg [get_filesets sim_1]
close_sim
