// Seed: 881072528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 ? 1 : id_1;
  assign id_2 = id_1;
  wire id_5;
  assign module_1.id_0 = 0;
  wire id_6;
  always @(*) id_4 = #1 id_1;
  assign id_3 = 1;
endmodule
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  logic id_4,
    input  tri1  id_5,
    input  wor   id_6,
    output tri0  id_7,
    input  logic id_8,
    input  wor   module_1,
    output wire  id_10,
    output tri1  id_11
);
  reg id_13;
  assign id_2 = 1;
  always id_13 = @(id_8) id_4;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
