Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 21 01:12:39 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: MEM_IO/KB/db_clk/O_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MEM_IO/c2/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[0].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[10].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[11].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[12].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[13].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[14].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[15].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[16].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[17].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[1].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[2].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[3].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[4].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[5].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[6].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[7].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[8].c1/outClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_IO/genblk1[9].c1/outClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.477        0.000                      0                   82        0.163        0.000                      0                   82        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.477        0.000                      0                   82        0.163        0.000                      0                   82        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.719     9.388    MEM_IO/KEY_CONV/E[0]
    SLICE_X65Y26         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y26         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    MEM_IO/KEY_CONV/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.886%)  route 3.336ns (80.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.634     9.303    MEM_IO/KEY_CONV/E[0]
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    MEM_IO/KEY_CONV/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.886%)  route 3.336ns (80.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.634     9.303    MEM_IO/KEY_CONV/E[0]
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    MEM_IO/KEY_CONV/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.886%)  route 3.336ns (80.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.634     9.303    MEM_IO/KEY_CONV/E[0]
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    MEM_IO/KEY_CONV/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.886%)  route 3.336ns (80.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.634     9.303    MEM_IO/KEY_CONV/E[0]
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X62Y25         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    MEM_IO/KEY_CONV/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.622     9.291    MEM_IO/KEY_CONV/E[0]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    MEM_IO/KEY_CONV/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.622     9.291    MEM_IO/KEY_CONV/E[0]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[11]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    MEM_IO/KEY_CONV/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.622     9.291    MEM_IO/KEY_CONV/E[0]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    MEM_IO/KEY_CONV/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.622     9.291    MEM_IO/KEY_CONV/E[0]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    MEM_IO/KEY_CONV/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 MEM_IO/KEY_CONV/keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.946%)  route 3.323ns (80.054%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.618     5.139    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  MEM_IO/KEY_CONV/keycodev_reg[5]/Q
                         net (fo=3, routed)           1.279     6.874    MEM_IO/KEY_CONV/keycode[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.998 r  MEM_IO/KEY_CONV/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.795     7.794    MEM_IO/KEY_CONV/keycodev[15]_i_12_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  MEM_IO/KEY_CONV/keycodev[15]_i_4/O
                         net (fo=1, routed)           0.627     8.545    MEM_IO/KB/keycodev_reg[15]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  MEM_IO/KB/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.622     9.291    MEM_IO/KEY_CONV/E[0]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.502    14.843    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    MEM_IO/KEY_CONV/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MEM_IO/KB/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.110     1.692    MEM_IO/KB/db_clk/count_reg[1]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.737 r  MEM_IO/KB/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.737    MEM_IO/KB/db_clk/count[3]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    MEM_IO/KB/db_clk/CLK
    SLICE_X56Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDRE (Hold_fdre_C_D)         0.120     1.574    MEM_IO/KB/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MEM_IO/KB/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.541%)  route 0.127ns (47.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    MEM_IO/KB/CLK
    SLICE_X62Y23         FDRE                                         r  MEM_IO/KB/keycode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MEM_IO/KB/keycode_reg[4]/Q
                         net (fo=5, routed)           0.127     1.734    MEM_IO/KEY_CONV/D[4]
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.066     1.544    MEM_IO/KEY_CONV/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MEM_IO/KB/keycode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    MEM_IO/KB/CLK
    SLICE_X63Y24         FDRE                                         r  MEM_IO/KB/keycode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  MEM_IO/KB/keycode_reg[9]/Q
                         net (fo=3, routed)           0.125     1.731    MEM_IO/KEY_CONV/D[9]
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    MEM_IO/KEY_CONV/CLK
    SLICE_X64Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[9]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.053     1.531    MEM_IO/KEY_CONV/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 MEM_IO/KB/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/keycode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.109%)  route 0.152ns (51.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    MEM_IO/KB/CLK
    SLICE_X62Y23         FDRE                                         r  MEM_IO/KB/keycode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MEM_IO/KB/keycode_reg[4]/Q
                         net (fo=5, routed)           0.152     1.759    MEM_IO/KB/keycode_reg[4]_0
    SLICE_X62Y24         FDRE                                         r  MEM_IO/KB/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    MEM_IO/KB/CLK
    SLICE_X62Y24         FDRE                                         r  MEM_IO/KB/keycode_reg[12]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.070     1.548    MEM_IO/KB/keycode_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.535%)  route 0.132ns (41.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MEM_IO/KB/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.132     1.714    MEM_IO/KB/db_clk/count_reg[4]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  MEM_IO/KB/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    MEM_IO/KB/db_clk/count[4]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092     1.533    MEM_IO/KB/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.296%)  route 0.138ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    MEM_IO/KB/db_clk/CLK
    SLICE_X56Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  MEM_IO/KB/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.138     1.743    MEM_IO/KB/db_clk/count_reg[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  MEM_IO/KB/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    MEM_IO/KB/db_clk/count[1]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.091     1.545    MEM_IO/KB/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.122%)  route 0.139ns (39.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    MEM_IO/KB/db_clk/CLK
    SLICE_X56Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  MEM_IO/KB/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.139     1.744    MEM_IO/KB/db_clk/count_reg[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  MEM_IO/KB/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    MEM_IO/KB/db_clk/count[2]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092     1.546    MEM_IO/KB/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.041%)  route 0.163ns (45.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    MEM_IO/KB/db_data/CLK
    SLICE_X63Y21         FDRE                                         r  MEM_IO/KB/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MEM_IO/KB/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.163     1.772    MEM_IO/KB/db_data/count_reg__0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.051     1.823 r  MEM_IO/KB/db_data/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.823    MEM_IO/KB/db_data/p_0_in[4]
    SLICE_X63Y21         FDRE                                         r  MEM_IO/KB/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     1.981    MEM_IO/KB/db_data/CLK
    SLICE_X63Y21         FDRE                                         r  MEM_IO/KB/db_data/count_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.575    MEM_IO/KB/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MEM_IO/KB/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KEY_CONV/keycodev_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.788%)  route 0.189ns (57.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    MEM_IO/KB/CLK
    SLICE_X63Y22         FDRE                                         r  MEM_IO/KB/keycode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MEM_IO/KB/keycode_reg[5]/Q
                         net (fo=5, routed)           0.189     1.798    MEM_IO/KEY_CONV/D[5]
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    MEM_IO/KEY_CONV/CLK
    SLICE_X65Y24         FDRE                                         r  MEM_IO/KEY_CONV/keycodev_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.070     1.548    MEM_IO/KEY_CONV/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MEM_IO/KB/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_IO/KB/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.150%)  route 0.157ns (45.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  MEM_IO/KB/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.157     1.740    MEM_IO/KB/db_clk/count_reg[0]
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  MEM_IO/KB/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    MEM_IO/KB/db_clk/count[0]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    MEM_IO/KB/db_clk/CLK
    SLICE_X57Y21         FDRE                                         r  MEM_IO/KB/db_clk/count_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092     1.533    MEM_IO/KB/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   MEM_IO/KB/db_clk/Iv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   MEM_IO/KB/db_clk/O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   MEM_IO/KB/db_clk/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   MEM_IO/KB/db_data/Iv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   MEM_IO/KB/db_data/O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   MEM_IO/KB/db_data/Iv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   MEM_IO/KB/db_data/Iv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   MEM_IO/KB/db_data/O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   MEM_IO/KB/db_data/O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   MEM_IO/KB/db_data/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   MEM_IO/KB/db_clk/Iv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   MEM_IO/KB/db_clk/O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   MEM_IO/KB/db_clk/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   MEM_IO/KB/db_clk/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   MEM_IO/KB/keycode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   MEM_IO/KB/keycode_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   MEM_IO/KB/keycode_reg[11]/C



