Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Mar 27 21:06:19 2025
| Host         : ece48 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u5/t_x/tx0_out             | u1/dbncrst               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u4/char[5]_i_1_n_0         | u1/dbncrst               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | u5/t_x/char_reg[5]_i_1_n_0 |                          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                            | u1/dbncrst               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                            |                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                            | u3/counter[10]_i_1_n_0   |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | u1/sel                     | u1/counter[0]_i_1_n_0    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | u2/counter[0]_i_2__0_n_0   | u2/counter[0]_i_1__0_n_0 |                6 |             22 |         3.67 |
+----------------+----------------------------+--------------------------+------------------+----------------+--------------+


