INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/project_1.hw/project_1.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/project_1.hw/project_1.srcs/sources_1/new/uart_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/project_1.hw/project_1.srcs/sim_1/new/uart_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrapper_tb
