{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682611498582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682611498582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 10:04:58 2023 " "Processing started: Thu Apr 27 10:04:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682611498582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611498582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611498582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682611499123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682611499123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_tb " "Found entity 1: mov_tb" {  } { { "mov_tb.sv" "" { Text "D:/Fsm_2048/mov_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Fsm_2048/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file addandmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addAndmov " "Found entity 1: addAndmov" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_up MOVE_UP game2048.sv(4) " "Verilog HDL Declaration information at game2048.sv(4): object \"move_up\" differs only in case from object \"MOVE_UP\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682611509170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN game2048.sv(5) " "Verilog HDL Declaration information at game2048.sv(5): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682611509170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_left MOVE_LEFT game2048.sv(6) " "Verilog HDL Declaration information at game2048.sv(6): object \"move_left\" differs only in case from object \"MOVE_LEFT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682611509170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT game2048.sv(7) " "Verilog HDL Declaration information at game2048.sv(7): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682611509170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.sv 1 1 " "Found 1 design units, including 1 entities, in source file game2048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_4_4 " "Found entity 1: matrix_4_4" {  } { { "matrix_4_4.sv" "" { Text "D:/Fsm_2048/matrix_4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_tb " "Found entity 1: matrix_tb" {  } { { "matrix_tb.sv" "" { Text "D:/Fsm_2048/matrix_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_loss " "Found entity 1: check_loss" {  } { { "check_loss.sv" "" { Text "D:/Fsm_2048/check_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3 " "Found entity 1: lfsr_0_3" {  } { { "lfsr_0_3.sv" "" { Text "D:/Fsm_2048/lfsr_0_3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3_test " "Found entity 1: lfsr_0_3_test" {  } { { "lfsr_0_3_test.sv" "" { Text "D:/Fsm_2048/lfsr_0_3_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file pop_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pop_random " "Found entity 1: pop_random" {  } { { "pop_random.sv" "" { Text "D:/Fsm_2048/pop_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682611509183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611509183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addAndmov " "Elaborating entity \"addAndmov\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682611509230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(32) " "Verilog HDL assignment warning at addAndmov.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(33) " "Verilog HDL assignment warning at addAndmov.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(36) " "Verilog HDL assignment warning at addAndmov.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(43) " "Verilog HDL assignment warning at addAndmov.sv(43): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(62) " "Verilog HDL assignment warning at addAndmov.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(63) " "Verilog HDL assignment warning at addAndmov.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509270 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(66) " "Verilog HDL assignment warning at addAndmov.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(73) " "Verilog HDL assignment warning at addAndmov.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(92) " "Verilog HDL assignment warning at addAndmov.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(93) " "Verilog HDL assignment warning at addAndmov.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(96) " "Verilog HDL assignment warning at addAndmov.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(103) " "Verilog HDL assignment warning at addAndmov.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(122) " "Verilog HDL assignment warning at addAndmov.sv(122): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(123) " "Verilog HDL assignment warning at addAndmov.sv(123): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(126) " "Verilog HDL assignment warning at addAndmov.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addAndmov.sv(133) " "Verilog HDL assignment warning at addAndmov.sv(133): truncated value with size 32 to match size of target (16)" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 "|addAndmov"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outmatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outmatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682611509271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682611528128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Fsm_2048/output_files/Fsm_2048.map.smsg " "Generated suppressed messages file D:/Fsm_2048/output_files/Fsm_2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611554127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682611554600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682611554600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7741 " "Implemented 7741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "274 " "Implemented 274 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682611555013 ""} { "Info" "ICUT_CUT_TM_OPINS" "272 " "Implemented 272 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682611555013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7195 " "Implemented 7195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682611555013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682611555013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682611555042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 10:05:55 2023 " "Processing ended: Thu Apr 27 10:05:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682611555042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682611555042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682611555042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682611555042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682611557998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682611557999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 10:05:56 2023 " "Processing started: Thu Apr 27 10:05:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682611557999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682611557999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fsm_2048 -c Fsm_2048 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Fsm_2048 -c Fsm_2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682611557999 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682611558255 ""}
{ "Info" "0" "" "Project  = Fsm_2048" {  } {  } 0 0 "Project  = Fsm_2048" 0 0 "Fitter" 0 0 1682611558280 ""}
{ "Info" "0" "" "Revision = Fsm_2048" {  } {  } 0 0 "Revision = Fsm_2048" 0 0 "Fitter" 0 0 1682611558290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682611558544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682611558544 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fsm_2048 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Fsm_2048\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682611558638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682611558722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682611558722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682611559485 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682611559822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682611560995 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "546 546 " "No exact pin location assignment(s) for 546 pins of 546 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682611561749 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "274 256 " "There are 274 IO input pads in the design, but only 256 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1682611561758 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "272 256 " "There are 272 IO output pads in the design, but only 256 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1682611561758 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682611561760 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1682611566237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682611566799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 10:06:06 2023 " "Processing ended: Thu Apr 27 10:06:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682611566799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682611566799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682611566799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682611566799 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682611567688 ""}
