#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 19:03:10 2021
# Process ID: 198942
# Current directory: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/DFF_REG/xsim_script.tcl}
# Log file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/xsim.log
# Journal file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/DFF_REG/xsim_script.tcl
open_wave_config DFF_REG_dataflow_ana.wcfg
source DFF_REG.tcl
