$date
	Sat Apr 17 02:43:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestModule $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( c0 $end
$var wire 1 ) c1 $end
$var wire 1 * c2 $end
$var wire 1 + c3 $end
$var wire 1 , c4 $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 - g0 $end
$var wire 1 . g1 $end
$var wire 1 / g2 $end
$var wire 1 0 g3 $end
$var wire 1 1 p0 $end
$var wire 1 2 p1 $end
$var wire 1 3 p2 $end
$var wire 1 4 p3 $end
$var wire 4 5 sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#100
1*
1+
1)
12
11
1/
b1100 !
b1100 5
1(
1%
b110 $
b110 '
b101 #
b101 &
#200
