5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd define1.2.vcd -o define1.2.cdd -v define1.2.v -D RUNTEST
3 0 $root "$root" NA 0 0 1
3 0 main "main" define1.2.v 2 23 1
2 1 9 120012 2 1 c 0 0 b
2 2 9 b000e 1 0 20004 0 0 1 4 0
2 3 9 b0012 3 9 200cc 1 2 1 2 11002
2 4 9 70007 0 1 400 0 0 a
2 5 9 70012 3 35 f00e 3 4
1 a 4 30005 1 0 0 0 1 1 102
1 b 5 30008 1 0 0 0 1 1 102
4 5 5 5
3 1 main.$u0 "main.$u0" define1.2.v 0 21 1
