<profile>

<section name = "Vitis HLS Report for 'Topo2A_AD_proj'" level="0">
<item name = "Date">Sat Jan 25 13:41:46 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">Topo2A_AD_proj_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 17.294 ns, 6.75 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret1_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s_fu_71">dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_77">relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_113">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret4_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s_fu_149">linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_169">relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_189">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret6_linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s_fu_209">linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 42, 0, 44367, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 838, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, 11, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="call_ret1_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s_fu_71">dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s, 0, 22, 0, 26266, 0</column>
<column name="call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_189">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s, 0, 12, 0, 1674, 0</column>
<column name="call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_113">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s, 0, 8, 0, 12491, 0</column>
<column name="call_ret6_linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s_fu_209">linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s, 0, 0, 0, 0, 0</column>
<column name="call_ret4_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s_fu_149">linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s, 0, 0, 0, 0, 0</column>
<column name="call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_77">relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s, 0, 0, 0, 2624, 0</column>
<column name="call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_169">relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s, 0, 0, 0, 1312, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="inputs_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="inputs_ap_vld_preg">9, 2, 1, 2</column>
<column name="inputs_blk_n">9, 2, 1, 2</column>
<column name="inputs_in_sig">9, 2, 836, 1672</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="inputs_ap_vld_preg">1, 0, 1, 0</column>
<column name="inputs_preg">836, 0, 836, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="inputs">in, 836, ap_vld, inputs, pointer</column>
<column name="inputs_ap_vld">in, 1, ap_vld, inputs, pointer</column>
<column name="layer9_out_0">out, 19, ap_vld, layer9_out_0, pointer</column>
<column name="layer9_out_0_ap_vld">out, 1, ap_vld, layer9_out_0, pointer</column>
<column name="layer9_out_1">out, 19, ap_vld, layer9_out_1, pointer</column>
<column name="layer9_out_1_ap_vld">out, 1, ap_vld, layer9_out_1, pointer</column>
<column name="layer9_out_2">out, 19, ap_vld, layer9_out_2, pointer</column>
<column name="layer9_out_2_ap_vld">out, 1, ap_vld, layer9_out_2, pointer</column>
</table>
</item>
</section>
</profile>
