<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 101 (means success: 0)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 10652 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e fpu_cnt_lead0_lvl2 <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
compiler bug: VarDeclName with weird parent PortDecl(PortDecl #92)
  --&gt; <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:48</a>:9-21:
   | 
   | output        din_7_0_eq_0;        // data in[7:0] is zero
   |               ^^^^^^^^^^^^                                
   = note: Encountered at src/svlog/typeck.rs:61
   = note: Needed to compute the type of the expression:
  --&gt; <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v:57</a>:8-20:
   | 
   | assign din_7_0_eq_0= din_3_0_eq_0 &amp;&amp; din_7_4_eq_0;
   |        ^^^^^^^^^^^^                               

You have encountered a compiler bug. Sorry about that! We would appreciate if you open an issue [1] and describe how you triggered the bug, together with a minimal snippet of code to reproduce it. Thanks!
[1]: https://github.com/fabianschuiki/moore

thread &#39;main&#39; panicked at &#39;VarDeclName with weird parent PortDecl(PortDecl #92)&#39;, /rustc/c7087fe00d2ba919df1d813c040a5d47e43b0fe7/src/libstd/macros.rs:16:9
note: run with `RUST_BACKTRACE=1` environment variable to display a backtrace

</pre>
</body>