# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/FSM_CONTROL.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/baseline/baseline.srcs/sources_1/new/PROYECTO_TOP.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago.srcs/sources_1/new/adquisicion_muestras.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/base.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/contador_data.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/baseline/baseline.srcs/sources_1/new/control_fsm.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/data_adc.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/spi_slave_verilog/lbus_regmap.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/memoria_ram.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/memoriacanal2.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/rampa_hv.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago.srcs/sources_1/new/registro_datos_por_seg.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/spi_slave_verilog/spi_slave_lbus.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/top_nexys/top_nexys.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_lago/project_lago/project_lago.srcs/sources_1/new/trigger_v1.v" \
"../../../../backup_2abril_lago.srcs/sources_1/imports/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
