[1] Jacob T. Adriaens, Katherine Compton, Nam Sung Kim, and Michael J. Schulte.
2012. The case for GPGPU spatial multitasking. In Proceedings of the 2012
JEEE 18th International Symposium on High-Performance Computer Architecture
(HPCA ’12). 1-12. https://doi.org/10.1109/HPCA.2012.6168946

[2] Paramvir Bahl, Ranveer Chandra, Thomas Moscibroda, Rohan Murty, and Matt

Welsh. 2009. White space networking with wi-fi like connectivity. In ACM

SIGCOMM Computer Communication Review (SIGCOMM ’09), Vol. 39. 27-38.

https://doi.org/10.1145/1594977. 1592573

Michela Becchi, Kittisak Sajjapongse, Ian Graves, Adam Procter, Vignesh Ravi,

and Srimat Chakradhar. 2012. A virtual memory based runtime to support

multi-tenancy in clusters with GPUs. In 2/st international symposium on High
Performance Parallel and Distributed Computing (HPDC’12). Delft, The Nether
lands, 97-108. https://doi.org/10.1145/2287076.2287090

[4] Andrea Di Biagio, Alessandro Barenghi, Giovanni Agosta, and Gerardo Pelosi.
2009. Design of a Parallel AES for Graphic Hardware using the CUDA framework, In IEEE International Symposium on Parallel & Distributed Processing
(IPDPS’09). TEEE, Rome Italy. https://doi.org/0.1109/IPDPS.2009.5161242

[5] Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer,

Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A Benchmark Suite for Hetero
geneous Computing. In Proceedings of the 2009 IEEE International Symposium on

Workload Characterization (IISWC ’09). 44-54. https://doi.org/10.1109/IISWC.

2009.5306797

[6] Jie Chen and Guru Venkataramani. 2014. CC-Hunter: Uncovering Covert Timing

Channels on Shared Processor Hardware. In 47th Annual IEEE/ACM International

Symposium on Microarchitecture (MICRO’14). TEEE, Cambridge UK, 216-228.

https://doi.org/10.1109/MICRO.2014.42

[7] Renan Correa Detomini, Renata Spolon Lobato, Roberta Spolon, and Marcos An
tonio Cavenaghi. 2011. Using GPU to exploit parallelism on cryptography. In 6th
Iberian Conference on Information Systems and Technologies (CIST?’11). TEEE,
Chaves Portugal. http://ieeexplore.iece.org/document/5974171
Khaled M. Diab, M. Mustafa Rafique, and Mohamed Hefeeda. 2013. Dynamic
Sharing of GPUs in Cloud Systems. In [EEE 27th International Parallel and
Distributed Processing Symposium Workshops & PhD Forum (IPDPSW). May,
TEEE, Cambride, MA, USA, 947-954. https://doi.org/10.1109/IPDPS W.2013.102
[9] Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael Abu-Ghazaleh, and Dmitry
Ponomarev. 2012. Non-monopolizable caches: Low-complexity mitigation of
cache side channel attacks. ACM Transactions on Architecture and Code Optimization 8, 4 (2012). https://doi.org/10.1145/2086696.2086714
[10] William Enck, Peter Gilbert, Seungyeop Han, Byung-Gon Chun, Landon P. Cox,
Jaeyeon Jung, Patrick McDaniel, and Anmol N. Sheth. 2014. TaintDroid: an
information-flow tracking system for realtime privacy monitoring on smartphones.
ACM Transactions on Computer Systems (TOCS) 32, 5 (2014). https://doi.org/10.
1145/2619091

[11] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. 2016. Understanding and mitigating covert channels through branch predictors. ACM
Transactions on Architecture and Code Optimization 13, 1 (2016), 10. hhttp:
//dx.doi.org/10.1145/2870636

[12] Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan Mangard. 2016.
Flush+Flush: A Fast and Stealthy Cache Attack. In 13th International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment
(DIMVA’ 16). June, 279-299. https://doi.org/10.1007/978-3-3 19-40667-1_14

[13] Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Alex Dimakis, Sriram Vishwanath,
and Mohit Tiwari. 2015. Understanding contention-based channels and using
them for defense. In IEEE 21st International Symposium on High Performance
Computer Architecture (HPCA’15), TEEE, Burlingame CA USA, 639-650. https:
//doi.org/10.1109/HPCA.2015.7056069

[14] Zhen Hang Jiang, Yunsi Fei, and David Kaeli. 2016. A complete key recovery
timing attack on a GPU. In JEEE International Symposium on High Performance
Computer Architecture (HPCA’16). TEEE, Barcelona Spain, 394-405. https:
//doi.org/10.1109/HPCA.2016.7446081

[15] Zhen Hang Jiang, Yunsi Fei, and David Kaeli. 2017. A Novel Side-Channel
Timing Attack on GPUs. In Proceedings of the on Great Lakes Symposium on
VLSI (VLSP’17). 167-172. https://doi.org/10.1145/3060403.3060462

[16] Sangho Lee, Youngsok Kim, Jangwoo Kim, and Jong Kim. 2014. Stealing
Webpage Rendered on your Browser by Exploiting GPU Vulnerabilities. In IEEE
Symposium on Security and Privacy (SPI 14), TEEE, San Jose CA USA, 19-33.
https://doi.org/10.1109/SP.2014.9

[17] Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser,
and Ruby B. Lee. 2016. Catalyst: Defeating last-level cache side channel attacks
in cloud computing. In JEEE International Symposium on High Performance
Computer Architecture (HPCA’16). Barcelona, Spain, 406-418. https://doi.org/10.
1109/HPCA.2016.7446082

[18] Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Lastlevel cache side-channel attacks are practical. In IEEE Symposium on Security and
Privacy (SP’ 15). TEEE, San Jose, CA, USA. https://doi.org/10.1109/SP.2015.43

[19] Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee, and David Kaeli. 2015. SideChannel Power Analysis of a GPU AES Implementation. In 33rd IEEE International Conference on Computer Design (ICCD’15). https://doi.org/10.1109/ICCD.
2015.7357115

[20] Robert Martin, John Demme, and Simha Sethumadhavan. 2012. TimeWarp:
rethinking timekeeping and performance monitoring mechanisms to mitigate
side-channel attacks. In 39th Annual International Symposium on Computer Architecture (ISCA’12). Portland, OR, USA, 118-129. https://doi.org/10.1109/ISCA.
2012.6237011

[21] Ramya Jayaram Masti, Devendra Rai, Aanjhan Ranganathan, Christian Miiller,
Lothar Thiele, and Srdjan Capkun. 2015. Thermal covert channels on multicore platforms. In 24th USENIX Security Symposium. Washington, D.C., 865880. https://www.usenix.org/conference/usenixsecurity1 5/technical-sessions/
presentation/masti

[22] Clémentine Maurice, Christoph Neumann, Olivier Heen, and AurAVlien Francillon. 2014. Confidentiality Issues on a GPU in a Virtualized Environment. In
International Conference on Financial Cryptography and Data Security. 119-135.

[23] Clémentine Maurice, Manuel Weber, Micheal Schwarz, Lukas Giner, Daniel
Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay Romer. 2017. Hello
from the Other Side: SSH over Robust Cache Covert Channels in the Cloud.
In Network and Distributed System Security Symposium (NDSS’17). January.
https://doi.org/10.14722/ndss.2017.23294

[24] Wen mei Hwu. 2011. GPU Computing Gems (1st. ed.). Elsevier.

[25] Naoki Nishikawa, Keisuke Iwai, and Takakazu Kurokawa. 2011. Highperformance symmetric block ciphers on CUDA. In Second International Conference on Networking and Computing (ICNC’11). Osaka Japan, 221-227.
https://doi.org/10.1109/ICNC.2011.40

[26] NVIDIA. 2017. GPU Cloud Computing. (2017). Retrieved August 20, 2017 from
http://www.nvidia.com/object/gpu-cloud-computing.html

[27] NVIDIA. 2017. Multi-Process Service. (2017). Retrieved March 2017 from https:
//docs.nvidia.com/deploy/pdf/CUDA_Multi_Process_Service_Overview.pdf

[28] NVIDIA. 2017. The Vulkan API. (2017). Retrieved August 20, 2017 from
https://developer.nvidia.com/Vulkan.

[29] Lena E. Olson, Jason Power, Mark D. Hill, and David A. Wood. 2015. Border Control: Sandboxing Accelerators. In 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’15). Waikiki HI USA, 470-481.
https://doi.org/10.1145/2830772.28308 19

[30] Lena E. Olson, Simha Sethumadhavan, and Mark D, Hill. 2015. Security Implication of Third-Party Accelerator. IEEE Computer Architecture Letters 15, 1 (2015),
50-53. https://doi.org/10.1109/LCA.2015.2445337

[31] Antonio J Pefia, Carlos Reafio, Federico Silla, Rafael Mayo, Enrique $ QuintanaOrti, and José Duato. 2014. A complete and efficient CUDA-sharing solution for
HPC clusters. Parallel Comput. 40, 10 (2014), 574-588. https://doi.org/10.1016/).
parco.2014.09.011

[32] Colin Percival. 2005. Cache missing for fun and profit. In BSDCan. https:
/doi.org/10.1.1.144.872

[33] Roberto Di Pietro, Flavio Lombardi, and Antonio Villani. 2016. CUDA leaks:
Information Leakage in GPU Architecture. ACM Transactions on Embedded
Computing Systems (TECS) 15, 1 (2016). https://doi.org/10.1145/2801153

MICRO-50, October 14-18, 2017, Cambridge, MA, USA

[34] Vignesh T. Ravi, Michela Becchi, Gagan Agrawal, and Srimat Chakradhar.
2011. Supporting GPU sharing in cloud environments with a transparent runtime consolidation framework. In 20th international symposium on High performance distributed computing (HPDC’11). San Jose, CA, USA, 217-228.
https://doi.org/10.1145/1996130.1996160

[35] Thomas Ristenpart, Eran Tromer, Hovav Shacham, and Stefan Savage. 2009. Hey,
you, get off of my cloud: exploring information leakage in third-party compute
clouds. In Proc. ACM conference on Computer and communications security
(CCS’09). Chicago, Illinois, USA, 199-212. https://doi.org/10.1145/1653662.
1653687

[36] Ivan Tanasic, Isaac Gelado, Javier Cabezas, Alex Ramirez, Nacho Navarro, and
Mateo Valero. 2014. Enabling preemptive multiprogramming on GPUs. In 4/st annual international symposium on Computer architecuture (ISCA’ 14). Minneapolis,
Minnesota, USA, 193-204. http://dl.acm.org/citation.cfim ?id=2665702

[37] Giorgos Vasiliadis, Elias Athanasopoulos, Michalis Polychronakis, and Sotiris
Toannidis. 2014. Pixelvault: Using gpus for securing cryptographic operations. In Proceedings of the 2014 ACM SIGSAC Conference on Computer
and Communications Security (CCS ’14). Scottsdale Arizona USA, 1131-1142.
https://doi.org/10.1145/2660267.2660316

[38] Zhenghong Wang and Ruby B. Lee. 2006. Covert and Side Channels Due
to Processor Architecture. In 22nd Annual Computer Security Applications
Conference (ACSAC 06). IEEE, Miami Beach, FL, USA, 473-482. https:
/doi.org/10.1109/ACSAC.2006.20

[39] Zhenghong Wang and Ruby B Lee. 2007. New cache designs for thwarting
software cache-based side channel attacks. In 34th annual international symposium
on Computer architecture (ISCA’07). San Diego, CA, 494-505. https://doi.org/10.
1145/1250662.1250723

[40] Zhenghong Wang and Ruby B. Lee. 2008. A novel cache architecture with
enhanced performance and security. In 41st IEEE/ACM International Symposium
on Microarchitecture (MICRO’08). IEEE, Lake Como Italy, 83-93. https://doi.
org/10.1109/MICRO.2008.4771781

[41] Zhenning Wang, Jun Yang, Rami Melhem, Bruce Childers, Youtao Zhang, and
Minyi Guo. 2015. Simultaneous Multikernel: Fine-grained Sharing of GPGPUs.
IEEE Computer Architecture Letters 15, 2 (2015), 113-116. https://doi.org/10.
1109/LCA.2015.2477405

[42] NVIDIA Whitepaper. 2012. VIDIA’s Next Generation CUDA Compute Architecture: Kepler GK110. (2012).

[43] Henry Wong, M. M. Papadopoulou, Maryam Sadooghi-Alvandi, and Andreas
Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In IEEE International Symposium on Performance Analysis of Systems &
Software (ISPASS’ 10). https://doi-org/10.1109/ISPASS.2010.5452013

[44] Qiumin Xu, Hyeran Jeon, Keunsoo Kim, Won Woo Ro, and Murali Annavaram.
2016. Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource
Partitioning for GPU Multiprogramming. In ACM/IEEE 43rd Annual International
Symposium on Computer Architecture (ISCA’16). TEEE, Seoul South Korea. https:
/doi.org/10.1109/ISCA.2016.29

[45] Mengjia Yan, Yasser Shalabi, and Josep Tolrrellas. 2016. ReplayConfusion:
Detecting Cache-based Covert Channel Attacks Using Record and Replay. In 49th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’ 16).
IEEE, Taipei Taiwan. https://doi.org/10.1109/MICRO.2016.7783742

[46] Zhiting Zhu, Sangman Kim, Yuri Rozhanski, Yige Hu, Emmett Witchel, and Mark
Silberstein. 2017. Understanding the Security of Discrete GPUs. In Proceedings
of the General Purpose GPUs (GPGPU’10). Austin TX USA, 1-11. https:
/doi.org/0.1145/3038228.3038233