# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SVM.srcs/sources_1/new/Twos_Complement.vhd" \
"../../../../SVM.srcs/sim_1/new/Twos_Complement_tb.vhd" \

# Do not sort compile order
nosort
