===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3128 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2924 ( 18.3%)    0.2924 ( 22.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2398 ( 15.0%)    0.2398 ( 18.3%)    Parse modules
    0.0495 (  3.1%)    0.0495 (  3.8%)    Verify circuit
    1.1777 ( 73.7%)    0.8929 ( 68.0%)  'firrtl.circuit' Pipeline
    0.0485 (  3.0%)    0.0485 (  3.7%)    LowerFIRRTLAnnotations
    0.2044 ( 12.8%)    0.1125 (  8.6%)    'firrtl.module' Pipeline
    0.0939 (  5.9%)    0.0542 (  4.1%)      DropName
    0.1105 (  6.9%)    0.0583 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0088 (  0.5%)    0.0049 (  0.4%)    'firrtl.module' Pipeline
    0.0088 (  0.5%)    0.0049 (  0.4%)      LowerCHIRRTLPass
    0.0128 (  0.8%)    0.0128 (  1.0%)    InferWidths
    0.0359 (  2.2%)    0.0359 (  2.7%)    MemToRegOfVec
    0.0669 (  4.2%)    0.0669 (  5.1%)    InferResets
    0.0058 (  0.4%)    0.0058 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0106 (  0.7%)    0.0106 (  0.8%)    WireDFT
    0.0672 (  4.2%)    0.0672 (  5.1%)    LowerFIRRTLTypes
    0.0716 (  4.5%)    0.0395 (  3.0%)    'firrtl.module' Pipeline
    0.0698 (  4.4%)    0.0385 (  2.9%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0324 (  2.0%)    0.0324 (  2.5%)    Inliner
    0.0365 (  2.3%)    0.0365 (  2.8%)    'firrtl.module' Pipeline
    0.0364 (  2.3%)    0.0364 (  2.8%)      RandomizeRegisterInit
    0.0128 (  0.8%)    0.0128 (  1.0%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1805 ( 11.3%)    0.1805 ( 13.8%)    'firrtl.module' Pipeline
    0.1711 ( 10.7%)    0.1711 ( 13.0%)      Canonicalizer
    0.0094 (  0.6%)    0.0094 (  0.7%)      InferReadWrite
    0.0039 (  0.2%)    0.0039 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0278 (  1.7%)    0.0278 (  2.1%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0106 (  0.7%)    0.0106 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1314 (  8.2%)    0.1314 ( 10.0%)    'firrtl.module' Pipeline
    0.0086 (  0.5%)    0.0086 (  0.7%)      DropName
    0.1228 (  7.7%)    0.1228 (  9.4%)      Canonicalizer
    0.0155 (  1.0%)    0.0155 (  1.2%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0383 (  2.4%)    0.0383 (  2.9%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0165 (  1.0%)    0.0165 (  1.3%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0375 (  2.3%)    0.0375 (  2.9%)  'hw.module' Pipeline
    0.0106 (  0.7%)    0.0106 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0173 (  1.1%)    0.0173 (  1.3%)    Canonicalizer
    0.0069 (  0.4%)    0.0069 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0026 (  0.2%)    0.0026 (  0.2%)    HWCleanup
    0.0042 (  0.3%)    0.0042 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0041 (  0.3%)    0.0041 (  0.3%)    PrettifyVerilog
    0.0038 (  0.2%)    0.0038 (  0.3%)  StripDebugInfoWithPred
    0.0249 (  1.6%)    0.0249 (  1.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.5976 (100.0%)    1.3128 (100.0%)  Total

{
  totalTime: 1.324,
  maxMemory: 71221248
}
