Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: display_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_driver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_driver"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : display_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/clockscaler_1k.vhd" in Library work.
Architecture behavioral of Entity clockscaler_1k is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/counter_2bit.vhd" in Library work.
Architecture behavioral of Entity counter_2bit is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/mux_16to4.vhd" in Library work.
Architecture behavioral of Entity mux_16to4 is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/mux_4to1.vhd" in Library work.
Architecture behavioral of Entity mux_4to1 is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/anode_encoder.vhd" in Library work.
Architecture behavioral of Entity anode_encoder is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/hex2sevenseg.vhd" in Library work.
Architecture behavioral of Entity bcd2sevenseg is up to date.
Compiling vhdl file "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/display_driver.vhd" in Library work.
Architecture structural of Entity display_driver is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <display_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clockscaler_1k> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_2bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_16to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_4to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anode_encoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd2sevenseg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <display_driver> in library <work> (Architecture <structural>).
Entity <display_driver> analyzed. Unit <display_driver> generated.

Analyzing Entity <clockscaler_1k> in library <work> (Architecture <behavioral>).
Entity <clockscaler_1k> analyzed. Unit <clockscaler_1k> generated.

Analyzing Entity <counter_2bit> in library <work> (Architecture <behavioral>).
Entity <counter_2bit> analyzed. Unit <counter_2bit> generated.

Analyzing Entity <mux_16to4> in library <work> (Architecture <behavioral>).
Entity <mux_16to4> analyzed. Unit <mux_16to4> generated.

Analyzing Entity <mux_4to1> in library <work> (Architecture <behavioral>).
Entity <mux_4to1> analyzed. Unit <mux_4to1> generated.

Analyzing Entity <anode_encoder> in library <work> (Architecture <behavioral>).
Entity <anode_encoder> analyzed. Unit <anode_encoder> generated.

Analyzing Entity <bcd2sevenseg> in library <work> (Architecture <behavioral>).
Entity <bcd2sevenseg> analyzed. Unit <bcd2sevenseg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockscaler_1k>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/clockscaler_1k.vhd".
    Found 1-bit register for signal <CLK_1k_sig>.
    Found 17-bit comparator greatequal for signal <CLK_1k_sig$cmp_ge0000> created at line 29.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clockscaler_1k> synthesized.


Synthesizing Unit <counter_2bit>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/counter_2bit.vhd".
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_2bit> synthesized.


Synthesizing Unit <mux_16to4>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/mux_16to4.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux_16to4> synthesized.


Synthesizing Unit <mux_4to1>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/mux_4to1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4to1> synthesized.


Synthesizing Unit <anode_encoder>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/anode_encoder.vhd".
    Found 1-of-4 decoder for signal <output>.
    Summary:
	inferred   1 Decoder(s).
Unit <anode_encoder> synthesized.


Synthesizing Unit <bcd2sevenseg>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/hex2sevenseg.vhd".
    Found 16x7-bit ROM for signal <sevenseg>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd2sevenseg> synthesized.


Synthesizing Unit <display_driver>.
    Related source file is "/home/klein/Dropbox/Elektro/5. semester/LABD/Oscilloscope/display_driver.vhd".
Unit <display_driver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 1
 17-bit comparator greatequal                          : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 17-bit comparator greatequal                          : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <display_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_driver, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : display_driver.ngr
Top Level Output File Name         : display_driver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 94
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 16
#      LUT2                        : 8
#      LUT3                        : 11
#      LUT4                        : 8
#      MUXCY                       : 23
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 19
#      FD                          : 1
#      FDE                         : 17
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 20
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             19  out of   9312     0%  
 Number of 4 input LUTs:                 48  out of   9312     0%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
CLK                                | BUFGP                            | 17    |
Inst_clockscaler_1k/CLK_1k_sig     | NONE(Inst_counter_2bit/counter_1)| 2     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.013ns (Maximum Frequency: 199.469MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.327ns
   Maximum combinational path delay: 7.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.013ns (frequency: 199.469MHz)
  Total number of paths / destination ports: 409 / 34
-------------------------------------------------------------------------
Delay:               5.013ns (Levels of Logic = 10)
  Source:            Inst_clockscaler_1k/counter_0 (FF)
  Destination:       Inst_clockscaler_1k/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_clockscaler_1k/counter_0 to Inst_clockscaler_1k/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  Inst_clockscaler_1k/counter_0 (Inst_clockscaler_1k/counter_0)
     LUT3:I0->O            1   0.612   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_lut<0> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<0> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<1> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<2> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<3> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<4> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<5> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<6> (Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<6>)
     MUXCY:CI->O           2   0.289   0.380  Inst_clockscaler_1k/Mcompar_CLK_1k_sig_cmp_ge0000_cy<7> (Inst_clockscaler_1k/CLK_1k_sig_cmp_ge0000)
     INV:I->O             16   0.612   0.879  Inst_clockscaler_1k/counter_not00011_INV_0 (Inst_clockscaler_1k/counter_not0001)
     FDE:CE                    0.483          Inst_clockscaler_1k/counter_0
    ----------------------------------------
    Total                      5.013ns (3.223ns logic, 1.791ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clockscaler_1k/CLK_1k_sig'
  Clock period: 2.342ns (frequency: 427.004MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.342ns (Levels of Logic = 1)
  Source:            Inst_counter_2bit/counter_0 (FF)
  Destination:       Inst_counter_2bit/counter_1 (FF)
  Source Clock:      Inst_clockscaler_1k/CLK_1k_sig rising
  Destination Clock: Inst_clockscaler_1k/CLK_1k_sig rising

  Data Path: Inst_counter_2bit/counter_0 to Inst_counter_2bit/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.514   0.948  Inst_counter_2bit/counter_0 (Inst_counter_2bit/counter_0)
     LUT2:I1->O            1   0.612   0.000  Inst_counter_2bit/Mcount_counter_xor<1>11 (Result<1>1)
     FD:D                      0.268          Inst_counter_2bit/counter_1
    ----------------------------------------
    Total                      2.342ns (1.394ns logic, 0.948ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clockscaler_1k/CLK_1k_sig'
  Total number of paths / destination ports: 95 / 12
-------------------------------------------------------------------------
Offset:              7.327ns (Levels of Logic = 4)
  Source:            Inst_counter_2bit/counter_0 (FF)
  Destination:       seven_segment<6> (PAD)
  Source Clock:      Inst_clockscaler_1k/CLK_1k_sig rising

  Data Path: Inst_counter_2bit/counter_0 to seven_segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.514   1.031  Inst_counter_2bit/counter_0 (Inst_counter_2bit/counter_0)
     LUT3:I0->O            1   0.612   0.000  Inst_mux_16to4/Mmux_output_3 (Inst_mux_16to4/Mmux_output_3)
     MUXF5:I1->O           7   0.278   0.754  Inst_mux_16to4/Mmux_output_2_f5 (bcd_mux<0>)
     LUT4:I0->O            1   0.612   0.357  Inst_bcd2sevenseg/Mrom_sevenseg51 (seven_segment_5_OBUF)
     OBUF:I->O                 3.169          seven_segment_5_OBUF (seven_segment<5>)
    ----------------------------------------
    Total                      7.327ns (5.185ns logic, 2.142ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 116 / 8
-------------------------------------------------------------------------
Delay:               7.314ns (Levels of Logic = 5)
  Source:            bcd<0> (PAD)
  Destination:       seven_segment<6> (PAD)

  Data Path: bcd<0> to seven_segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  bcd_0_IBUF (bcd_0_IBUF)
     LUT3:I1->O            1   0.612   0.000  Inst_mux_16to4/Mmux_output_4 (Inst_mux_16to4/Mmux_output_4)
     MUXF5:I0->O           7   0.278   0.754  Inst_mux_16to4/Mmux_output_2_f5 (bcd_mux<0>)
     LUT4:I0->O            1   0.612   0.357  Inst_bcd2sevenseg/Mrom_sevenseg51 (seven_segment_5_OBUF)
     OBUF:I->O                 3.169          seven_segment_5_OBUF (seven_segment<5>)
    ----------------------------------------
    Total                      7.314ns (5.777ns logic, 1.537ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 2.94 secs
 
--> 


Total memory usage is 514308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

