

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Jun 14 06:56:03 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32903|  32903|  32904|  32904|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  32901|  32901|       166|         32|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    242|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1503|
|Register         |        -|      -|    2582|    557|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    2930|   2647|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U2  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_722_p2                |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1057_p2  |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1063_p2          |   icmp   |      0|  0|   3|           6|           7|
    |tmp_11_fu_1179_p2            |    or    |      0|  0|  14|          10|           3|
    |tmp_13_fu_1203_p2            |    or    |      0|  0|  14|          10|           3|
    |tmp_15_fu_1224_p2            |    or    |      0|  0|  14|          10|           3|
    |tmp_17_fu_1252_p2            |    or    |      0|  0|  14|          10|           3|
    |tmp_19_fu_1273_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_21_fu_1297_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_23_fu_1322_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_25_fu_1362_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_27_fu_1383_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_29_fu_1407_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_31_fu_1432_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_33_fu_1456_p2            |    or    |      0|  0|  14|          10|           4|
    |tmp_4_fu_1105_p2             |    or    |      0|  0|  14|          10|           1|
    |tmp_7_fu_1130_p2             |    or    |      0|  0|  14|          10|           2|
    |tmp_9_fu_1158_p2             |    or    |      0|  0|  14|          10|           2|
    |j_mid2_fu_1069_p3            |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1077_p3        |  select  |      0|  0|   6|           1|           6|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 242|         181|          87|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  160|         17|   32|        544|
    |a_1_Addr_A_orig               |  160|         17|   32|        544|
    |ap_NS_fsm                     |   60|         35|    1|         35|
    |ap_enable_reg_pp0_iter5       |    1|          2|    1|          2|
    |b_0_Addr_A_orig               |  160|         17|   32|        544|
    |b_1_Addr_A_orig               |  160|         17|   32|        544|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_722_p0                 |   24|         11|   12|        132|
    |grp_fu_722_p1                 |   24|         11|   12|        132|
    |grp_fu_782_p0                 |   64|          8|   32|        256|
    |grp_fu_782_p1                 |  320|         33|   32|       1056|
    |grp_fu_887_p0                 |  160|         18|   32|        576|
    |grp_fu_887_p1                 |  160|         18|   32|        576|
    |i_phi_fu_704_p4               |    6|          2|    6|         12|
    |i_reg_700                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_692_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_688        |   11|          2|   11|         22|
    |j_phi_fu_715_p4               |    6|          2|    6|         12|
    |j_reg_711                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1503|        218|  332|       5041|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_1_load_10_reg_1908                         |  32|   0|   32|          0|
    |a_1_load_11_reg_1943                         |  32|   0|   32|          0|
    |a_1_load_12_reg_1978                         |  32|   0|   32|          0|
    |a_1_load_13_reg_2013                         |  32|   0|   32|          0|
    |a_1_load_14_reg_2048                         |  32|   0|   32|          0|
    |a_1_load_15_reg_2063                         |  32|   0|   32|          0|
    |a_1_load_1_reg_1603                          |  32|   0|   32|          0|
    |a_1_load_2_reg_1633                          |  32|   0|   32|          0|
    |a_1_load_3_reg_1663                          |  32|   0|   32|          0|
    |a_1_load_4_reg_1698                          |  32|   0|   32|          0|
    |a_1_load_5_reg_1738                          |  32|   0|   32|          0|
    |a_1_load_6_reg_1773                          |  32|   0|   32|          0|
    |a_1_load_7_reg_1808                          |  32|   0|   32|          0|
    |a_1_load_8_reg_1838                          |  32|   0|   32|          0|
    |a_1_load_9_reg_1873                          |  32|   0|   32|          0|
    |a_1_load_reg_1568                            |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2043  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2058  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2073  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2078  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1938   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1973   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2008   |  32|   0|   32|          0|
    |b_1_load_10_reg_1913                         |  32|   0|   32|          0|
    |b_1_load_11_reg_1948                         |  32|   0|   32|          0|
    |b_1_load_12_reg_1983                         |  32|   0|   32|          0|
    |b_1_load_13_reg_2018                         |  32|   0|   32|          0|
    |b_1_load_14_reg_2053                         |  32|   0|   32|          0|
    |b_1_load_15_reg_2068                         |  32|   0|   32|          0|
    |b_1_load_1_reg_1608                          |  32|   0|   32|          0|
    |b_1_load_2_reg_1638                          |  32|   0|   32|          0|
    |b_1_load_3_reg_1668                          |  32|   0|   32|          0|
    |b_1_load_4_reg_1703                          |  32|   0|   32|          0|
    |b_1_load_5_reg_1743                          |  32|   0|   32|          0|
    |b_1_load_6_reg_1778                          |  32|   0|   32|          0|
    |b_1_load_7_reg_1813                          |  32|   0|   32|          0|
    |b_1_load_8_reg_1843                          |  32|   0|   32|          0|
    |b_1_load_9_reg_1878                          |  32|   0|   32|          0|
    |b_1_load_reg_1573                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_1482                    |   1|   0|    1|          0|
    |i_reg_700                                    |   6|   0|    6|          0|
    |indvar_flatten_next_reg_738                  |  11|   0|   11|          0|
    |indvar_flatten_reg_688                       |  11|   0|   11|          0|
    |j_1_reg_757                                  |   6|   0|    6|          0|
    |j_mid2_reg_1486                              |   6|   0|    6|          0|
    |j_reg_711                                    |   6|   0|    6|          0|
    |reg_1025                                     |  32|   0|   32|          0|
    |reg_1031                                     |  32|   0|   32|          0|
    |reg_1036                                     |  32|   0|   32|          0|
    |reg_1041                                     |  32|   0|   32|          0|
    |reg_1047                                     |  32|   0|   32|          0|
    |reg_1052                                     |  32|   0|   32|          0|
    |reg_733                                      |   8|   0|    8|          0|
    |reg_764                                      |  10|   0|   10|          0|
    |tmp_1_29_reg_2168                            |  32|   0|   32|          0|
    |tmp_2_cast4_cast_reg_1588                    |   6|   0|    8|          2|
    |tmp_2_cast4_reg_1718                         |   6|   0|    9|          3|
    |tmp_46_reg_772                               |   9|   0|    9|          0|
    |tmp_50_reg_778                               |  12|   0|   12|          0|
    |tmp_6_10_reg_2043                            |  32|   0|   32|          0|
    |tmp_6_11_reg_2058                            |  32|   0|   32|          0|
    |tmp_6_12_reg_2073                            |  32|   0|   32|          0|
    |tmp_6_13_reg_2078                            |  32|   0|   32|          0|
    |tmp_6_14_reg_2083                            |  32|   0|   32|          0|
    |tmp_6_15_reg_2088                            |  32|   0|   32|          0|
    |tmp_6_16_reg_2093                            |  32|   0|   32|          0|
    |tmp_6_17_reg_2098                            |  32|   0|   32|          0|
    |tmp_6_18_reg_2103                            |  32|   0|   32|          0|
    |tmp_6_19_reg_2108                            |  32|   0|   32|          0|
    |tmp_6_1_reg_1693                             |  32|   0|   32|          0|
    |tmp_6_20_reg_2113                            |  32|   0|   32|          0|
    |tmp_6_21_reg_2118                            |  32|   0|   32|          0|
    |tmp_6_22_reg_2123                            |  32|   0|   32|          0|
    |tmp_6_23_reg_2128                            |  32|   0|   32|          0|
    |tmp_6_24_reg_2133                            |  32|   0|   32|          0|
    |tmp_6_25_reg_2138                            |  32|   0|   32|          0|
    |tmp_6_26_reg_2143                            |  32|   0|   32|          0|
    |tmp_6_27_reg_2148                            |  32|   0|   32|          0|
    |tmp_6_28_reg_2153                            |  32|   0|   32|          0|
    |tmp_6_29_reg_2158                            |  32|   0|   32|          0|
    |tmp_6_2_reg_1733                             |  32|   0|   32|          0|
    |tmp_6_30_reg_2163                            |  32|   0|   32|          0|
    |tmp_6_3_reg_1768                             |  32|   0|   32|          0|
    |tmp_6_4_reg_1803                             |  32|   0|   32|          0|
    |tmp_6_6_reg_1868                             |  32|   0|   32|          0|
    |tmp_6_7_reg_1903                             |  32|   0|   32|          0|
    |tmp_6_8_reg_1938                             |  32|   0|   32|          0|
    |tmp_6_9_reg_1973                             |  32|   0|   32|          0|
    |tmp_6_s_reg_2008                             |  32|   0|   32|          0|
    |tmp_mid2_v_reg_1503                          |   6|   0|    6|          0|
    |tmp_reg_1509                                 |   6|   0|   10|          4|
    |exitcond_flatten_reg_1482                    |   0|   1|    1|          0|
    |tmp_50_reg_778                               |   0|  12|   12|          0|
    |tmp_6_14_reg_2083                            |   0|  32|   32|          0|
    |tmp_6_15_reg_2088                            |   0|  32|   32|          0|
    |tmp_6_16_reg_2093                            |   0|  32|   32|          0|
    |tmp_6_17_reg_2098                            |   0|  32|   32|          0|
    |tmp_6_18_reg_2103                            |   0|  32|   32|          0|
    |tmp_6_19_reg_2108                            |   0|  32|   32|          0|
    |tmp_6_20_reg_2113                            |   0|  32|   32|          0|
    |tmp_6_21_reg_2118                            |   0|  32|   32|          0|
    |tmp_6_22_reg_2123                            |   0|  32|   32|          0|
    |tmp_6_23_reg_2128                            |   0|  32|   32|          0|
    |tmp_6_24_reg_2133                            |   0|  32|   32|          0|
    |tmp_6_25_reg_2138                            |   0|  32|   32|          0|
    |tmp_6_26_reg_2143                            |   0|  32|   32|          0|
    |tmp_6_27_reg_2148                            |   0|  32|   32|          0|
    |tmp_6_28_reg_2153                            |   0|  32|   32|          0|
    |tmp_6_29_reg_2158                            |   0|  32|   32|          0|
    |tmp_6_30_reg_2163                            |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |2582| 557| 3148|          9|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

