
-- Running command `
# Read the design
read_verilog /home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v
# Synthesize the design
synth -top SRAM_32x128_1rw

# Map to generic gates
abc -g gates

# Optimize it
opt_clean -purge
# Clean up
clean
# Generate netlist
write_verilog -noattr /home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1_net.v
# Show statistics
stat
' --

1. Executing Verilog-2005 frontend: /home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v
Parsing Verilog input from `/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v' to AST representation.
Generating RTLIL representation for module `\SRAM_32x128_1rw'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \SRAM_32x128_1rw

2.1.2. Analyzing design hierarchy..
Top module:  \SRAM_32x128_1rw
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2 in module SRAM_32x128_1rw.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:33$17'.
  Set init value: \trojan_counter = 4'0000
  Set init value: \trojan_activate = 1'0

2.2.4. Executing PROC_ARST pass (detect async resets in processes).

2.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:33$17'.
     1/2: $1\trojan_activate[0:0]
     2/2: $1\trojan_counter[3:0]
Creating decoders for process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:65$12'.
     1/1: $0\dout0[31:0]
Creating decoders for process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
     1/3: $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8
     2/3: $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_DATA[31:0]$7
     3/3: $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_ADDR[6:0]$6
Creating decoders for process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
     1/6: $0\din0_reg[31:0]
     2/6: $0\addr0_reg[6:0]
     3/6: $0\web0_reg[0:0]
     4/6: $0\csb0_reg[0:0]
     5/6: $0\trojan_activate[0:0]
     6/6: $0\trojan_counter[3:0]

2.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRAM_32x128_1rw.\dout0' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:65$12'.
  created $dff cell `$procdff$36' with negative edge clock.
Creating register for signal `\SRAM_32x128_1rw.$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_ADDR' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
  created $dff cell `$procdff$37' with negative edge clock.
Creating register for signal `\SRAM_32x128_1rw.$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_DATA' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
  created $dff cell `$procdff$38' with negative edge clock.
Creating register for signal `\SRAM_32x128_1rw.$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
  created $dff cell `$procdff$39' with negative edge clock.
Creating register for signal `\SRAM_32x128_1rw.\csb0_reg' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\SRAM_32x128_1rw.\web0_reg' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\SRAM_32x128_1rw.\addr0_reg' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\SRAM_32x128_1rw.\din0_reg' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\SRAM_32x128_1rw.\trojan_counter' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\SRAM_32x128_1rw.\trojan_activate' using process `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
  created $dff cell `$procdff$45' with positive edge clock.

2.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:33$17'.
Found and cleaned up 1 empty switch in `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:65$12'.
Removing empty process `SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:65$12'.
Found and cleaned up 1 empty switch in `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
Removing empty process `SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:60$5'.
Found and cleaned up 3 empty switches in `\SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
Removing empty process `SRAM_32x128_1rw.$proc$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:38$2'.
Cleaned up 5 empty switches.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
checking module SRAM_32x128_1rw..
found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SRAM_32x128_1rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SRAM_32x128_1rw.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0]
      New connections: $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [31:1] = { $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] $0$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$1_EN[31:0]$8 [0] }
  Optimizing cells in module \SRAM_32x128_1rw.
Performed a total of 1 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SRAM_32x128_1rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SRAM_32x128_1rw.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.6.16. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell SRAM_32x128_1rw.$eq$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:47$4 ($eq).
Removed top 31 bits (of 32) from port B of cell SRAM_32x128_1rw.$add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3 ($add).
Removed top 28 bits (of 32) from port Y of cell SRAM_32x128_1rw.$add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3 ($add).
Removed cell SRAM_32x128_1rw.$procmux$22 ($mux).
Removed cell SRAM_32x128_1rw.$procmux$24 ($mux).
Removed top 31 bits (of 32) from FF cell SRAM_32x128_1rw.$procdff$39 ($dff).
Removed top 28 bits (of 32) from wire SRAM_32x128_1rw.$add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3_Y.

2.8. Executing PEEPOPT pass (run peephole optimizers).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.10. Executing TECHMAP pass (map to technology primitives).

2.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~20 debug messages>

2.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SRAM_32x128_1rw:
  creating $macc model for $add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3 ($add).
  creating $alu model for $macc $add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3.
  creating $alu cell for $add$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:46$3: $auto$alumacc.cc:474:replace_alu$47
  created 1 $alu and 0 $macc cells.

2.12. Executing SHARE pass (SAT-based resource sharing).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SRAM_32x128_1rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SRAM_32x128_1rw.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.13.9. Finished OPT passes. (There is nothing left to do.)

2.14. Executing FSM pass (extract and optimize FSM).

2.14.1. Executing FSM_DETECT pass (finding FSMs in design).

2.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.15. Executing OPT pass (performing simple optimizations).

2.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.15.5. Finished fast OPT passes.

2.16. Executing MEMORY pass.

2.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$16' in module `\SRAM_32x128_1rw': merged $dff to cell.
Checking cell `$memrd$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:67$15' in module `\SRAM_32x128_1rw': merged data $dff with rd enable to cell.

2.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 5 unused cells and 6 unused wires.
<suppressed ~6 debug messages>

2.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\SRAM_32x128_1rw':
  $memwr$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:62$16 ($memwr)
  $memrd$\mem$/home/omar/research/vulnerable_designs/llama3-70b-8192/sram/worked/sram_HT3_llama3-70b-8192_A1.v:67$15 ($memrd)

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..

2.18. Executing OPT pass (performing simple optimizations).

2.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.
<suppressed ~3 debug messages>

2.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.18.5. Finished fast OPT passes.

2.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module \SRAM_32x128_1rw:
  created 128 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 127 $mux cells.
  write interface: 128 write mux blocks.

2.20. Executing OPT pass (performing simple optimizations).

2.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.
<suppressed ~14 debug messages>

2.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SRAM_32x128_1rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

2.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SRAM_32x128_1rw.
Performed a total of 0 changes.

2.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 263 unused wires.
<suppressed ~1 debug messages>

2.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.

2.20.9. Finished OPT passes. (There is nothing left to do.)

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~831 debug messages>

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.
<suppressed ~23 debug messages>

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 6 unused cells and 34 unused wires.
<suppressed ~7 debug messages>

2.22.5. Finished fast OPT passes.

2.23. Executing ABC pass (technology mapping using ABC).

2.23.1. Extracting gate netlist of module `\SRAM_32x128_1rw' to `<abc-temp-dir>/input.blif'..
Extracted 8513 gates and 12690 wires to a netlist network with 4175 inputs and 4134 outputs.

2.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.23.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:      132
ABC RESULTS:               MUX cells:     8192
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:      158
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:     4381
ABC RESULTS:           input signals:     4175
ABC RESULTS:          output signals:     4134
Removing temp directory.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SRAM_32x128_1rw.
<suppressed ~2016 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SRAM_32x128_1rw'.
Removed a total of 0 cells.

2.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 6 unused cells and 4753 unused wires.
<suppressed ~7 debug messages>

2.24.5. Finished fast OPT passes.

2.25. Executing HIERARCHY pass (managing design hierarchy).

2.25.1. Analyzing design hierarchy..
Top module:  \SRAM_32x128_1rw

2.25.2. Analyzing design hierarchy..
Top module:  \SRAM_32x128_1rw
Removed 0 unused modules.

2.26. Printing statistics.

=== SRAM_32x128_1rw ===

   Number of wires:               8640
   Number of wire bits:          12719
   Number of public wires:         140
   Number of public wire bits:    4216
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12677
     $_ANDNOT_                     132
     $_DFF_N_                     4128
     $_DFF_P_                       46
     $_MUX_                       8192
     $_NAND_                         4
     $_NOR_                          1
     $_NOT_                          3
     $_OAI3_                         1
     $_ORNOT_                        9
     $_OR_                         158
     $_XNOR_                         1
     $_XOR_                          2

2.27. Executing CHECK pass (checking for obvious problems).
checking module SRAM_32x128_1rw..
found and reported 0 problems.

3. Executing ABC pass (technology mapping using ABC).

3.1. Extracting gate netlist of module `\SRAM_32x128_1rw' to `<abc-temp-dir>/input.blif'..
Extracted 8503 gates and 12678 wires to a netlist network with 4175 inputs and 4134 outputs.

3.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 12 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     3693
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:              NAND cells:    17683
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:       36
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:     4369
ABC RESULTS:           input signals:     4175
ABC RESULTS:          output signals:     4134
Removing temp directory.

4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SRAM_32x128_1rw..
Removed 0 unused cells and 12678 unused wires.
<suppressed ~1 debug messages>

5. Executing Verilog backend.
Dumping module `\SRAM_32x128_1rw'.

6. Printing statistics.

=== SRAM_32x128_1rw ===

   Number of wires:              21570
   Number of wire bits:          25649
   Number of public wires:         140
   Number of public wire bits:    4216
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              25607
     $_ANDNOT_                      15
     $_AND_                       3693
     $_DFF_N_                     4128
     $_DFF_P_                       46
     $_NAND_                     17683
     $_NOR_                          5
     $_ORNOT_                        1
     $_OR_                          36

End of script. Logfile hash: f11bdc950a
CPU: user 3.92s system 0.04s, MEM: 83.36 MB total, 74.90 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 24% 16x opt_clean (0 sec), 16% 2x write_verilog (0 sec), ...
