<?xml version="1.0" encoding="utf-8" ?>

<module name="HDQ/1-Wire" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="HDQ_REVISION" acronym="HDQ_REVISION" offset="0x0" width="32" description="This register contains the IP revision code.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="REVISION" width="8" begin="7" end="0" resetval="See." description="IP revisionThe 4 LSBs indicate a minor revision. The 4 MSBs indicate a major revision. Ex: 0x21: Revision 2.1" range="" rwaccess="R"/>
	</register>
	<register id="HDQ_TX_DATA" acronym="HDQ_TX_DATA" offset="0x4" width="32" description="This register contains the data to be transmitted.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="TX_DATA" width="8" begin="7" end="0" resetval="0x00" description="Transmit data (used in both HDQ and 1-Wire modes)" range="" rwaccess="RW"/>
	</register>
	<register id="HDQ_RX_DATA" acronym="HDQ_RX_DATA" offset="0x8" width="32" description="This register contains the data to be received.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="RX_DATA" width="8" begin="7" end="0" resetval="0x00" description="Receive data (used in both HDQ and 1-Wire modes)" range="" rwaccess="R"/>
	</register>
	<register id="HDQ_CTRL_STATUS" acronym="HDQ_CTRL_STATUS" offset="0xC" width="32" description="This register provides status information about the module.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="_1_WIRE_SINGLE_BIT" width="1" begin="7" end="7" resetval="0" description="Single-bit mode for 1-Wire" range="" rwaccess="RW">
			<bitenum value="0" token="1_WIRE_SINGLE_BIT_0" description="Disabled"/>
			<bitenum value="1" token="1_WIRE_SINGLE_BIT_1" description="Enabled"/>
		</bitfield>
		<bitfield id="INTERRUPTMASK" width="1" begin="6" end="6" resetval="0" description="Interrupt masking bit" range="" rwaccess="RW">
			<bitenum value="0" token="INTERRUPTMASK_0" description="Disable interrupts"/>
			<bitenum value="1" token="INTERRUPTMASK_1" description="Enable interrupts"/>
		</bitfield>
		<bitfield id="CLOCKENABLE" width="1" begin="5" end="5" resetval="0" description="Power down mode bit" range="" rwaccess="RW">
			<bitenum value="0" token="CLOCKENABLE_0" description="Disable clocks"/>
			<bitenum value="1" token="CLOCKENABLE_1" description="Enable clocks"/>
		</bitfield>
		<bitfield id="GO" width="1" begin="4" end="4" resetval="0" description="Go bitWrite 1 to send the appropriate commands. Bit returns to 0 after the command is complete." range="" rwaccess="RW"/>
		<bitfield id="PRESENCEDETECT" width="1" begin="3" end="3" resetval="0" description="Presence detect received, 1-Wire mode only" range="" rwaccess="R">
			<bitenum value="0" token="PRESENCEDETECT_0" description="Not detected"/>
			<bitenum value="1" token="PRESENCEDETECT_1" description="Detected"/>
		</bitfield>
		<bitfield id="INITIALIZATION" width="1" begin="2" end="2" resetval="0" description="Write 1 to send initialization pulse.Bit returns to 0 after pulse is sent." range="" rwaccess="RW"/>
		<bitfield id="DIR" width="1" begin="1" end="1" resetval="0" description="DIR bit, determines if next command is read or write" range="" rwaccess="RW">
			<bitenum value="0" token="DIR_0" description="Write"/>
			<bitenum value="1" token="DIR_1" description="Read"/>
		</bitfield>
		<bitfield id="MODE" width="1" begin="0" end="0" resetval="0" description="Mode selection bit" range="" rwaccess="RW">
			<bitenum value="0" token="MODE_0" description="HDQ mode"/>
			<bitenum value="1" token="MODE_1" description="1-Wire mode"/>
		</bitfield>
	</register>
	<register id="HDQ_INT_STATUS" acronym="HDQ_INT_STATUS" offset="0x10" width="32" description="This register controls interrupt status.">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="TXCOMPLETE" width="1" begin="2" end="2" resetval="0" description="TX-complete interrupt flagSet to 1 if cause of interrupt. Set to 0 when register read." range="" rwaccess="R"/>
		<bitfield id="RXCOMPLETE" width="1" begin="1" end="1" resetval="0" description="Read-complete interrupt flagSet to 1 if cause of interrupt. Set to 0 when register read." range="" rwaccess="R"/>
		<bitfield id="TIMEOUT" width="1" begin="0" end="0" resetval="0" description="Presence detect/timeout interrupt flagIn 1-Wire mode, set to 1 if slave's presence detected. In HDQ mode, set to 1 if timeout on read occurs. Set to 0 when register read." range="" rwaccess="R"/>
	</register>
	<register id="HDQ_SYSCONFIG" acronym="HDQ_SYSCONFIG" offset="0x14" width="32" description="This register controls various bits.">
		<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Start soft reset sequence." range="" rwaccess="RW">
			<bitenum value="0" token="SOFTRESET_0" description="Disabled"/>
			<bitenum value="1" token="SOFTRESET_1" description="Enabled"/>
		</bitfield>
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Interconnect idle" range="" rwaccess="RW">
			<bitenum value="0" token="AUTOIDLE_0" description="Module clock is free-running."/>
			<bitenum value="1" token="AUTOIDLE_1" description="Module is in power saving mode: Clock is running only when module is accessed or inside logic is in function to process events."/>
		</bitfield>
	</register>
	<register id="HDQ_SYSSTATUS" acronym="HDQ_SYSSTATUS" offset="0x18" width="32" description="This register monitors the reset sequence.">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Reads return 0s." range="" rwaccess="R"/>
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x-" description="Reset monitoring" range="" rwaccess="R">
			<bitenum value="0" token="RESETDONE_0" description="The module is currently performing its reset. When the module is in power-down mode, set to 0 to indicate this fact."/>
			<bitenum value="1" token="RESETDONE_1" description="The module has finished its reset."/>
		</bitfield>
	</register>
</module>
