#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9cebb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9ced40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9c12d0 .functor NOT 1, L_0xa1e7b0, C4<0>, C4<0>, C4<0>;
L_0xa1e590 .functor XOR 2, L_0xa1e430, L_0xa1e4f0, C4<00>, C4<00>;
L_0xa1e6a0 .functor XOR 2, L_0xa1e590, L_0xa1e600, C4<00>, C4<00>;
v0xa19970_0 .net *"_ivl_10", 1 0, L_0xa1e600;  1 drivers
v0xa19a70_0 .net *"_ivl_12", 1 0, L_0xa1e6a0;  1 drivers
v0xa19b50_0 .net *"_ivl_2", 1 0, L_0xa1cd30;  1 drivers
v0xa19c10_0 .net *"_ivl_4", 1 0, L_0xa1e430;  1 drivers
v0xa19cf0_0 .net *"_ivl_6", 1 0, L_0xa1e4f0;  1 drivers
v0xa19e20_0 .net *"_ivl_8", 1 0, L_0xa1e590;  1 drivers
v0xa19f00_0 .net "a", 0 0, v0xa16640_0;  1 drivers
v0xa19fa0_0 .net "b", 0 0, v0xa166e0_0;  1 drivers
v0xa1a040_0 .net "c", 0 0, v0xa16780_0;  1 drivers
v0xa1a0e0_0 .var "clk", 0 0;
v0xa1a180_0 .net "d", 0 0, v0xa168c0_0;  1 drivers
v0xa1a220_0 .net "out_pos_dut", 0 0, L_0xa1e180;  1 drivers
v0xa1a2c0_0 .net "out_pos_ref", 0 0, L_0xa1b7f0;  1 drivers
v0xa1a360_0 .net "out_sop_dut", 0 0, L_0xa1c750;  1 drivers
v0xa1a400_0 .net "out_sop_ref", 0 0, L_0x9f0df0;  1 drivers
v0xa1a4a0_0 .var/2u "stats1", 223 0;
v0xa1a540_0 .var/2u "strobe", 0 0;
v0xa1a5e0_0 .net "tb_match", 0 0, L_0xa1e7b0;  1 drivers
v0xa1a6b0_0 .net "tb_mismatch", 0 0, L_0x9c12d0;  1 drivers
v0xa1a750_0 .net "wavedrom_enable", 0 0, v0xa16b90_0;  1 drivers
v0xa1a820_0 .net "wavedrom_title", 511 0, v0xa16c30_0;  1 drivers
L_0xa1cd30 .concat [ 1 1 0 0], L_0xa1b7f0, L_0x9f0df0;
L_0xa1e430 .concat [ 1 1 0 0], L_0xa1b7f0, L_0x9f0df0;
L_0xa1e4f0 .concat [ 1 1 0 0], L_0xa1e180, L_0xa1c750;
L_0xa1e600 .concat [ 1 1 0 0], L_0xa1b7f0, L_0x9f0df0;
L_0xa1e7b0 .cmp/eeq 2, L_0xa1cd30, L_0xa1e6a0;
S_0x9ceed0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9ced40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9c16b0 .functor AND 1, v0xa16780_0, v0xa168c0_0, C4<1>, C4<1>;
L_0x9c1a90 .functor NOT 1, v0xa16640_0, C4<0>, C4<0>, C4<0>;
L_0x9c1e70 .functor NOT 1, v0xa166e0_0, C4<0>, C4<0>, C4<0>;
L_0x9c20f0 .functor AND 1, L_0x9c1a90, L_0x9c1e70, C4<1>, C4<1>;
L_0x9d9740 .functor AND 1, L_0x9c20f0, v0xa16780_0, C4<1>, C4<1>;
L_0x9f0df0 .functor OR 1, L_0x9c16b0, L_0x9d9740, C4<0>, C4<0>;
L_0xa1ac70 .functor NOT 1, v0xa166e0_0, C4<0>, C4<0>, C4<0>;
L_0xa1ace0 .functor OR 1, L_0xa1ac70, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1adf0 .functor AND 1, v0xa16780_0, L_0xa1ace0, C4<1>, C4<1>;
L_0xa1aeb0 .functor NOT 1, v0xa16640_0, C4<0>, C4<0>, C4<0>;
L_0xa1af80 .functor OR 1, L_0xa1aeb0, v0xa166e0_0, C4<0>, C4<0>;
L_0xa1aff0 .functor AND 1, L_0xa1adf0, L_0xa1af80, C4<1>, C4<1>;
L_0xa1b170 .functor NOT 1, v0xa166e0_0, C4<0>, C4<0>, C4<0>;
L_0xa1b1e0 .functor OR 1, L_0xa1b170, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1b100 .functor AND 1, v0xa16780_0, L_0xa1b1e0, C4<1>, C4<1>;
L_0xa1b370 .functor NOT 1, v0xa16640_0, C4<0>, C4<0>, C4<0>;
L_0xa1b470 .functor OR 1, L_0xa1b370, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1b530 .functor AND 1, L_0xa1b100, L_0xa1b470, C4<1>, C4<1>;
L_0xa1b6e0 .functor XNOR 1, L_0xa1aff0, L_0xa1b530, C4<0>, C4<0>;
v0x9c0c00_0 .net *"_ivl_0", 0 0, L_0x9c16b0;  1 drivers
v0x9c1000_0 .net *"_ivl_12", 0 0, L_0xa1ac70;  1 drivers
v0x9c13e0_0 .net *"_ivl_14", 0 0, L_0xa1ace0;  1 drivers
v0x9c17c0_0 .net *"_ivl_16", 0 0, L_0xa1adf0;  1 drivers
v0x9c1ba0_0 .net *"_ivl_18", 0 0, L_0xa1aeb0;  1 drivers
v0x9c1f80_0 .net *"_ivl_2", 0 0, L_0x9c1a90;  1 drivers
v0x9c2200_0 .net *"_ivl_20", 0 0, L_0xa1af80;  1 drivers
v0xa14bb0_0 .net *"_ivl_24", 0 0, L_0xa1b170;  1 drivers
v0xa14c90_0 .net *"_ivl_26", 0 0, L_0xa1b1e0;  1 drivers
v0xa14d70_0 .net *"_ivl_28", 0 0, L_0xa1b100;  1 drivers
v0xa14e50_0 .net *"_ivl_30", 0 0, L_0xa1b370;  1 drivers
v0xa14f30_0 .net *"_ivl_32", 0 0, L_0xa1b470;  1 drivers
v0xa15010_0 .net *"_ivl_36", 0 0, L_0xa1b6e0;  1 drivers
L_0x7f3497652018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa150d0_0 .net *"_ivl_38", 0 0, L_0x7f3497652018;  1 drivers
v0xa151b0_0 .net *"_ivl_4", 0 0, L_0x9c1e70;  1 drivers
v0xa15290_0 .net *"_ivl_6", 0 0, L_0x9c20f0;  1 drivers
v0xa15370_0 .net *"_ivl_8", 0 0, L_0x9d9740;  1 drivers
v0xa15450_0 .net "a", 0 0, v0xa16640_0;  alias, 1 drivers
v0xa15510_0 .net "b", 0 0, v0xa166e0_0;  alias, 1 drivers
v0xa155d0_0 .net "c", 0 0, v0xa16780_0;  alias, 1 drivers
v0xa15690_0 .net "d", 0 0, v0xa168c0_0;  alias, 1 drivers
v0xa15750_0 .net "out_pos", 0 0, L_0xa1b7f0;  alias, 1 drivers
v0xa15810_0 .net "out_sop", 0 0, L_0x9f0df0;  alias, 1 drivers
v0xa158d0_0 .net "pos0", 0 0, L_0xa1aff0;  1 drivers
v0xa15990_0 .net "pos1", 0 0, L_0xa1b530;  1 drivers
L_0xa1b7f0 .functor MUXZ 1, L_0x7f3497652018, L_0xa1aff0, L_0xa1b6e0, C4<>;
S_0xa15b10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9ced40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa16640_0 .var "a", 0 0;
v0xa166e0_0 .var "b", 0 0;
v0xa16780_0 .var "c", 0 0;
v0xa16820_0 .net "clk", 0 0, v0xa1a0e0_0;  1 drivers
v0xa168c0_0 .var "d", 0 0;
v0xa169b0_0 .var/2u "fail", 0 0;
v0xa16a50_0 .var/2u "fail1", 0 0;
v0xa16af0_0 .net "tb_match", 0 0, L_0xa1e7b0;  alias, 1 drivers
v0xa16b90_0 .var "wavedrom_enable", 0 0;
v0xa16c30_0 .var "wavedrom_title", 511 0;
E_0x9cd520/0 .event negedge, v0xa16820_0;
E_0x9cd520/1 .event posedge, v0xa16820_0;
E_0x9cd520 .event/or E_0x9cd520/0, E_0x9cd520/1;
S_0xa15e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa15b10;
 .timescale -12 -12;
v0xa16080_0 .var/2s "i", 31 0;
E_0x9cd3c0 .event posedge, v0xa16820_0;
S_0xa16180 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa15b10;
 .timescale -12 -12;
v0xa16380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa16460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa15b10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa16e10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9ced40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa1b9a0 .functor NOT 1, v0xa16640_0, C4<0>, C4<0>, C4<0>;
L_0xa1ba30 .functor AND 1, L_0xa1b9a0, v0xa166e0_0, C4<1>, C4<1>;
L_0xa1bc20 .functor NOT 1, v0xa16780_0, C4<0>, C4<0>, C4<0>;
L_0xa1bda0 .functor AND 1, L_0xa1ba30, L_0xa1bc20, C4<1>, C4<1>;
L_0xa1bee0 .functor AND 1, L_0xa1bda0, v0xa168c0_0, C4<1>, C4<1>;
L_0xa1c0b0 .functor AND 1, v0xa16640_0, v0xa166e0_0, C4<1>, C4<1>;
L_0xa1c270 .functor AND 1, L_0xa1c0b0, v0xa16780_0, C4<1>, C4<1>;
L_0xa1c330 .functor AND 1, L_0xa1c270, v0xa168c0_0, C4<1>, C4<1>;
L_0xa1c440 .functor OR 1, L_0xa1bee0, L_0xa1c330, C4<0>, C4<0>;
L_0xa1c550 .functor AND 1, v0xa16640_0, v0xa166e0_0, C4<1>, C4<1>;
L_0xa1c620 .functor NOT 1, v0xa16780_0, C4<0>, C4<0>, C4<0>;
L_0xa1c690 .functor AND 1, L_0xa1c550, L_0xa1c620, C4<1>, C4<1>;
L_0xa1c7c0 .functor NOT 1, v0xa168c0_0, C4<0>, C4<0>, C4<0>;
L_0xa1c830 .functor AND 1, L_0xa1c690, L_0xa1c7c0, C4<1>, C4<1>;
L_0xa1c750 .functor OR 1, L_0xa1c440, L_0xa1c830, C4<0>, C4<0>;
L_0xa1cab0 .functor NOT 1, v0xa166e0_0, C4<0>, C4<0>, C4<0>;
L_0xa1cbb0 .functor OR 1, v0xa16640_0, L_0xa1cab0, C4<0>, C4<0>;
L_0xa1cc70 .functor OR 1, L_0xa1cbb0, v0xa16780_0, C4<0>, C4<0>;
L_0xa1cdd0 .functor NOT 1, v0xa168c0_0, C4<0>, C4<0>, C4<0>;
L_0xa1ce40 .functor OR 1, L_0xa1cc70, L_0xa1cdd0, C4<0>, C4<0>;
L_0xa1d000 .functor NOT 1, v0xa166e0_0, C4<0>, C4<0>, C4<0>;
L_0xa1d070 .functor OR 1, v0xa16640_0, L_0xa1d000, C4<0>, C4<0>;
L_0xa1d1f0 .functor NOT 1, v0xa16780_0, C4<0>, C4<0>, C4<0>;
L_0xa1d260 .functor OR 1, L_0xa1d070, L_0xa1d1f0, C4<0>, C4<0>;
L_0xa1d440 .functor OR 1, L_0xa1d260, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1d500 .functor AND 1, L_0xa1ce40, L_0xa1d440, C4<1>, C4<1>;
L_0xa1d6f0 .functor OR 1, v0xa16640_0, v0xa166e0_0, C4<0>, C4<0>;
L_0xa1d760 .functor OR 1, L_0xa1d6f0, v0xa16780_0, C4<0>, C4<0>;
L_0xa1d910 .functor OR 1, L_0xa1d760, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1d9d0 .functor AND 1, L_0xa1d500, L_0xa1d910, C4<1>, C4<1>;
L_0xa1dbe0 .functor NOT 1, v0xa16640_0, C4<0>, C4<0>, C4<0>;
L_0xa1dc50 .functor OR 1, L_0xa1dbe0, v0xa166e0_0, C4<0>, C4<0>;
L_0xa1de20 .functor NOT 1, v0xa16780_0, C4<0>, C4<0>, C4<0>;
L_0xa1de90 .functor OR 1, L_0xa1dc50, L_0xa1de20, C4<0>, C4<0>;
L_0xa1e0c0 .functor OR 1, L_0xa1de90, v0xa168c0_0, C4<0>, C4<0>;
L_0xa1e180 .functor AND 1, L_0xa1d9d0, L_0xa1e0c0, C4<1>, C4<1>;
v0xa16fd0_0 .net *"_ivl_0", 0 0, L_0xa1b9a0;  1 drivers
v0xa170b0_0 .net *"_ivl_10", 0 0, L_0xa1c0b0;  1 drivers
v0xa17190_0 .net *"_ivl_12", 0 0, L_0xa1c270;  1 drivers
v0xa17280_0 .net *"_ivl_14", 0 0, L_0xa1c330;  1 drivers
v0xa17360_0 .net *"_ivl_16", 0 0, L_0xa1c440;  1 drivers
v0xa17490_0 .net *"_ivl_18", 0 0, L_0xa1c550;  1 drivers
v0xa17570_0 .net *"_ivl_2", 0 0, L_0xa1ba30;  1 drivers
v0xa17650_0 .net *"_ivl_20", 0 0, L_0xa1c620;  1 drivers
v0xa17730_0 .net *"_ivl_22", 0 0, L_0xa1c690;  1 drivers
v0xa178a0_0 .net *"_ivl_24", 0 0, L_0xa1c7c0;  1 drivers
v0xa17980_0 .net *"_ivl_26", 0 0, L_0xa1c830;  1 drivers
v0xa17a60_0 .net *"_ivl_30", 0 0, L_0xa1cab0;  1 drivers
v0xa17b40_0 .net *"_ivl_32", 0 0, L_0xa1cbb0;  1 drivers
v0xa17c20_0 .net *"_ivl_34", 0 0, L_0xa1cc70;  1 drivers
v0xa17d00_0 .net *"_ivl_36", 0 0, L_0xa1cdd0;  1 drivers
v0xa17de0_0 .net *"_ivl_38", 0 0, L_0xa1ce40;  1 drivers
v0xa17ec0_0 .net *"_ivl_4", 0 0, L_0xa1bc20;  1 drivers
v0xa180b0_0 .net *"_ivl_40", 0 0, L_0xa1d000;  1 drivers
v0xa18190_0 .net *"_ivl_42", 0 0, L_0xa1d070;  1 drivers
v0xa18270_0 .net *"_ivl_44", 0 0, L_0xa1d1f0;  1 drivers
v0xa18350_0 .net *"_ivl_46", 0 0, L_0xa1d260;  1 drivers
v0xa18430_0 .net *"_ivl_48", 0 0, L_0xa1d440;  1 drivers
v0xa18510_0 .net *"_ivl_50", 0 0, L_0xa1d500;  1 drivers
v0xa185f0_0 .net *"_ivl_52", 0 0, L_0xa1d6f0;  1 drivers
v0xa186d0_0 .net *"_ivl_54", 0 0, L_0xa1d760;  1 drivers
v0xa187b0_0 .net *"_ivl_56", 0 0, L_0xa1d910;  1 drivers
v0xa18890_0 .net *"_ivl_58", 0 0, L_0xa1d9d0;  1 drivers
v0xa18970_0 .net *"_ivl_6", 0 0, L_0xa1bda0;  1 drivers
v0xa18a50_0 .net *"_ivl_60", 0 0, L_0xa1dbe0;  1 drivers
v0xa18b30_0 .net *"_ivl_62", 0 0, L_0xa1dc50;  1 drivers
v0xa18c10_0 .net *"_ivl_64", 0 0, L_0xa1de20;  1 drivers
v0xa18cf0_0 .net *"_ivl_66", 0 0, L_0xa1de90;  1 drivers
v0xa18dd0_0 .net *"_ivl_68", 0 0, L_0xa1e0c0;  1 drivers
v0xa190c0_0 .net *"_ivl_8", 0 0, L_0xa1bee0;  1 drivers
v0xa191a0_0 .net "a", 0 0, v0xa16640_0;  alias, 1 drivers
v0xa19240_0 .net "b", 0 0, v0xa166e0_0;  alias, 1 drivers
v0xa19330_0 .net "c", 0 0, v0xa16780_0;  alias, 1 drivers
v0xa19420_0 .net "d", 0 0, v0xa168c0_0;  alias, 1 drivers
v0xa19510_0 .net "out_pos", 0 0, L_0xa1e180;  alias, 1 drivers
v0xa195d0_0 .net "out_sop", 0 0, L_0xa1c750;  alias, 1 drivers
S_0xa19750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9ced40;
 .timescale -12 -12;
E_0x9b69f0 .event anyedge, v0xa1a540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa1a540_0;
    %nor/r;
    %assign/vec4 v0xa1a540_0, 0;
    %wait E_0x9b69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa15b10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa169b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa16a50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa15b10;
T_4 ;
    %wait E_0x9cd520;
    %load/vec4 v0xa16af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa169b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa15b10;
T_5 ;
    %wait E_0x9cd3c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %wait E_0x9cd3c0;
    %load/vec4 v0xa169b0_0;
    %store/vec4 v0xa16a50_0, 0, 1;
    %fork t_1, S_0xa15e40;
    %jmp t_0;
    .scope S_0xa15e40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa16080_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa16080_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9cd3c0;
    %load/vec4 v0xa16080_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa16080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa16080_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa15b10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9cd520;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa168c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa166e0_0, 0;
    %assign/vec4 v0xa16640_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa169b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa16a50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9ced40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa1a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa1a540_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9ced40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa1a0e0_0;
    %inv;
    %store/vec4 v0xa1a0e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9ced40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa16820_0, v0xa1a6b0_0, v0xa19f00_0, v0xa19fa0_0, v0xa1a040_0, v0xa1a180_0, v0xa1a400_0, v0xa1a360_0, v0xa1a2c0_0, v0xa1a220_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9ced40;
T_9 ;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9ced40;
T_10 ;
    %wait E_0x9cd520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa1a4a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
    %load/vec4 v0xa1a5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa1a4a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa1a400_0;
    %load/vec4 v0xa1a400_0;
    %load/vec4 v0xa1a360_0;
    %xor;
    %load/vec4 v0xa1a400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa1a2c0_0;
    %load/vec4 v0xa1a2c0_0;
    %load/vec4 v0xa1a220_0;
    %xor;
    %load/vec4 v0xa1a2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa1a4a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1a4a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
