$date
	Fri Apr 18 15:12:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ring_cnt_tp $end
$var wire 4 ! q [3:0] $end
$var parameter 32 " STEP $end
$var reg 1 # ck $end
$var reg 1 $ res $end
$scope module ring_cnt $end
$var wire 1 # ck $end
$var wire 1 $ res $end
$var wire 4 % q [3:0] $end
$var reg 3 & ff [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000011010100000 "
$end
#0
$dumpvars
bx &
bx %
0$
0#
bx !
$end
#50000
bx !
bx %
bx &
1#
#100000
b1 !
b1 %
b0 &
0#
1$
#150000
1#
#200000
0#
0$
#250000
b10 !
b10 %
b1 &
1#
#300000
0#
#350000
b100 !
b100 %
b10 &
1#
#400000
0#
#450000
b1000 !
b1000 %
b100 &
1#
#500000
0#
#550000
b1 !
b1 %
b0 &
1#
#600000
0#
#650000
b10 !
b10 %
b1 &
1#
#700000
0#
#750000
b100 !
b100 %
b10 &
1#
#800000
0#
#850000
b1000 !
b1000 %
b100 &
1#
#900000
0#
#950000
b1 !
b1 %
b0 &
1#
#1000000
0#
#1050000
b10 !
b10 %
b1 &
1#
#1100000
0#
#1150000
b100 !
b100 %
b10 &
1#
#1200000
0#
#1250000
b1000 !
b1000 %
b100 &
1#
#1300000
0#
#1350000
b1 !
b1 %
b0 &
1#
#1400000
0#
#1450000
b10 !
b10 %
b1 &
1#
#1500000
0#
#1550000
b100 !
b100 %
b10 &
1#
#1600000
0#
#1650000
b1000 !
b1000 %
b100 &
1#
#1700000
0#
#1750000
b1 !
b1 %
b0 &
1#
#1800000
0#
#1850000
b10 !
b10 %
b1 &
1#
#1900000
0#
#1950000
b100 !
b100 %
b10 &
1#
#2000000
0#
#2050000
b1000 !
b1000 %
b100 &
1#
#2100000
0#
#2150000
b1 !
b1 %
b0 &
1#
#2200000
0#
