{
    "description": "Golden suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis3",
                    "-goal": "delay",
                    "-de": true,
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "num_process": 8,
    "timeout": 21600,
    "deactivated_benchmarks": [
        {
            "name": "hypotenuse",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/hypotenuse/rtl",
            "top_module": "top"
        }
    ],
    "benchmarks": [
        {
            "name": "routing_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/routing_test/rtl",
            "top_module": "routing_test"
        },
        {
            "name": "RC_tpu_16x16_int8",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/RC_tpu_16x16_int8/rtl",
            "top_module": "matmul_16x16_systolic"
        },
        {
            "name": "main_loop_synth",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "top_module": "main_loop"
        },
        {
            "name": "aes_1stage_1cycle",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_1cycle_1stage",
            "top_module": "aes_cipher_top"
        },
        {
            "name": "b19",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl",
            "top_module": "b19"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl",
            "top_module": "top"
        },
        {
            "name": "aes_pipelined_cipher_top",
            "rtl_path": "RTL_Benchmark/other/cryptosorter/trunk/memocodeDesignContest2008/aesCorePipelined",
            "top_module": "aes_pipelined_cipher_top"
        },
        {
            "name": "aes-128_pipelined_encryption",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-128_pipelined_encryption/rtl",
            "top_module": "Top_PipelinedCipher"
        },
        {
            "name": "twofish_128",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_128",
            "top_module": "twofish_whit_keysched128"
        },
        {
            "name": "twofish_256",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_256",
            "top_module": "twofish_whit_keysched256"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl",
            "top_module": "smithwaterman"
        },
        {
            "name": "spim",
            "rtl_path": "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/backup/spi/rtl/spim",
            "top_module": "spim_top"
        },
        {
            "name": "bch_configurable_bm",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/ECC_Core/bch_configurable/trunk/src",
            "top_module": "test_bch_bm"
        },
        {
            "name": "EH2_dec",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/Cores-SweRV-EH2/design/dec",
            "top_module": "eh2_dec"
        },
        {
            "name": "twofish_192",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_192",
            "top_module": "twofish_whit_keysched192"
        },
        {
            "name": "stereovision1",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl",
            "top_module": "sv_chip1_hierarchy_no_mem"
        },
        {
            "name": "axi_mm_a32_d128_packet",
            "rtl_path": "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_a32_d128_packet",
            "top_module": "axi_mm_a32_d128_packet_master_top"
        },
        {
            "name": "rsa",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/rsa/trunk/rtl/vhdl",
            "top_module": "RSACypher"
        },
        {
            "name": "log2",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/log2/rtl",
            "top_module": "top"
        },
        {
            "name": "lsu",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/Cores-SweRV-EL2/design/lsu",
            "top_module": "el2_lsu"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/cf_fir_24_16_16",
            "top_module": "cf_fir_24_16_16"
        },
        {
            "name": "sha_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sha_top/rtl",
            "top_module": "sha_top"
        },
        {
            "name": "divisor",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/divisor/rtl",
            "top_module": "top"
        },
        {
            "name": "b17",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl",
            "top_module": "b17"
        },
        {
            "name": "aes_crypro_core",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/aes_crypto_core/rtl/src",
            "top_module": "aes128_fast"
        },
        {
            "name": "aes_128",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_128",
            "top_module": "aes_128"
        },
        {
            "name": "aes_192",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_192",
            "top_module": "aes_192"
        },
        {
            "name": "aes_256",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_256",
            "top_module": "aes_256"
        },
        {
            "name": "aes_256_sr_top",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_256",
            "top_module": "aes_256_sr_top"
        },
        {
            "name": "dec",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/Cores-SweRV-EL2/design/dec",
            "top_module": "el2_dec"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "hmac",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl",
            "top_module": "hmac"
        },
        {
            "name": "mem_ctl",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl",
            "top_module": "top"
        },
        {
            "name": "xbar_main",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl",
            "top_module": "xbar_main"
        },
        {
            "name": "des",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/des/trunk/rtl/verilog",
            "top_module": "des3"
        },
        {
            "name": "rc4-prbs",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/rc4-prbs/trunk",
            "top_module": "rc4"
        },
        {
            "name": "camellia-vhdl_looping",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/camellia-vhdl/rtl/looping",
            "top_module": "CAMELLIA_IF"
        },
        {
            "name": "multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/multiplier/rtl",
            "top_module": "top"
        },
        {
            "name": "syn2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/syn2/rtl",
            "top_module": "top"
        },
        {
            "name": "design27",
            "rtl_path": "RTL_Benchmark/Verilog/random_test_cases/design27/rtl",
            "top_module": "design27_35_50_top"
        },
        {
            "name": "double_fpu",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Arithmetic_Core/double_fpu/rtl",
            "top_module": "fpu"
        },
        {
            "name": "aes-128-ecb-encoder",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/crypto_core/aes-128-ecb-encoder/trunk/src",
            "top_module": "aes128_enc"
        },
        {
            "name": "kmac",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl",
            "top_module": "kmac"
        },
        {
            "name": "wb_conmax_wrapper",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/wrapper_rtl",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "sha3_high_throughput_core",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/sha3/trunk/high_throughput_core/rtl",
            "top_module": "keccak"
        },
        {
            "name": "arbiter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/arbiter/rtl",
            "top_module": "top"
        },
        {
            "name": "md5_pipelined",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk",
            "top_module": "Md5Core"
        },
        {
            "name": "blob_merge",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/blob_merge/rtl",
            "top_module": "RLE_BlobMerging"
        },
        {
            "name": "3des_vhdl",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/3des_vhdl/rtl/VHDL",
            "top_module": "tdes_top"
        },
        {
            "name": "square_root",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/square_root/rtl",
            "top_module": "top"
        },
        {
            "name": "b15",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl",
            "top_module": "b15"
        },
        {
            "name": "diffeq1",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl",
            "top_module": "diffeq_paj_convert"
        },
        {
            "name": "ucsb_152_tap_fir",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl",
            "top_module": "ucsb_152_tap_fir"
        },
        {
            "name": "wrapper_dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/dma/wrapper_rtl",
            "top_module": "wrapper_dma"
        },
        {
            "name": "b22",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b22/rtl",
            "top_module": "b22"
        },
        {
            "name": "wrapper_KeyExpantion",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/KeyExpantion/wrapper_rtl",
            "top_module": "wrapper_KeyExpantion"
        },
        {
            "name": "voter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/voter/rtl",
            "top_module": "top"
        },
        {
            "name": "entropy_src",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl",
            "top_module": "entropy_src"
        },
        {
            "name": "wrapper_multi_enc_decx2x4",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/wrapper_rtl",
            "top_module": "wrapper_multi_enc_decx2x4"
        },
        {
            "name": "gost28147-89_pipelined_ecb_encrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_encrypt",
            "top_module": "gost89_pipelined_ecb_encrypt"
        },
        {
            "name": "gost28147-89_pipelined_ecb_decrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_decrypt",
            "top_module": "gost89_pipelined_ecb_decrypt"
        },
        {
            "name": "alu4",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/alu4/rtl",
            "top_module": "alu4"
        },
        {
            "name": "i2c_opentitan",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl",
            "top_module": "i2c_fix"
        },
        {
            "name": "b20",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b20/rtl",
            "top_module": "b20"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "pdc",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/pdc/rtl",
            "top_module": "pdc"
        },
        {
            "name": "tiny_encryption_algorithm_tea64",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/tiny_encryption_algorithm/trunk/tea64",
            "top_module": "tea64"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        },
        {
            "name": "dmx512_tx",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/dmx512/trunk/dmx/rtl/dmx512_tx",
            "top_module": "dmx_tx"
        },
        {
            "name": "square",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/square/rtl",
            "top_module": "top"
        },
        {
            "name": "usbf_top",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "des_perf",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des_perf/rtl",
            "top_module": "des_perf"
        },
        {
            "name": "clma",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/clma/rtl",
            "top_module": "clma"
        },
        {
            "name": "xbar_peri",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/xbar_peri/rtl",
            "top_module": "xbar_peri"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl",
            "top_module": "top"
        },
        {
            "name": "frisc",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/frisc/rtl",
            "top_module": "frisc"
        },
        {
            "name": "b21",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b21/rtl",
            "top_module": "b21"
        },
        {
            "name": "spla",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/spla/rtl",
            "top_module": "spla"
        },
        {
            "name": "sine",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/sine/rtl",
            "top_module": "top"
        },
        {
            "name": "pinmux",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl",
            "top_module": "pinmux"
        },
        {
            "name": "b14",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl",
            "top_module": "b14"
        },
        {
            "name": "aon_timer",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl",
            "top_module": "aon_timer"
        },
        {
            "name": "pwm",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/pwm/rtl",
            "top_module": "pwm"
        },
        {
            "name": "keymgr",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl",
            "top_module": "keymgr"
        },
        {
            "name": "misex3",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/misex3/rtl",
            "top_module": "misex3"
        },
        {
            "name": "ex1010",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex1010/rtl",
            "top_module": "ex1010"
        },
        {
            "name": "apex4",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/apex4/rtl",
            "top_module": "apex4"
        },
        {
            "name": "tlul",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/tlul/rtl",
            "top_module": "tlul_socket_1n"
        },
        {
            "name": "cf_cordic",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/cf_cordic/rtl",
            "top_module": "cf_cordic_v_32_32_32"
        },
        {
            "name": "conv2d",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d/rtl",
            "top_module": "conv2d"
        },
        {
            "name": "cavlc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "spi",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl",
            "top_module": "spi_top"
        },
        {
            "name": "securehash256bits",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/sha256_hash_core/trunk/syn/sha256",
            "top_module": "gv_sha256"
        },
        {
            "name": "systemCdes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog",
            "top_module": "des_top"
        },
        {
            "name": "rtea",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/rtea/trunk/rtl",
            "top_module": "rtea"
        },
        {
            "name": "max",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/max/rtl",
            "top_module": "top"
        },
        {
            "name": "apex2",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/apex2/rtl",
            "top_module": "apex2"
        },
        {
            "name": "s38584",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl",
            "top_module": "s38584"
        },
        {
            "name": "seq",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl",
            "top_module": "seq"
        },
        {
            "name": "sysrst_ctrl",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/sysrst_ctrl/rtl",
            "top_module": "sysrst_ctrl_combo"
        },
        {
            "name": "s38417",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/s38417/rtl",
            "top_module": "s38417"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/rtl",
            "top_module": "conv2d"
        },
        {
            "name": "coding_cavlc",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/coding_cavlc/rtl",
            "top_module": "top"
        },
        {
            "name": "systemcmd5",
            "rtl_path": "RTL_Benchmark/other/systemcmd5/trunk/rtl/verilog",
            "top_module": "md5"
        },
        {
            "name": "usbuart",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/usbuart/rtl",
            "top_module": "usbuart"
        },
        {
            "name": "adc_ctrl",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl",
            "top_module": "adc_ctrl"
        },
        {
            "name": "8bit_vedic_multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/8bit_vedic_multiplier/rtl",
            "top_module": "vedic8x8"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "des_gate_level",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/des/rtl",
            "top_module": "des"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl",
            "top_module": "b12"
        },
        {
            "name": "gost28147-89_mac",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_mac",
            "top_module": "gost89_mac"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl",
            "top_module": "top"
        },
        {
            "name": "spi_host",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/spi_host/rtl",
            "top_module": "spi_host"
        },
        {
            "name": "salsa20",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/salsa20/trunk/rtl",
            "top_module": "salsaa"
        },
        {
            "name": "trial1",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/trial1/rtl",
            "top_module": "trial1_reg_top"
        },
        {
            "name": "gpio",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl",
            "top_module": "gpio"
        },
        {
            "name": "nfcc",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/nfcc/trunk/kasumi",
            "top_module": "kasumi"
        },
        {
            "name": "wrapper_io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1/wrapper_rtl",
            "top_module": "wrapper_io_reg_tc1"
        },
        {
            "name": "rstmgr",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/rstmgr/rtl",
            "top_module": "rstmgr"
        },
        {
            "name": "sensor_ctrl",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/sensor_ctrl/rtl",
            "top_module": "sensor_ctrl"
        },
        {
            "name": "wrapper_io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1/wrapper_rtl",
            "top_module": "wrapper_io_tc1"
        },
        {
            "name": "wrapper_io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max/wrapper_rtl",
            "top_module": "wrapper_io_max"
        },
        {
            "name": "ast",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/ast/rtl",
            "top_module": "ast"
        },
        {
            "name": "multb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multb"
        },
        {
            "name": "aes",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl",
            "top_module": "aes"
        },
        {
            "name": "csrng",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl",
            "top_module": "csrng"
        },
        {
            "name": "wb_dma_wrapper",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/wrapper_rtl",
            "top_module": "dma_wrapper_top"
        },
        {
            "name": "crcahb",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/crcahb/rtl/rtl",
            "top_module": "crc_ip"
        },
        {
            "name": "noekeoncore",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/noekeoncore/trunk/rtl",
            "top_module": "noekeon"
        },
        {
            "name": "dsip",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/dsip/rtl",
            "top_module": "dsip"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl",
            "top_module": "b11"
        },
        {
            "name": "pattgen",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl",
            "top_module": "pattgen"
        },
        {
            "name": "tseng",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/tseng/rtl",
            "top_module": "tseng"
        },
        {
            "name": "dqpskmap",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl",
            "top_module": "d_encoder_d_decoder"
        },
        {
            "name": "uart",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/uart/rtl",
            "top_module": "uart"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "gost28147-89_gost89_ecb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_ecb",
            "top_module": "gost89_ecb"
        },
        {
            "name": "des_ao",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt",
            "top_module": "des_top"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "bigkey",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/bigkey/rtl",
            "top_module": "bigkey"
        },
        {
            "name": "fast_log",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/fast_log/rtl",
            "top_module": "Log2highacc"
        },
        {
            "name": "clkmgr",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl",
            "top_module": "clkmgr"
        },
        {
            "name": "gost28147-89_cfb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb",
            "top_module": "gost89_cfb"
        },
        {
            "name": "usb_fs_nb_pe",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/usb_fs_nb_pe/rtl",
            "top_module": "usb_fs_nb_pe"
        },
        {
            "name": "serv_core",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/SERV/rtl",
            "top_module": "serv_synth_wrapper"
        },
        {
            "name": "edn",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl",
            "top_module": "edn"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "rv_timer",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/rv_timer/rtl",
            "top_module": "rv_timer"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "gost28147-89_cfb_encrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_encrypt",
            "top_module": "gost89_cfb_encrypt"
        },
        {
            "name": "ex9",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex9/rtl",
            "top_module": "top"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "wrapper_io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl",
            "top_module": "wrapper_io_reg_max"
        },
        {
            "name": "gost28147-89_cfb_decrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_decrypt",
            "top_module": "gost89_cfb_decrypt"
        },
        {
            "name": "multa",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multa"
        },
        {
            "name": "threeasc_key_schedule",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/key_schedule/src",
            "top_module": "key_schedule"
        },
        {
            "name": "XTEA_Core",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/xteacore/trunk/rtl",
            "top_module": "xtea"
        },
        {
            "name": "int_to_float_converter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/int_to_float_converter/rtl",
            "top_module": "top"
        },
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "b13",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl",
            "top_module": "b13"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl",
            "top_module": "b05"
        },
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl",
            "top_module": "b04",
            "yosys": {
                "synth_rs": {
                    "-carry": "no"
                }
            }
        },
        {
            "name": "present",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/present/trunk/Pure/rtl/vhdl",
            "top_module": "PresentEnc"
        },
        {
            "name": "i2c_master",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "xtea",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/xtea/trunk",
            "top_module": "xtea"
        },
        {
            "name": "b08",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b08/rtl",
            "top_module": "b08"
        },
        {
            "name": "ex8",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex8/rtl",
            "top_module": "top"
        },
        {
            "name": "b10",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b10/rtl",
            "top_module": "b10"
        },
        {
            "name": "spi_device",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/spi_device/rtl",
            "top_module": "spi_fwmode"
        },
        {
            "name": "threeasc_aes_c_2",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_2/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "tiny_encryption_algorithm_tea1",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/tiny_encryption_algorithm/trunk/tea1",
            "top_module": "tea1"
        },
        {
            "name": "b09",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b09/rtl",
            "top_module": "b09"
        },
        {
            "name": "clock_tree_design",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl",
            "top_module": "clock_tree_design"
        },
        {
            "name": "counter_4clk",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl",
            "top_module": "top"
        },
        {
            "name": "threeasc_aes_c_1",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "threeasc_aes_c_3",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_3/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "mod3_calc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/mod3_calc/rtl/rtl",
            "top_module": "mod3"
        },
        {
            "name": "b03",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b03/rtl",
            "top_module": "b03"
        },
        {
            "name": "present_encryptor",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/present_encryptor/trunk/rtl/verilog",
            "top_module": "present_encryptor_top"
        },
        {
            "name": "bram",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bram/rtl",
            "top_module": "BRAM"
        },
        {
            "name": "alu_control_unit",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/alu_control_unit/rtl",
            "top_module": "top"
        },
        {
            "name": "full_adder",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/full_adder/rtl",
            "top_module": "full_adder"
        },
        {
            "name": "b02",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b02/rtl",
            "top_module": "b02"
        },
        {
            "name": "wrapper_adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns/wrapper_rtl",
            "top_module": "wrapper_adder_columns"
        },
        {
            "name": "b01",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b01/rtl",
            "top_module": "b01"
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "cryptosorter_aes_core_rcon",
            "rtl_path": "RTL_Benchmark/other/cryptosorter/trunk/memocodeDesignContest2008/aesCore/verilog/rtl/verilog/aes_rcon",
            "top_module": "aes_rcon"
        },
        {
            "name": "wrapper_adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max/wrapper_rtl",
            "top_module": "wrapper_adder_max"
        },
        {
            "name": "priority_encoder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/priority_encoder/rtl",
            "top_module": "top"
        },
        {
            "name": "lookahead_XY_router",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/lookahead_XY_router/rtl",
            "top_module": "top"
        },
        {
            "name": "prim_xilinx",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl",
            "top_module": "prim_xilinx_pad_wrapper"
        },
        {
            "name": "configurable_crc_core",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/configurable_crc_core/rtl",
            "top_module": "cfg_crc"
        },
        {
            "name": "b06",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b06/rtl",
            "top_module": "b06"
        },
        {
            "name": "lut4_8ffs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl",
            "top_module": "lut4_8ffs"
        },
        {
            "name": "decoder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/decoder/rtl",
            "top_module": "dec"
        },
        {
            "name": "io_reg",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg/rtl",
            "top_module": "io_reg"
        },
        {
            "name" : "EDA-402-hameed",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-hameed/",
            "top_module": "rams_sp_reg_addr_1024x32"
        },
        {
            "name" : "EDA-629-1",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-1",
            "top_module": "ram_simple_dp_sync_read_4096x32"
        },
        {
            "name" : "EDA-629-2",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-2",
            "top_module": "ram_simple_dp_sync_reg_read_4096x32"
        },
        {
            "name" : "EDA-713",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-713",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        {    "name" : "SDP_RF",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/SDP_RF/",
            "top_module": "ram_simple_dp_synch_rf_1024x32"
        },
        {    "name" : "SP_WF",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/SP_WF/",
            "top_module": "rams_sp_wf_1024x7"
        },
        {
            "name" : "EDA-860",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-860/",
            "top_module": "ram_true_dp_dc_512x32"
        },
        {
            "name" : "EDA-864",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-864/",
            "top_module": "rams_sp_re_we_rf_1024x32"
        },
        {
            "name" : "EDA-869",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-869/",
            "top_module": "ram_true_dp_dc_4096x36"
        },
        {
            "name" : "EDA-879",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-879/",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        {
            "name" : "EDA-880",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-880/",
            "top_module": "tdp_256x8"
        },
        {
            "name" : "EDA-881",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-881/",
            "top_module": "rams_sp_reg_addr_1024x36"
        },
        {
            "name" : "EDA-884",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-884/",
            "top_module": "ram_true_reg_addr_dp_1024x32"
        },
        {
            "name" : "EDA-885",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-885/",
            "top_module": "ram_true_reg_addr_dp_1024x8"
        },
        {
            "name" : "EDA-887",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-887/",
            "top_module": "ram_true_dp_wf_1024x32"
        },
        {
            "name" : "EDA-890",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-890/",
            "top_module": "rams_sp_re_prio_we_rst_1024x32"
        },
        {
            "name" : "EDA-891",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-891/",
            "top_module": "ram_simple_dp_sync_reg_read_1024x64"
        } ,
        {
            "name" : "EDA-1090_512x8",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/512x8",
            "top_module": "rams_sp_reg_addr_readmem_512x8"
        },
        {
            "name" : "EDA-1090_1024x1",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/1024x1",
            "top_module": "rams_sp_reg_addr_readmem_1024x1"
        },
        {
            "name" : "EDA-1091",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1091/",
            "top_module": "aes_256_sr_top"
        },
        {
            "name" : "EDA-871_1024x4",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x4",
            "top_module": "bytewrite_sdp_ram_nc_1024x4"
        },
        {
            "name" : "EDA-871_1024x8",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x8",
            "top_module": "bytewrite_sdp_ram_nc_1024x8"
        },
        {
            "name" : "EDA-871_1024x12",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x12",
            "top_module": "bytewrite_sdp_ram_nc_1024x12"
        },
        {
            "name" : "EDA-871_1024x16",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x16",
            "top_module": "bytewrite_sdp_ram_nc_1024x16"
        },
        {
            "name" : "EDA-871_1024x20",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x20",
            "top_module": "bytewrite_sdp_ram_nc_1024x20"
        },
        {
            "name" : "EDA-871_1024x24",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x24",
            "top_module": "bytewrite_sdp_ram_nc_1024x24"
		},
        {
            "name" : "EDA-871_1024x28",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x28",
            "top_module": "bytewrite_sdp_ram_nc_1024x28"
        },
        {
            "name" : "EDA-871_1024x32",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x32",
            "top_module": "bytewrite_sdp_ram_nc_1024x32"
        },
        {
            "name" : "EDA-893",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-893/",
            "top_module": "bytewrite_sp_ram_wf"
        },
        {
            "name" : "EDA-670",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-670/",
            "top_module": "bytewrite_sdp_ram_rf"
        },
        {
            "name" : "EDA-863",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-863",
            "top_module": "asym_ram_sdp_wide_sync_read"
        },
        {
            "name" : "EDA-896",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-896",
            "top_module": "asym_ram_sdp_wide_write"
        },
        {
            "name" : "EDA-899",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-899",
            "top_module": "asym_ram_sdp_read_wider_dc"
        },
        {
            "name" : "EDA-1046",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1046",
            "top_module": "asym_ram_sdp_write_wider"
        },
        {
            "name" : "EDA-720",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-720",
            "top_module": "asym_ram_sdp_wide_sync_read_via_part_selection"
        },
        {
            "name" : "EDA-1318",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1318",
            "top_module": "two_sdp"
        },
        {
            "name" : "EDA-1281_8192x16",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x16",
            "top_module": "ram_true_dp_dc_8192x16"
        },
        {
            "name" : "EDA-1281_8192x18",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x18",
            "top_module": "ram_true_dp_dc_8192x18"
        },
        {
            "name" : "EDA-1278",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1278",
            "top_module": "ram_true_dp_out_reg_1024x32"
        },
        {
            "name" : "EDA-1459",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1459",
            "top_module": "rams_sp_re_prio_we_rst_512x16_block"
        },
        {
            "name" : "EDA-1436",
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1436",
            "top_module": "rams_sp_rf_rst_async_512x16_block"
        },
        {   
            "name" : "accum_output_shifted_rounded", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_rounded",
            "top_module": "accum_output_shifted_rounded"
        },
        {   
            "name" : "accum_output_shifted_saturated", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_saturated",
            "top_module": "accum_output_shifted_saturated"
        },
        {   
            "name" : "accumulator", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accumulator",
            "top_module": "accumulator"
        },
        {   
            "name" : "add_output_of_four_multipliers", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_output_of_four_multipliers",
            "top_module": "add_output_of_four_multipliers"
        },
        {   
            "name" : "add_shifted_input_to_the_mul_output", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_shifted_input_to_the_mul_output",
            "top_module": "add_shifted_input_to_the_mul_output"
        },
        {   
            "name" : "cic_decimator", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/cic_decimator",
            "top_module": "cic_decimator"
        },
        {   
            "name" : "complex_multiplier", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/complex_multiplier",
            "top_module": "complex_multiplier"
        },
        {   
            "name" : "dct", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dct",
            "top_module": "dct"
        },
        {   
            "name" : "dsp_add_mul_output_to_accum_20lsb", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_mul_output_to_accum_20lsb",
            "top_module": "dsp_add_mul_output_to_accum_20lsb"
        },
        {   
            "name" : "dsp_add_shifted_input_to_the_mul_coeff0_output", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output",
            "top_module": "dsp_add_shifted_input_to_the_mul_coeff0_output"
        },
        {   
            "name" : "dsp_eight_mult", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_eight_mult",
            "top_module": "dsp_eight_mult"
        },
        {   
            "name" : "dsp_fractured_accum_output_shifted_rounded", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_accum_output_shifted_rounded",
            "top_module": "dsp_fractured_accum_output_shifted_rounded"
        },
        {   
            "name" : "dsp_fractured_signed_mul_comb", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_signed_mul_comb",
            "top_module": "dsp_fractured_signed_mul_comb"
        },
        {   
            "name" : "dsp_mul_complex_eq", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_complex_eq",
            "top_module": "dsp_mul_complex_eq"
        },
        {   
            "name" : "dsp_mul_parameterized", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_parameterized",
            "top_module": "dsp_mul_parameterized"
        },
        {   
            "name" : "dsp_mul_signed_accum_add_only", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_accum_add_only",
            "top_module": "dsp_mul_signed_accum_add_only"
        },
        {   
            "name" : "dsp_mul_signed_comb", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_comb",
            "top_module": "dsp_mul_signed_comb"
        },
        {   
            "name" : "dsp_mul_signed_in_not_reg_out_is_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_out_is_reg",
            "top_module": "dsp_mul_signed_in_not_reg_out_is_reg"
        },
        {   
            "name" : "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg",
            "top_module": "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg"
        },
        {   
            "name" : "dsp_mul_signed_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg",
            "top_module": "dsp_mul_signed_reg"
        },
        {   
            "name" : "dsp_mul_signed_reg_active_low_async_reset", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_async_reset",
            "top_module": "dsp_mul_signed_reg_active_low_async_reset"
        },
        {   
            "name" : "dsp_mul_signed_reg_active_low_sync_reset", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_sync_reset",
            "top_module": "dsp_mul_signed_reg_active_low_sync_reset"
        },
        {   
            "name" : "dsp_mul_signed_reg_output_is_not_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg",
            "top_module": "dsp_mul_signed_reg_output_is_not_reg"
        },
        {   
            "name" : "dsp_mul_signed_reg_with_accum", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        {   
            "name" : "dsp_mul_signed_reg_with_accum_output_is_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_reg",
            "top_module": "dsp_mul_signed_reg_with_accum_output_is_reg"
        },
        {   
            "name" : "dsp_mul_unsigned_comb", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_comb",
            "top_module": "dsp_mul_unsigned_comb"
        },
        {   
            "name" : "dsp_mul_unsigned_parameterized", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_parameterized",
            "top_module": "dsp_mul_unsigned_parameterized"
        },
        {   
            "name" : "dsp_mul_unsigned_reg", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_reg",
            "top_module": "dsp_mul_unsigned_reg"
        },
        {   
            "name" : "dsp_multiplier_accum_with_add", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add",
            "top_module": "dsp_multiplier_accum_with_add"
        },
        {   
            "name" : "dsp_multiplier_accum_with_add_and_sub", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub",
            "top_module": "dsp_multiplier_accum_with_add_and_sub"
        },
        {   
            "name" : "dsp_z_o_wrt_out_select_i", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_z_o_wrt_out_select_i",
            "top_module": "dsp_z_o_wrt_out_select_i"
        },
        {   
            "name" : "input_to_adder_and_mul_A_input_wrt_feedback_i", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/input_to_adder_and_mul_A_input_wrt_feedback_i",
            "top_module": "input_to_adder_and_mul_A_input_wrt_feedback_i"
        },
        {   
            "name" : "instantiate_adder_in_mult_and_shifted_input_design", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_adder_in_mult_and_shifted_input_design",
            "top_module": "instantiate_adder_in_mult_and_shifted_input_design"
        },
        {   
            "name" : "instantiate_mul_in_accum", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_mul_in_accum",
            "top_module": "instantiate_mul_in_accum"
        },
        {   
            "name" : "load_accum", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/load_accum",
            "top_module": "load_accum"
        },
        {   
            "name" : "matrix_mult_3x3", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/matrix_mult_3x3",
            "top_module": "matrix_mult_3x3"
        },
        {   
            "name" : "mul_and_reflect_input_B_as_registered_out", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/mul_and_reflect_input_B_as_registered_out",
            "top_module": "mul_and_reflect_input_B_as_registered_out"
        },
        {   
            "name" : "multiplier_adder_wrt_Reg_input_i", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/multiplier_adder_wrt_Reg_input_i",
            "top_module": "multiplier_adder_wrt_Reg_input_i"
        },
        {   
            "name" : "reg_and_not_reg_input_mul_with_accum", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/reg_and_not_reg_input_mul_with_accum",
            "top_module": "reg_and_not_reg_input_mul_with_accum"
        },
        {   
            "name" : "simple_multiplier_with_adder", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_multiplier_with_adder",
            "top_module": "simple_multiplier_with_adder"
        },
        {   
            "name" : "simple_unsigned_4tap_fir", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_unsigned_4tap_fir",
            "top_module": "simple_unsigned_4tap_fir"
        },
        {   
            "name" : "sixteen_mult_accum", 
            "rtl_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/sixteen_mult_accum",
            "top_module": "sixteen_mult_accum"
        }
    ]
}
