#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 28 15:44:56 2021
# Process ID: 5856
# Current directory: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16708 C:\Users\Ahiezer\Documents\GitHub\VHDL_Work\Class_Project\Class_Project.xpr
# Log file: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/vivado.log
# Journal file: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ahiezer/Documents/GitHub/project/Class_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 813.340 ; gain = 128.195
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1132.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Parsing XDC File [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:516]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:516]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:519]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:519]
WARNING: [Vivado 12-507] No nets matched 'inp_0_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:523]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:523]
WARNING: [Vivado 12-507] No nets matched 'inp_1_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:527]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:527]
WARNING: [Vivado 12-507] No nets matched 'sel_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:531]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:531]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:535]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:535]
WARNING: [Vivado 12-507] No nets matched 'op_OBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:539]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:539]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:543]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:543]
Finished Parsing XDC File [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc]
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1363.539 ; gain = 495.562
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*top*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list top_clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list {output_data_reg[63]_i_1_n_0} ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list top_clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list top_rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list top_serial_rx_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list top_SS_rst_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list top_vga_rst_IBUF ]]
set_property port_width 5 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {GEN_TEA/top_output_data[3]} {GEN_TEA/top_output_data[11]} {GEN_TEA/top_output_data[31]} {GEN_TEA/top_output_data[35]} {GEN_TEA/top_output_data[63]} ]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 28 15:56:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.runs/synth_1/runme.log
[Fri May 28 15:56:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1387.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Parsing XDC File [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:516]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:516]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:519]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:519]
WARNING: [Vivado 12-507] No nets matched 'inp_0_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:523]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:523]
WARNING: [Vivado 12-507] No nets matched 'inp_1_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:527]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:527]
WARNING: [Vivado 12-507] No nets matched 'sel_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:531]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:531]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:535]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:535]
WARNING: [Vivado 12-507] No nets matched 'op_OBUF'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:539]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:539]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:543]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc:543]
Finished Parsing XDC File [C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc]
Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
Finished Parsing XDC File [c:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'GEN_VGA/VGA_INITIALS/CLK_GEN_PLL/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1429.395 ; gain = 44.523
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*top*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list top_clk_IBUF_BUFG ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {GEN_TEA/top_output_data[3]} {GEN_TEA/top_output_data[11]} {GEN_TEA/top_output_data[31]} {GEN_TEA/top_output_data[35]} {GEN_TEA/top_output_data[63]} ]]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1505.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1511.852 ; gain = 6.199
[Fri May 28 16:01:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ahiezer/Documents/GitHub/VHDL_Work/Class_Project/Class_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1519.723 ; gain = 7.871
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ERROR: Cannot start server on port 3042: already in use.

ERROR: [Labtools 27-2220] Launch Error:
Unable to launch local cs_server executable.
ERROR: Cannot start server on port 3042: already in use.

connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1519.723 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
set_property target_constrs_file C:/Users/Ahiezer/Downloads/Nexys_A7-100T1.xdc [current_fileset -constrset]
save_constraints -force
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 28 16:22:53 2021...
