Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/MyFileAtD/CO2022/buaa-co-2022/P1/test_alu_isim_beh.exe -prj D:/MyFileAtD/CO2022/buaa-co-2022/P1/test_alu_beh.prj work.test_alu work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/MyFileAtD/CO2022/buaa-co-2022/P1/alu.v" into library work
Analyzing Verilog file "D:/MyFileAtD/CO2022/buaa-co-2022/P1/test_alu.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 168924 KB
Fuse CPU Usage: 421 ms
Compiling module alu
Compiling module test_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/MyFileAtD/CO2022/buaa-co-2022/P1/test_alu_isim_beh.exe
Fuse Memory Usage: 182676 KB
Fuse CPU Usage: 733 ms
