library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_arith.all;

use work.cpu_lib.all;

entity ADDER is
	port(
		-- Input port
		input: in REG_TYPE;
		
		-- Output port
		output: out REG_TYPE
	);
end entity ADDER;

architecture BEH of ADDER is
begin
	process(input) is
	begin
		output <= signed(input) + 1;
	end process;
end architecture BEH;