INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_12/project_12.srcs/sources_1/new/jk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_12/project_12.srcs/sim_1/new/jk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_12/project_12.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
