# RiscV_CPU_design
a basic RiscV CPU design wirtten in Verilog
