Classic Timing Analyzer report for drawBackground
Tue Nov 18 15:22:10 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                        ; To                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.065 ns                         ; enable                                                                                      ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.910 ns                        ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; level_address[11]                                                                           ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.621 ns                        ; x_offset[0]                                                                                 ; level_address[11]                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.250 ns                        ; resetn                                                                                      ; drawTile:tile_drawing_module|Q.IDLE                                                         ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 248.45 MHz ( period = 4.025 ns ) ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                         ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                             ;                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                        ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[4]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[7]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; p_Q[1]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; p_Q[1]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; p_Q[1]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; p_Q[1]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; p_Q[1]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; p_Q[2]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; p_Q[2]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; p_Q[2]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; p_Q[2]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; p_Q[2]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[6]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; p_Q[1]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; p_Q[1]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; p_Q[1]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; p_Q[1]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; p_Q[2]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; p_Q[2]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; p_Q[2]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; p_Q[2]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; p_Q[0]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; p_Q[0]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; p_Q[0]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; p_Q[0]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; p_Q[0]~reg0                                                                                 ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; p_Q[1]~reg0                                                                                 ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[0]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[1]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; p_Q[2]~reg0                                                                                 ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock      ; clock    ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[0]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[1]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; p_Q[0]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; p_Q[0]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; p_Q[0]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; p_Q[0]~reg0                                                                                 ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 310.95 MHz ( period = 3.216 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 316.36 MHz ( period = 3.161 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; p_Q[0]~reg0                                                                                 ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[3]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                   ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.69 MHz ( period = 3.128 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 323.62 MHz ( period = 3.090 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 323.62 MHz ( period = 3.090 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 323.62 MHz ( period = 3.090 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 323.62 MHz ( period = 3.090 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 323.62 MHz ( period = 3.090 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; 329.82 MHz ( period = 3.032 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[2]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 329.82 MHz ( period = 3.032 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[2]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[4]                                   ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; 332.12 MHz ( period = 3.011 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock      ; clock    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[7]                                   ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 342.58 MHz ( period = 2.919 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 342.58 MHz ( period = 2.919 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 342.58 MHz ( period = 2.919 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 342.58 MHz ( period = 2.919 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 343.88 MHz ( period = 2.908 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[4]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 344.59 MHz ( period = 2.902 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.687 ns                ;
; N/A                                     ; 346.98 MHz ( period = 2.882 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                   ; drawTile:tile_drawing_module|Q.INC_X                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.669 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.639 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.638 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock      ; clock    ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[4]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[0]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[1]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[2]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[3]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[4]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[5]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 359.58 MHz ( period = 2.781 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:YOffsetReg|Q[6]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[4]                                   ; drawTile:tile_drawing_module|Q.INC_X                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[6]                                   ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 372.72 MHz ( period = 2.683 ns )                    ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[7]                                   ; drawTile:tile_drawing_module|Q.INC_X                                                                            ; clock      ; clock    ; None                        ; None                      ; 2.470 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock      ; clock    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock      ; clock    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock      ; clock    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock      ; clock    ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[2]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; p_Q[0]~reg0                                                                                 ; drawTile:tile_drawing_module|Q.DRAW                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; 382.12 MHz ( period = 2.617 ns )                    ; drawTile:tile_drawing_module|Q.INC_X                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 389.41 MHz ( period = 2.568 ns )                    ; drawTile:tile_drawing_module|Q.INC_Y                                                        ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[1]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 390.02 MHz ( period = 2.564 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|Q.DRAW                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 391.39 MHz ( period = 2.555 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 391.39 MHz ( period = 2.555 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[4]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 391.39 MHz ( period = 2.555 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 391.39 MHz ( period = 2.555 ns )                    ; drawTile:tile_drawing_module|Q.IDLE                                                         ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                                       ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[6]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[2]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[0]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[0]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[1]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[2]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[4]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[0]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[4]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[3]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[1]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.722 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[2]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[5]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.448 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; drawTile:tile_drawing_module|nBitRegister:AddressReg|Q[1]                                   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.444 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                             ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-------+--------------+------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.065 ns   ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock    ;
; N/A   ; None         ; 7.065 ns   ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock    ;
; N/A   ; None         ; 7.065 ns   ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock    ;
; N/A   ; None         ; 7.065 ns   ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock    ;
; N/A   ; None         ; 7.065 ns   ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock    ;
; N/A   ; None         ; 6.894 ns   ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock    ;
; N/A   ; None         ; 6.894 ns   ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock    ;
; N/A   ; None         ; 6.894 ns   ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock    ;
; N/A   ; None         ; 6.894 ns   ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock    ;
; N/A   ; None         ; 6.752 ns   ; enable       ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock    ;
; N/A   ; None         ; 6.309 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 6.288 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 6.236 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 6.214 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 6.052 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 6.031 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.993 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.979 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.957 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.935 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.913 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.897 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.880 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.859 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.858 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.842 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.736 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.678 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.598 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.564 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.543 ns   ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; clock    ;
; N/A   ; None         ; 5.492 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.470 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 5.452 ns   ; enable       ; p_Q[0]~reg0                                                                                                     ; clock    ;
; N/A   ; None         ; 5.444 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 5.442 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 5.229 ns   ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg6 ; clock    ;
; N/A   ; None         ; 5.212 ns   ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.191 ns   ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 5.191 ns   ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A   ; None         ; 4.896 ns   ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A   ; None         ; 0.700 ns   ; resetn       ; drawTile:tile_drawing_module|Q.DRAW                                                                             ; clock    ;
; N/A   ; None         ; 0.674 ns   ; resetn       ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock    ;
; N/A   ; None         ; 0.674 ns   ; resetn       ; drawTile:tile_drawing_module|Q.INC_X                                                                            ; clock    ;
; N/A   ; None         ; 0.544 ns   ; resetn       ; drawTile:tile_drawing_module|Q.000                                                                              ; clock    ;
; N/A   ; None         ; 0.480 ns   ; resetn       ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock    ;
+-------+--------------+------------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                            ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 11.910 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.857 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.806 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.789 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.707 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.662 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.654 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.653 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.652 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.609 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.603 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.599 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.586 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.558 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.548 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.541 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.531 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.450 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.450 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.418 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 11.405 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.397 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.395 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.346 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.337 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.329 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.325 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.301 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 11.298 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.282 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.275 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 11.245 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.229 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.222 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 11.215 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 11.193 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.192 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 11.177 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.170 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 11.161 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.160 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 11.154 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 11.099 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 11.079 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 11.041 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.025 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 11.018 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 10.989 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 10.958 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 10.936 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[9]  ; clock      ;
; N/A                                     ; None                                                ; 10.934 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 10.902 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[11] ; clock      ;
; N/A                                     ; None                                                ; 10.896 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.876 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.851 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.849 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[10] ; clock      ;
; N/A                                     ; None                                                ; 10.841 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.831 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.821 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.806 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 10.790 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 10.783 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 10.781 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[14] ; clock      ;
; N/A                                     ; None                                                ; 10.762 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 10.732 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 10.645 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[12] ; clock      ;
; N/A                                     ; None                                                ; 10.639 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.630 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.629 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 10.619 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.618 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.594 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.559 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 10.504 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 10.481 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 10.410 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[13] ; clock      ;
; N/A                                     ; None                                                ; 10.302 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 10.295 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.283 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.259 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 10.229 ns  ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[8]  ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg0 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg1 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg2 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg3 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg4 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg5 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; color[6]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg0 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg1 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg2 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg3 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg4 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg5 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.144 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; color[0]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg0 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg1 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg2 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg3 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg4 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg5 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; color[5]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg0 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg1 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg2 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg3 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg4 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg5 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.133 ns  ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; color[4]          ; clock      ;
; N/A                                     ; None                                                ; 10.106 ns  ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg0 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg1 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg2 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg3 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg4 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg5 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg6 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.960 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; color[8]          ; clock      ;
; N/A                                     ; None                                                ; 9.903 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.894 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; level_address[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg0 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg1 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg2 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg3 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg4 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg5 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.892 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; color[7]          ; clock      ;
; N/A                                     ; None                                                ; 9.887 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; y[6]              ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg0 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg1 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg2 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg3 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg4 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg5 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.878 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; color[2]          ; clock      ;
; N/A                                     ; None                                                ; 9.849 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.848 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; level_address[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg0 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg1 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg2 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg3 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg4 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg5 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.843 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; color[1]          ; clock      ;
; N/A                                     ; None                                                ; 9.832 ns   ; p_Q[1]~reg0                                                                                                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg0 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg1 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg2 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg3 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg4 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg5 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.831 ns   ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; color[3]          ; clock      ;
; N/A                                     ; None                                                ; 9.827 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; y[4]              ; clock      ;
; N/A                                     ; None                                                ; 9.757 ns   ; p_Q[2]~reg0                                                                                                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.731 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[3]                                                       ; x[4]              ; clock      ;
; N/A                                     ; None                                                ; 9.717 ns   ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.711 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[3]                                                       ; x[7]              ; clock      ;
; N/A                                     ; None                                                ; 9.646 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; level_address[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.605 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; level_address[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.603 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[3]                                                       ; x[6]              ; clock      ;
; N/A                                     ; None                                                ; 9.598 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                                       ; x[7]              ; clock      ;
; N/A                                     ; None                                                ; 9.560 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; y[6]              ; clock      ;
; N/A                                     ; None                                                ; 9.543 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; level_address[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.535 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.532 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[6]                                                       ; x[7]              ; clock      ;
; N/A                                     ; None                                                ; 9.523 ns   ; p_Q[0]~reg0                                                                                                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.502 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.490 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]                                                       ; x[6]              ; clock      ;
; N/A                                     ; None                                                ; 9.468 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; y[5]              ; clock      ;
; N/A                                     ; None                                                ; 9.460 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; level_address[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.453 ns   ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; level_address[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.413 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; done              ; clock      ;
; N/A                                     ; None                                                ; 9.412 ns   ; drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[4]                                                       ; x[7]              ; clock      ;
; N/A                                     ; None                                                ; 9.402 ns   ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; level_address[3]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                 ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------+------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+--------------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To                ;
+-------+-------------------+-----------------+--------------+-------------------+
; N/A   ; None              ; 14.621 ns       ; x_offset[0]  ; level_address[11] ;
; N/A   ; None              ; 14.568 ns       ; x_offset[0]  ; level_address[10] ;
; N/A   ; None              ; 14.517 ns       ; x_offset[0]  ; level_address[9]  ;
; N/A   ; None              ; 14.500 ns       ; x_offset[0]  ; level_address[14] ;
; N/A   ; None              ; 14.449 ns       ; x_offset[1]  ; level_address[11] ;
; N/A   ; None              ; 14.396 ns       ; x_offset[1]  ; level_address[10] ;
; N/A   ; None              ; 14.364 ns       ; x_offset[0]  ; level_address[12] ;
; N/A   ; None              ; 14.345 ns       ; x_offset[1]  ; level_address[9]  ;
; N/A   ; None              ; 14.328 ns       ; x_offset[1]  ; level_address[14] ;
; N/A   ; None              ; 14.319 ns       ; x_offset[2]  ; level_address[11] ;
; N/A   ; None              ; 14.266 ns       ; x_offset[2]  ; level_address[10] ;
; N/A   ; None              ; 14.215 ns       ; x_offset[2]  ; level_address[9]  ;
; N/A   ; None              ; 14.198 ns       ; x_offset[2]  ; level_address[14] ;
; N/A   ; None              ; 14.192 ns       ; x_offset[1]  ; level_address[12] ;
; N/A   ; None              ; 14.129 ns       ; x_offset[0]  ; level_address[13] ;
; N/A   ; None              ; 14.097 ns       ; x_offset[3]  ; level_address[11] ;
; N/A   ; None              ; 14.062 ns       ; x_offset[2]  ; level_address[12] ;
; N/A   ; None              ; 14.044 ns       ; x_offset[3]  ; level_address[10] ;
; N/A   ; None              ; 13.993 ns       ; x_offset[3]  ; level_address[9]  ;
; N/A   ; None              ; 13.976 ns       ; x_offset[3]  ; level_address[14] ;
; N/A   ; None              ; 13.957 ns       ; x_offset[1]  ; level_address[13] ;
; N/A   ; None              ; 13.903 ns       ; x_offset[0]  ; level_address[5]  ;
; N/A   ; None              ; 13.878 ns       ; x_offset[5]  ; level_address[11] ;
; N/A   ; None              ; 13.840 ns       ; x_offset[3]  ; level_address[12] ;
; N/A   ; None              ; 13.827 ns       ; x_offset[2]  ; level_address[13] ;
; N/A   ; None              ; 13.825 ns       ; x_offset[5]  ; level_address[10] ;
; N/A   ; None              ; 13.810 ns       ; x_offset[0]  ; level_address[8]  ;
; N/A   ; None              ; 13.790 ns       ; x_offset[0]  ; level_address[7]  ;
; N/A   ; None              ; 13.774 ns       ; x_offset[5]  ; level_address[9]  ;
; N/A   ; None              ; 13.757 ns       ; x_offset[5]  ; level_address[14] ;
; N/A   ; None              ; 13.731 ns       ; x_offset[1]  ; level_address[5]  ;
; N/A   ; None              ; 13.703 ns       ; x_offset[4]  ; level_address[11] ;
; N/A   ; None              ; 13.650 ns       ; x_offset[4]  ; level_address[10] ;
; N/A   ; None              ; 13.638 ns       ; x_offset[1]  ; level_address[8]  ;
; N/A   ; None              ; 13.621 ns       ; x_offset[5]  ; level_address[12] ;
; N/A   ; None              ; 13.618 ns       ; x_offset[1]  ; level_address[7]  ;
; N/A   ; None              ; 13.605 ns       ; x_offset[3]  ; level_address[13] ;
; N/A   ; None              ; 13.601 ns       ; x_offset[2]  ; level_address[5]  ;
; N/A   ; None              ; 13.599 ns       ; x_offset[4]  ; level_address[9]  ;
; N/A   ; None              ; 13.582 ns       ; x_offset[4]  ; level_address[14] ;
; N/A   ; None              ; 13.529 ns       ; x_offset[6]  ; level_address[11] ;
; N/A   ; None              ; 13.508 ns       ; x_offset[2]  ; level_address[8]  ;
; N/A   ; None              ; 13.492 ns       ; x_offset[7]  ; level_address[11] ;
; N/A   ; None              ; 13.488 ns       ; x_offset[2]  ; level_address[7]  ;
; N/A   ; None              ; 13.476 ns       ; x_offset[6]  ; level_address[10] ;
; N/A   ; None              ; 13.473 ns       ; x_offset[0]  ; level_address[6]  ;
; N/A   ; None              ; 13.446 ns       ; x_offset[4]  ; level_address[12] ;
; N/A   ; None              ; 13.439 ns       ; x_offset[7]  ; level_address[10] ;
; N/A   ; None              ; 13.408 ns       ; x_offset[6]  ; level_address[14] ;
; N/A   ; None              ; 13.389 ns       ; x_offset[6]  ; level_address[9]  ;
; N/A   ; None              ; 13.386 ns       ; x_offset[5]  ; level_address[13] ;
; N/A   ; None              ; 13.379 ns       ; x_offset[3]  ; level_address[5]  ;
; N/A   ; None              ; 13.371 ns       ; x_offset[7]  ; level_address[14] ;
; N/A   ; None              ; 13.352 ns       ; x_offset[7]  ; level_address[9]  ;
; N/A   ; None              ; 13.316 ns       ; x_offset[8]  ; level_address[11] ;
; N/A   ; None              ; 13.301 ns       ; x_offset[1]  ; level_address[6]  ;
; N/A   ; None              ; 13.286 ns       ; x_offset[3]  ; level_address[8]  ;
; N/A   ; None              ; 13.272 ns       ; x_offset[6]  ; level_address[12] ;
; N/A   ; None              ; 13.266 ns       ; x_offset[3]  ; level_address[7]  ;
; N/A   ; None              ; 13.263 ns       ; x_offset[8]  ; level_address[10] ;
; N/A   ; None              ; 13.235 ns       ; x_offset[7]  ; level_address[12] ;
; N/A   ; None              ; 13.235 ns       ; x_offset[9]  ; level_address[11] ;
; N/A   ; None              ; 13.211 ns       ; x_offset[4]  ; level_address[13] ;
; N/A   ; None              ; 13.195 ns       ; x_offset[8]  ; level_address[14] ;
; N/A   ; None              ; 13.182 ns       ; x_offset[9]  ; level_address[10] ;
; N/A   ; None              ; 13.171 ns       ; x_offset[2]  ; level_address[6]  ;
; N/A   ; None              ; 13.134 ns       ; x_offset[9]  ; level_address[14] ;
; N/A   ; None              ; 13.126 ns       ; enable       ; done              ;
; N/A   ; None              ; 13.092 ns       ; x_offset[8]  ; level_address[9]  ;
; N/A   ; None              ; 13.067 ns       ; x_offset[5]  ; level_address[8]  ;
; N/A   ; None              ; 13.059 ns       ; x_offset[8]  ; level_address[12] ;
; N/A   ; None              ; 13.047 ns       ; x_offset[5]  ; level_address[7]  ;
; N/A   ; None              ; 13.037 ns       ; x_offset[6]  ; level_address[13] ;
; N/A   ; None              ; 13.011 ns       ; x_offset[9]  ; level_address[9]  ;
; N/A   ; None              ; 13.000 ns       ; x_offset[7]  ; level_address[13] ;
; N/A   ; None              ; 12.998 ns       ; x_offset[9]  ; level_address[12] ;
; N/A   ; None              ; 12.949 ns       ; x_offset[3]  ; level_address[6]  ;
; N/A   ; None              ; 12.942 ns       ; x_offset[10] ; level_address[14] ;
; N/A   ; None              ; 12.892 ns       ; x_offset[4]  ; level_address[8]  ;
; N/A   ; None              ; 12.872 ns       ; x_offset[4]  ; level_address[7]  ;
; N/A   ; None              ; 12.824 ns       ; x_offset[8]  ; level_address[13] ;
; N/A   ; None              ; 12.817 ns       ; x_offset[0]  ; level_address[4]  ;
; N/A   ; None              ; 12.806 ns       ; x_offset[10] ; level_address[12] ;
; N/A   ; None              ; 12.763 ns       ; x_offset[9]  ; level_address[13] ;
; N/A   ; None              ; 12.748 ns       ; x_offset[10] ; level_address[11] ;
; N/A   ; None              ; 12.682 ns       ; x_offset[6]  ; level_address[8]  ;
; N/A   ; None              ; 12.673 ns       ; x_offset[4]  ; level_address[5]  ;
; N/A   ; None              ; 12.645 ns       ; x_offset[1]  ; level_address[4]  ;
; N/A   ; None              ; 12.571 ns       ; x_offset[10] ; level_address[13] ;
; N/A   ; None              ; 12.549 ns       ; x_offset[5]  ; level_address[6]  ;
; N/A   ; None              ; 12.522 ns       ; x_offset[4]  ; level_address[6]  ;
; N/A   ; None              ; 12.515 ns       ; x_offset[2]  ; level_address[4]  ;
; N/A   ; None              ; 12.495 ns       ; x_offset[5]  ; level_address[5]  ;
; N/A   ; None              ; 12.459 ns       ; enable       ; p_D[0]            ;
; N/A   ; None              ; 12.386 ns       ; x_offset[6]  ; level_address[7]  ;
; N/A   ; None              ; 12.349 ns       ; x_offset[10] ; level_address[10] ;
; N/A   ; None              ; 12.333 ns       ; x_offset[7]  ; level_address[8]  ;
; N/A   ; None              ; 12.316 ns       ; x_offset[0]  ; level_address[3]  ;
; N/A   ; None              ; 12.293 ns       ; x_offset[3]  ; level_address[4]  ;
; N/A   ; None              ; 12.144 ns       ; x_offset[1]  ; level_address[3]  ;
; N/A   ; None              ; 12.014 ns       ; x_offset[2]  ; level_address[3]  ;
; N/A   ; None              ; 11.997 ns       ; x_offset[7]  ; level_address[7]  ;
; N/A   ; None              ; 11.940 ns       ; x_offset[0]  ; level_address[1]  ;
; N/A   ; None              ; 11.888 ns       ; x_offset[6]  ; level_address[6]  ;
; N/A   ; None              ; 11.845 ns       ; x_offset[8]  ; level_address[8]  ;
; N/A   ; None              ; 11.774 ns       ; x_offset[0]  ; level_address[0]  ;
; N/A   ; None              ; 11.771 ns       ; x_offset[0]  ; level_address[2]  ;
; N/A   ; None              ; 11.599 ns       ; x_offset[1]  ; level_address[2]  ;
; N/A   ; None              ; 11.587 ns       ; x_offset[4]  ; level_address[4]  ;
; N/A   ; None              ; 11.477 ns       ; x_offset[3]  ; level_address[3]  ;
; N/A   ; None              ; 11.453 ns       ; x_offset[1]  ; level_address[1]  ;
; N/A   ; None              ; 11.157 ns       ; x_offset[2]  ; level_address[2]  ;
+-------+-------------------+-----------------+--------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                  ;
+---------------+-------------+-----------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.250 ns ; resetn       ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock    ;
; N/A           ; None        ; -0.314 ns ; resetn       ; drawTile:tile_drawing_module|Q.000                                                                              ; clock    ;
; N/A           ; None        ; -0.444 ns ; resetn       ; drawTile:tile_drawing_module|Q.INC_Y                                                                            ; clock    ;
; N/A           ; None        ; -0.444 ns ; resetn       ; drawTile:tile_drawing_module|Q.INC_X                                                                            ; clock    ;
; N/A           ; None        ; -0.470 ns ; resetn       ; drawTile:tile_drawing_module|Q.DRAW                                                                             ; clock    ;
; N/A           ; None        ; -4.627 ns ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -4.922 ns ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -4.922 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -4.943 ns ; tile_code[3] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -4.960 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -5.173 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -5.175 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg6 ; clock    ;
; N/A           ; None        ; -5.201 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.222 ns ; enable       ; p_Q[0]~reg0                                                                                                     ; clock    ;
; N/A           ; None        ; -5.223 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.274 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.295 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.329 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.409 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.467 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.573 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.589 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.590 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.611 ns ; tile_code[2] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.628 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.644 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg7 ; clock    ;
; N/A           ; None        ; -5.666 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.688 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.710 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.724 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.762 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.783 ns ; tile_code[0] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -5.945 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -5.967 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg8 ; clock    ;
; N/A           ; None        ; -6.019 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -6.040 ns ; tile_code[1] ; tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4~porta_address_reg9 ; clock    ;
; N/A           ; None        ; -6.522 ns ; enable       ; drawTile:tile_drawing_module|Q.IDLE                                                                             ; clock    ;
; N/A           ; None        ; -6.659 ns ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                     ; clock    ;
; N/A           ; None        ; -6.659 ns ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                     ; clock    ;
; N/A           ; None        ; -6.659 ns ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                     ; clock    ;
; N/A           ; None        ; -6.659 ns ; enable       ; counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                     ; clock    ;
; N/A           ; None        ; -6.832 ns ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                     ; clock    ;
; N/A           ; None        ; -6.832 ns ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                     ; clock    ;
; N/A           ; None        ; -6.832 ns ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                     ; clock    ;
; N/A           ; None        ; -6.832 ns ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                     ; clock    ;
; N/A           ; None        ; -6.832 ns ; enable       ; counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                     ; clock    ;
+---------------+-------------+-----------+--------------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 18 15:22:09 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 248.45 MHz between source register "drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]" and destination register "drawTile:tile_drawing_module|Q.IDLE" (period= 4.025 ns)
    Info: + Longest register to register delay is 3.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y24_N11; Fanout = 5; REG Node = 'drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]'
        Info: 2: + IC(0.712 ns) + CELL(0.371 ns) = 1.083 ns; Loc. = LCCOMB_X42_Y24_N20; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module|Equal1~114'
        Info: 3: + IC(0.280 ns) + CELL(0.413 ns) = 1.776 ns; Loc. = LCCOMB_X42_Y24_N30; Fanout = 3; COMB Node = 'drawTile:tile_drawing_module|Equal1~115'
        Info: 4: + IC(0.263 ns) + CELL(0.420 ns) = 2.459 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module|Selector0~98'
        Info: 5: + IC(0.725 ns) + CELL(0.149 ns) = 3.333 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module|D.IDLE'
        Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 3.732 ns; Loc. = LCCOMB_X41_Y23_N24; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module|Q~68'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.816 ns; Loc. = LCFF_X41_Y23_N25; Fanout = 4; REG Node = 'drawTile:tile_drawing_module|Q.IDLE'
        Info: Total cell delay = 1.587 ns ( 41.59 % )
        Info: Total interconnect delay = 2.229 ns ( 58.41 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.670 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 69; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X41_Y23_N25; Fanout = 4; REG Node = 'drawTile:tile_drawing_module|Q.IDLE'
            Info: Total cell delay = 1.536 ns ( 57.53 % )
            Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: - Longest clock path from clock "clock" to source register is 2.665 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 69; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X41_Y24_N11; Fanout = 5; REG Node = 'drawTile:tile_drawing_module|nBitRegister:XOffsetReg|Q[5]'
            Info: Total cell delay = 1.536 ns ( 57.64 % )
            Info: Total interconnect delay = 1.129 ns ( 42.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]" (data pin = "enable", clock pin = "clock") is 7.065 ns
    Info: + Longest pin to register delay is 9.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'enable'
        Info: 2: + IC(5.703 ns) + CELL(0.438 ns) = 6.961 ns; Loc. = LCCOMB_X41_Y23_N2; Fanout = 1; COMB Node = 'Mux0~413'
        Info: 3: + IC(0.437 ns) + CELL(0.275 ns) = 7.673 ns; Loc. = LCCOMB_X41_Y23_N28; Fanout = 1; COMB Node = 'Mux0~414'
        Info: 4: + IC(0.252 ns) + CELL(0.149 ns) = 8.074 ns; Loc. = LCCOMB_X41_Y23_N16; Fanout = 7; COMB Node = 'Mux0~416'
        Info: 5: + IC(0.480 ns) + CELL(0.150 ns) = 8.704 ns; Loc. = LCCOMB_X41_Y23_N0; Fanout = 5; COMB Node = 'Mux2~151'
        Info: 6: + IC(0.409 ns) + CELL(0.659 ns) = 9.772 ns; Loc. = LCFF_X42_Y23_N11; Fanout = 7; REG Node = 'counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.491 ns ( 25.49 % )
        Info: Total interconnect delay = 7.281 ns ( 74.51 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 69; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X42_Y23_N11; Fanout = 7; REG Node = 'counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
Info: tco from clock "clock" to destination pin "level_address[11]" through register "counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]" is 11.910 ns
    Info: + Longest clock path from clock "clock" to source register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 69; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X42_Y23_N13; Fanout = 7; REG Node = 'counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y23_N13; Fanout = 7; REG Node = 'counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]'
        Info: 2: + IC(1.054 ns) + CELL(0.393 ns) = 1.447 ns; Loc. = LCCOMB_X41_Y22_N6; Fanout = 2; COMB Node = 'Add0~147'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.518 ns; Loc. = LCCOMB_X41_Y22_N8; Fanout = 2; COMB Node = 'Add0~149'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.589 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 2; COMB Node = 'Add0~151'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.660 ns; Loc. = LCCOMB_X41_Y22_N12; Fanout = 2; COMB Node = 'Add0~153'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.819 ns; Loc. = LCCOMB_X41_Y22_N14; Fanout = 2; COMB Node = 'Add0~155'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.890 ns; Loc. = LCCOMB_X41_Y22_N16; Fanout = 2; COMB Node = 'Add0~157'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.961 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'Add0~159'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.032 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 2; COMB Node = 'Add0~161'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 2.442 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 2; COMB Node = 'Add0~162'
        Info: 11: + IC(0.677 ns) + CELL(0.485 ns) = 3.604 ns; Loc. = LCCOMB_X40_Y22_N14; Fanout = 2; COMB Node = 'Add1~191'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.675 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'Add1~193'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.085 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 1; COMB Node = 'Add1~194'
        Info: 14: + IC(2.136 ns) + CELL(2.768 ns) = 8.989 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'level_address[11]'
        Info: Total cell delay = 5.122 ns ( 56.98 % )
        Info: Total interconnect delay = 3.867 ns ( 43.02 % )
Info: Longest tpd from source pin "x_offset[0]" to destination pin "level_address[11]" is 14.621 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W16; Fanout = 2; PIN Node = 'x_offset[0]'
    Info: 2: + IC(5.764 ns) + CELL(0.414 ns) = 7.008 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 2; COMB Node = 'Add0~145'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.079 ns; Loc. = LCCOMB_X41_Y22_N6; Fanout = 2; COMB Node = 'Add0~147'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.150 ns; Loc. = LCCOMB_X41_Y22_N8; Fanout = 2; COMB Node = 'Add0~149'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.221 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 2; COMB Node = 'Add0~151'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.292 ns; Loc. = LCCOMB_X41_Y22_N12; Fanout = 2; COMB Node = 'Add0~153'
    Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 7.451 ns; Loc. = LCCOMB_X41_Y22_N14; Fanout = 2; COMB Node = 'Add0~155'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.522 ns; Loc. = LCCOMB_X41_Y22_N16; Fanout = 2; COMB Node = 'Add0~157'
    Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.593 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'Add0~159'
    Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.664 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 2; COMB Node = 'Add0~161'
    Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.074 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 2; COMB Node = 'Add0~162'
    Info: 12: + IC(0.677 ns) + CELL(0.485 ns) = 9.236 ns; Loc. = LCCOMB_X40_Y22_N14; Fanout = 2; COMB Node = 'Add1~191'
    Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.307 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'Add1~193'
    Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 9.717 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 1; COMB Node = 'Add1~194'
    Info: 15: + IC(2.136 ns) + CELL(2.768 ns) = 14.621 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'level_address[11]'
    Info: Total cell delay = 6.044 ns ( 41.34 % )
    Info: Total interconnect delay = 8.577 ns ( 58.66 % )
Info: th for register "drawTile:tile_drawing_module|Q.IDLE" (data pin = "resetn", clock pin = "clock") is -0.250 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 69; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X41_Y23_N25; Fanout = 4; REG Node = 'drawTile:tile_drawing_module|Q.IDLE'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.186 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; PIN Node = 'resetn'
        Info: 2: + IC(1.832 ns) + CELL(0.271 ns) = 3.102 ns; Loc. = LCCOMB_X41_Y23_N24; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module|Q~68'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.186 ns; Loc. = LCFF_X41_Y23_N25; Fanout = 4; REG Node = 'drawTile:tile_drawing_module|Q.IDLE'
        Info: Total cell delay = 1.354 ns ( 42.50 % )
        Info: Total interconnect delay = 1.832 ns ( 57.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Tue Nov 18 15:22:10 2008
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


