library IEEE;
use IEEE.std_logic_1164.all;

entity jk_ff is
    port (
        clk    in  std_logic;
        J      in  std_logic;
        K      in  std_logic;
        Q      out std_logic;
        Q_bar  out std_logic
    );
end jk_ff;

architecture Behavioral of jk_ff is
    signal temp  std_logic;
begin
    process (clk)
    begin
        if rising_edge(clk) then
            if J = '1' and K = '0' then
                temp = '1';
            elsif J = '0' and K = '1' then
                temp = '0';
            elsif J = '1' and K = '1' then
                temp = not temp;
            end if;
        end if;
    end process;

    Q = temp;
    Q_bar = not temp;
end Behavioral;