Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 12:42:43 2019
| Host         : Melon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk1/c_reg[12]/Q (HIGH)

 There are 233 register/latch pins with no clock driven by root clock pin: clk2/c_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: pixel_generator/cd2/binaryVal_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: pixel_generator/cd3/binaryVal_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.091      -53.929                     32                  901        0.166        0.000                      0                  901        4.500        0.000                       0                   495  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.091      -53.929                     32                  901        0.166        0.000                      0                  901        4.500        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -2.091ns,  Total Violation      -53.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.856ns  (logic 8.450ns (71.270%)  route 3.406ns (28.730%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.558     5.079    cp_inst/clk
    SLICE_X11Y18         FDCE                                         r  cp_inst/p_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  cp_inst/p_reg[6]_replica/Q
                         net (fo=2, routed)           0.960     6.495    cp_inst/p[6]_repN
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841    10.336 r  cp_inst/nextTurtleY2/P[9]
                         net (fo=1, routed)           0.438    10.774    cp_inst/nextTurtleY2_n_96
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820    12.594 r  cp_inst/nextTurtleY1__0/P[1]
                         net (fo=1, routed)           0.607    13.200    cp_inst/nextTurtleY1__0_n_104
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.324 r  cp_inst/turtleY[9]_i_33/O
                         net (fo=1, routed)           0.000    13.324    cp_inst/turtleY[9]_i_33_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  cp_inst/turtleY_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.874    cp_inst/turtleY_reg[9]_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.208 r  cp_inst/turtleY_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.610    14.818    cp_inst/nextTurtleY1__1[5]
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.303    15.121 r  cp_inst/turtleY[9]_i_14/O
                         net (fo=1, routed)           0.000    15.121    cp_inst/turtleY[9]_i_14_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.654 r  cp_inst/turtleY_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.654    cp_inst/turtleY_reg[9]_i_5_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 f  cp_inst/turtleY_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.300    16.111    cp_inst/turtleY_reg[9]_i_3_n_2
    SLICE_X11Y9          LUT5 (Prop_lut5_I2_O)        0.332    16.443 r  cp_inst/turtleY[9]_i_1/O
                         net (fo=10, routed)          0.492    16.936    cp_inst/turtleY[9]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cp_inst/turtleY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.448    14.789    cp_inst/clk
    SLICE_X8Y10          FDCE                                         r  cp_inst/turtleY_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDCE (Setup_fdce_C_CE)      -0.169    14.845    cp_inst/turtleY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.856ns  (logic 8.450ns (71.270%)  route 3.406ns (28.730%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.558     5.079    cp_inst/clk
    SLICE_X11Y18         FDCE                                         r  cp_inst/p_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  cp_inst/p_reg[6]_replica/Q
                         net (fo=2, routed)           0.960     6.495    cp_inst/p[6]_repN
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841    10.336 r  cp_inst/nextTurtleY2/P[9]
                         net (fo=1, routed)           0.438    10.774    cp_inst/nextTurtleY2_n_96
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820    12.594 r  cp_inst/nextTurtleY1__0/P[1]
                         net (fo=1, routed)           0.607    13.200    cp_inst/nextTurtleY1__0_n_104
    SLICE_X11Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.324 r  cp_inst/turtleY[9]_i_33/O
                         net (fo=1, routed)           0.000    13.324    cp_inst/turtleY[9]_i_33_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.874 r  cp_inst/turtleY_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.874    cp_inst/turtleY_reg[9]_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.208 r  cp_inst/turtleY_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.610    14.818    cp_inst/nextTurtleY1__1[5]
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.303    15.121 r  cp_inst/turtleY[9]_i_14/O
                         net (fo=1, routed)           0.000    15.121    cp_inst/turtleY[9]_i_14_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.654 r  cp_inst/turtleY_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.654    cp_inst/turtleY_reg[9]_i_5_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 f  cp_inst/turtleY_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.300    16.111    cp_inst/turtleY_reg[9]_i_3_n_2
    SLICE_X11Y9          LUT5 (Prop_lut5_I2_O)        0.332    16.443 r  cp_inst/turtleY[9]_i_1/O
                         net (fo=10, routed)          0.492    16.936    cp_inst/turtleY[9]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cp_inst/turtleY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.448    14.789    cp_inst/clk
    SLICE_X8Y10          FDCE                                         r  cp_inst/turtleY_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDCE (Setup_fdce_C_CE)      -0.169    14.845    cp_inst/turtleY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 8.382ns (70.746%)  route 3.466ns (29.254%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.361    16.926    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.439    14.780    cp_inst/clk
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.836    cp_inst/turtleX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 8.382ns (70.746%)  route 3.466ns (29.254%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.361    16.926    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.439    14.780    cp_inst/clk
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.836    cp_inst/turtleX_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 8.382ns (70.746%)  route 3.466ns (29.254%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.361    16.926    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.439    14.780    cp_inst/clk
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.836    cp_inst/turtleX_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 8.382ns (70.746%)  route 3.466ns (29.254%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.361    16.926    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.439    14.780    cp_inst/clk
    SLICE_X8Y19          FDCE                                         r  cp_inst/turtleX_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.836    cp_inst/turtleX_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -16.926    
  -------------------------------------------------------------------
                         slack                                 -2.090    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 8.382ns (70.791%)  route 3.458ns (29.209%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.353    16.919    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.441    14.782    cp_inst/clk
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.838    cp_inst/turtleX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 8.382ns (70.791%)  route 3.458ns (29.209%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.353    16.919    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.441    14.782    cp_inst/clk
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.838    cp_inst/turtleX_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 8.382ns (70.791%)  route 3.458ns (29.209%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.353    16.919    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.441    14.782    cp_inst/clk
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.838    cp_inst/turtleX_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 cp_inst/p_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/turtleX_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 8.382ns (70.791%)  route 3.458ns (29.209%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.557     5.078    cp_inst/clk
    SLICE_X12Y19         FDCE                                         r  cp_inst/p_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  cp_inst/p_reg[4]_replica/Q
                         net (fo=2, routed)           0.560     6.156    cp_inst/p[4]_repN
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841     9.997 r  cp_inst/nextTurtleX2/P[9]
                         net (fo=1, routed)           0.784    10.782    cp_inst/nextTurtleX2_n_96
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      1.820    12.602 r  cp_inst/nextTurtleX1__0/P[0]
                         net (fo=1, routed)           0.768    13.370    cp_inst/nextTurtleX1__0_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.494 r  cp_inst/turtleX[9]_i_35/O
                         net (fo=1, routed)           0.000    13.494    cp_inst/turtleX[9]_i_35_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.007 r  cp_inst/turtleX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.007    cp_inst/turtleX_reg[9]_i_20_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  cp_inst/turtleX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.124    cp_inst/turtleX_reg[9]_i_12_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.447 r  cp_inst/turtleX_reg[9]_i_7/O[1]
                         net (fo=2, routed)           0.686    15.133    cp_inst/nextTurtleX1__1[9]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.439 r  cp_inst/turtleX[9]_i_8/O
                         net (fo=1, routed)           0.000    15.439    cp_inst/turtleX[9]_i_8_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.930 f  cp_inst/turtleX_reg[9]_i_3/CO[1]
                         net (fo=1, routed)           0.306    16.236    cp_inst/turtleX_reg[9]_i_3_n_2
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.329    16.565 r  cp_inst/turtleX[9]_i_1/O
                         net (fo=10, routed)          0.353    16.919    cp_inst/turtleX[9]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.441    14.782    cp_inst/clk
    SLICE_X10Y18         FDCE                                         r  cp_inst/turtleX_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.838    cp_inst/turtleX_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                 -2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.590     1.473    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X0Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/Q
                         net (fo=5, routed)           0.085     1.699    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg__0[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.859     1.986    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.578    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/startY_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.692%)  route 0.116ns (38.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.565     1.448    mouse_controller/MC1/clk
    SLICE_X13Y7          FDRE                                         r  mouse_controller/MC1/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse_controller/MC1/ypos_reg[1]/Q
                         net (fo=11, routed)          0.116     1.705    cp_inst/ypos[1]
    SLICE_X12Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.750 r  cp_inst/startY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    cp_inst/nextStartY[1]
    SLICE_X12Y7          FDCE                                         r  cp_inst/startY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.835     1.962    cp_inst/clk
    SLICE_X12Y7          FDCE                                         r  cp_inst/startY_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.121     1.582    cp_inst/startY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.590     1.473    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X0Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[4]/Q
                         net (fo=5, routed)           0.088     1.702    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg__0[4]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.045     1.747 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.747    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[6]
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.859     1.986    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.578    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cp_inst/startY_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.690%)  route 0.128ns (40.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.565     1.448    mouse_controller/MC1/clk
    SLICE_X13Y8          FDRE                                         r  mouse_controller/MC1/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse_controller/MC1/ypos_reg[8]/Q
                         net (fo=12, routed)          0.128     1.717    cp_inst/ypos[8]
    SLICE_X12Y8          LUT3 (Prop_lut3_I2_O)        0.048     1.765 r  cp_inst/startY[8]_i_1/O
                         net (fo=1, routed)           0.000     1.765    cp_inst/nextStartY[8]
    SLICE_X12Y8          FDCE                                         r  cp_inst/startY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.835     1.962    cp_inst/clk
    SLICE_X12Y8          FDCE                                         r  cp_inst/startY_reg[8]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.131     1.592    cp_inst/startY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.588     1.471    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X3Y18          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.121     1.734    mouse_controller/MC1/Inst_Ps2Interface/delay_20us_counter_enable
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.045     1.779 r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.857     1.984    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X2Y18          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.604    mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.590     1.473    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X0Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.109     1.723    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.048     1.771 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[3]
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.859     1.986    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.593    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.582     1.465    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y24          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.123     1.729    mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y23          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.851     1.978    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y23          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.066     1.545    mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.590     1.473    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X0Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.109     1.723    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[2]
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.859     1.986    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y16          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/x_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.565     1.448    mouse_controller/MC1/clk
    SLICE_X15Y7          FDRE                                         r  mouse_controller/MC1/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mouse_controller/MC1/x_pos_reg[8]/Q
                         net (fo=5, routed)           0.120     1.709    mouse_controller/MC1/x_pos[8]
    SLICE_X14Y6          FDRE                                         r  mouse_controller/MC1/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.836     1.963    mouse_controller/MC1/clk
    SLICE_X14Y6          FDRE                                         r  mouse_controller/MC1/xpos_reg[8]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.052     1.517    mouse_controller/MC1/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.582     1.465    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y25          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.157     1.763    mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y23          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.851     1.978    mouse_controller/MC1/Inst_Ps2Interface/clk
    SLICE_X1Y23          FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.070     1.570    mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   blk_mem_gen_bg_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   blk_mem_gen_bg_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3   blk_mem_gen_cursor_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3   blk_mem_gen_cursor_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   blk_mem_gen_digits_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   blk_mem_gen_digits_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   blk_mem_gen_dirt_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2   blk_mem_gen_dirt_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y7   canvas_mem_addr_gen_inst/valid_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  cp_inst/offsetY_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  cp_inst/offsetY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  clk2/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  clk2/c_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12   cp_inst/p_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  cp_inst/p_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y11  cp_inst/p_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y11  cp_inst/p_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y6   blk_mem_gen_0_inst_i_31/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y22  clk1/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y24  clk1/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y24  clk1/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25  clk1/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y22  clk1/c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y22  clk1/c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y22  clk1/c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y23  clk1/c_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16  cp_inst/offsetX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16  cp_inst/offsetX_reg[1]/C



