{'clk_en': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset']],
            'DLines': ['18:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8135a66950>]},
 'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['17:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8135a7dc50>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['16:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f81357cebd0>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset', 'r_reg', 'r_reg', 'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8135a63d10>]}}
