\doxysubsubsubsection{UART Parity}
\label{group___u_a_r_t___parity}\index{UART Parity@{UART Parity}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+EVEN}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+ODD}~(\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE} $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PS})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___u_a_r_t___parity_ga063b14ac42ef9e8f4246c17a586b14eb} 
\index{UART Parity@{UART Parity}!UART\_PARITY\_EVEN@{UART\_PARITY\_EVEN}}
\index{UART\_PARITY\_EVEN@{UART\_PARITY\_EVEN}!UART Parity@{UART Parity}}
\doxysubsubsubsubsubsection{UART\_PARITY\_EVEN}
{\footnotesize\ttfamily \#define UART\+\_\+\+PARITY\+\_\+\+EVEN~\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}}

Even parity \label{group___u_a_r_t___parity_ga270dea6e1a92dd83fe58802450bdd60c} 
\index{UART Parity@{UART Parity}!UART\_PARITY\_NONE@{UART\_PARITY\_NONE}}
\index{UART\_PARITY\_NONE@{UART\_PARITY\_NONE}!UART Parity@{UART Parity}}
\doxysubsubsubsubsubsection{UART\_PARITY\_NONE}
{\footnotesize\ttfamily \#define UART\+\_\+\+PARITY\+\_\+\+NONE~0x00000000U}

No parity ~\newline
 \label{group___u_a_r_t___parity_ga229615e64964f68f7a856ea6ffea359e} 
\index{UART Parity@{UART Parity}!UART\_PARITY\_ODD@{UART\_PARITY\_ODD}}
\index{UART\_PARITY\_ODD@{UART\_PARITY\_ODD}!UART Parity@{UART Parity}}
\doxysubsubsubsubsubsection{UART\_PARITY\_ODD}
{\footnotesize\ttfamily \#define UART\+\_\+\+PARITY\+\_\+\+ODD~(\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE} $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PS})}

Odd parity ~\newline
 