{"vcs1":{"timestamp_begin":1731175942.320247259, "rt":3.02, "ut":1.96, "st":0.22}}
{"vcselab":{"timestamp_begin":1731175945.413681992, "rt":1.41, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1731175946.896133989, "rt":0.31, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731175941.697302508}
{"VCS_COMP_START_TIME": 1731175941.697302508}
{"VCS_COMP_END_TIME": 1731175950.577964749}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336724}}
{"stitch_vcselab": {"peak_mem": 231628}}
