// Seed: 3841918063
macromodule module_0 ();
  assign module_1.type_2 = 0;
  assign id_1[1] = 1;
  wire id_2;
  tri  id_6;
  assign id_5 = id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
    , id_13,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input wor id_9,
    input tri1 id_10,
    input tri1 id_11
);
  id_14(
      .id_0(), .id_1(1)
  );
  module_0 modCall_1 ();
  initial begin : LABEL_0
    `define pp_15 0
  end
  wire id_16;
  integer id_17 = id_1;
endmodule
