{
    "id": "1516936561",
    "title": "A Methodology for Large-Scale Hardware Verification",
    "venue": "formal methods in computer aided design",
    "year": 2000,
    "authors": [
        {
            "name": "Mark D. Aagaard",
            "id": "2304720301",
            "org": "Intel Corporation Performance Microprocessor Division RA2-401, 5200 NE Elam Young Parkway OR 97124 Hillsboro USA"
        },
        {
            "name": "Robert B. Jones",
            "id": "2123382018",
            "org": "CAD Labs|Intel Corporation"
        },
        {
            "name": "Tom Melham",
            "id": "2272895263",
            "org": "Department of Computing Science|University of Glasgow"
        },
        {
            "name": "John W. O'Leary",
            "id": "2147758294",
            "org": "CAD Labs|Intel Corporation"
        },
        {
            "name": "Carl-Johan H. Seger",
            "id": "1833467962",
            "org": "Intel Corporation Strategic CAD Labs JFT-104, 5200 NE Elam Young Parkway OR 97124 Hillsboro USA"
        }
    ],
    "fields_of_study": [
        "Specification language",
        "Computer hardware",
        "High-level verification",
        "Theoretical computer science",
        "Formal verification",
        "Functional verification",
        "Computer science",
        "Verification",
        "Intelligent verification",
        "Runtime verification",
        "Formal methods"
    ],
    "references": [
        "1484366641",
        "1591964257",
        "1594381772",
        "1725475383",
        "1774916044",
        "1776215724",
        "1934511824",
        "1986558678",
        "2080267935",
        "2115847338",
        "2134113233",
        "2340735175"
    ]
}