#
testinglayout XOR layout
|I45
|I44
|I42
|I43
#
testinglayout Full_adderc layout
|I41
|I40
|I39
|I38
#ISCELL
NCSU_TechLib_tsmc03 metal1 symbolic
ov
s3
s2
s0
a1
Cin
b3
a3
b2
a2
a0
Vdd
b0
b1
s1
#ISCELL
NCSU_TechLib_tsmc03 M2_M1 symbolic
I16
I12
I15
I14
I13
I6
I10
I4
I5
I7
I1
I8
I11
I0
I9
I2
I3
