Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 25 16:10:42 2022
| Host         : rsws09.kaust.edu.sa running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1686)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (460)
5. checking no_input_delay (6)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1686)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: button[4] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk60hz_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick0/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick1/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick10/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick11/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick12/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick13/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick14/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick15/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick2/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick3/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick4/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick5/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick6/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick7/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick8/hit_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: draw/allbrick/brick9/hit_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[1]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[6]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[7]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw/ball_pos/ball_position_y_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: draw/ball_pos/gameover_sig_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: score_record/uut/clk_count_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: show_welcome_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_x_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vga_show/curr_y_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (460)
--------------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.505        0.000                      0                  192        0.199        0.000                      0                  192        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.505        0.000                      0                  192        0.199        0.000                      0                  192        5.491        0.000                       0                   172  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/addra_win3/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.952ns (16.187%)  route 4.929ns (83.813%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 13.755 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          1.220     7.677    draw/SR[0]
    DSP48_X0Y12          DSP48E1                                      r  draw/addra_win3/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.770    13.755    draw/clk_out1
    DSP48_X0Y12          DSP48E1                                      r  draw/addra_win3/CLK
                         clock pessimism              0.087    13.842    
                         clock uncertainty           -0.154    13.689    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    13.182    draw/addra_win3
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/addra_welcome3/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.952ns (16.716%)  route 4.743ns (83.284%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 13.753 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          1.034     7.490    draw/SR[0]
    DSP48_X0Y11          DSP48E1                                      r  draw/addra_welcome3/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.768    13.753    draw/clk_out1
    DSP48_X0Y11          DSP48E1                                      r  draw/addra_welcome3/CLK
                         clock pessimism              0.087    13.840    
                         clock uncertainty           -0.154    13.687    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    13.180    draw/addra_welcome3
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/addra_welcome2/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.828ns (15.658%)  route 4.460ns (84.342%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 13.750 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.412     5.205    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.329 r  vga_show/addra_welcome2_i_2/O
                         net (fo=12, routed)          1.755     7.084    draw/addra_welcome2_0[0]
    DSP48_X0Y10          DSP48E1                                      r  draw/addra_welcome2/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.765    13.750    draw/clk_out1
    DSP48_X0Y10          DSP48E1                                      r  draw/addra_welcome2/CLK
                         clock pessimism              0.087    13.837    
                         clock uncertainty           -0.154    13.684    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    13.177    draw/addra_welcome2
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.952ns (18.208%)  route 4.276ns (81.792%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.659 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.567     7.024    vga_show/curr_y_reg[5]_1[0]
    SLICE_X24Y29         FDRE                                         r  vga_show/curr_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.674    13.659    vga_show/CLK
    SLICE_X24Y29         FDRE                                         r  vga_show/curr_y_reg[0]/C
                         clock pessimism              0.087    13.747    
                         clock uncertainty           -0.154    13.593    
    SLICE_X24Y29         FDRE (Setup_fdre_C_R)       -0.429    13.164    vga_show/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.659 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.563     7.020    vga_show/curr_y_reg[5]_1[0]
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.674    13.659    vga_show/CLK
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[1]/C
                         clock pessimism              0.087    13.747    
                         clock uncertainty           -0.154    13.593    
    SLICE_X25Y29         FDRE (Setup_fdre_C_R)       -0.429    13.164    vga_show/curr_y_reg[1]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.659 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.563     7.020    vga_show/curr_y_reg[5]_1[0]
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.674    13.659    vga_show/CLK
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[2]/C
                         clock pessimism              0.087    13.747    
                         clock uncertainty           -0.154    13.593    
    SLICE_X25Y29         FDRE (Setup_fdre_C_R)       -0.429    13.164    vga_show/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.659 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.563     7.020    vga_show/curr_y_reg[5]_1[0]
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.674    13.659    vga_show/CLK
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[3]/C
                         clock pessimism              0.087    13.747    
                         clock uncertainty           -0.154    13.593    
    SLICE_X25Y29         FDRE (Setup_fdre_C_R)       -0.429    13.164    vga_show/curr_y_reg[3]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.659 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.563     7.020    vga_show/curr_y_reg[5]_1[0]
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.674    13.659    vga_show/CLK
    SLICE_X25Y29         FDRE                                         r  vga_show/curr_y_reg[4]/C
                         clock pessimism              0.087    13.747    
                         clock uncertainty           -0.154    13.593    
    SLICE_X25Y29         FDRE (Setup_fdre_C_R)       -0.429    13.164    vga_show/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.952ns (18.713%)  route 4.135ns (81.287%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 13.656 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.426     6.883    vga_show/curr_y_reg[5]_1[0]
    SLICE_X24Y27         FDRE                                         r  vga_show/curr_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.671    13.656    vga_show/CLK
    SLICE_X24Y27         FDRE                                         r  vga_show/curr_y_reg[5]/C
                         clock pessimism              0.087    13.744    
                         clock uncertainty           -0.154    13.590    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.429    13.161    vga_show/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.952ns (18.729%)  route 4.131ns (81.271%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 13.656 - 11.982 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.793     1.795    vga_show/CLK
    SLICE_X28Y25         FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  vga_show/curr_x_reg[1]/Q
                         net (fo=121, routed)         1.848     4.100    vga_show/curr_x_reg[10]_0[1]
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.224 f  vga_show/addra_welcome2_i_15/O
                         net (fo=6, routed)           0.445     4.669    vga_show/addra_welcome2_i_15_n_0
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.793 r  vga_show/addra_win3_i_13/O
                         net (fo=2, routed)           0.411     5.204    vga_show/addra_win3_i_13_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.124     5.328 r  vga_show/addra_win3_i_1/O
                         net (fo=13, routed)          1.005     6.333    vga_show/curr_x_reg[10]_13[0]
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.457 r  vga_show/addra_win3_i_2/O
                         net (fo=12, routed)          0.422     6.878    vga_show/curr_y_reg[5]_1[0]
    SLICE_X25Y27         FDRE                                         r  vga_show/curr_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.982 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    13.665    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.971 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.894    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.985 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         1.671    13.656    vga_show/CLK
    SLICE_X25Y27         FDRE                                         r  vga_show/curr_y_reg[6]/C
                         clock pessimism              0.087    13.744    
                         clock uncertainty           -0.154    13.590    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.429    13.161    vga_show/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.625     0.627    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.128     0.897    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.898     0.900    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.272     0.627    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.070     0.697    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.625     0.627    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.128     0.897    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.898     0.900    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.272     0.627    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.066     0.693    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.625     0.627    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.136     0.905    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X64Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.899     0.901    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.273     0.627    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.070     0.697    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.623     0.625    vga_show/CLK
    SLICE_X38Y20         FDRE                                         r  vga_show/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     0.789 r  vga_show/hcount_reg[0]/Q
                         net (fo=8, routed)           0.146     0.936    vga_show/hcount_reg[0]
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.981 r  vga_show/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.981    vga_show/p_0_in[5]
    SLICE_X38Y19         FDRE                                         r  vga_show/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.898     0.900    vga_show/CLK
    SLICE_X38Y19         FDRE                                         r  vga_show/hcount_reg[5]/C
                         clock pessimism             -0.259     0.640    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.121     0.761    vga_show/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.625     0.627    draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y31         FDRE                                         r  draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.156     0.924    draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y31         FDRE                                         r  draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.898     0.900    draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y31         FDRE                                         r  draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.272     0.627    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.070     0.697    draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_show/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.095%)  route 0.178ns (48.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.622     0.624    vga_show/CLK
    SLICE_X44Y22         FDRE                                         r  vga_show/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     0.765 r  vga_show/vcount_reg[6]/Q
                         net (fo=8, routed)           0.178     0.943    vga_show/vcount_reg[6]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.988 r  vga_show/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.988    vga_show/vcount[8]_i_1_n_0
    SLICE_X42Y22         FDRE                                         r  vga_show/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.894     0.896    vga_show/CLK
    SLICE_X42Y22         FDRE                                         r  vga_show/vcount_reg[8]/C
                         clock pessimism             -0.258     0.637    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.120     0.757    vga_show/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_show/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.622     0.624    vga_show/CLK
    SLICE_X42Y22         FDRE                                         r  vga_show/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.788 r  vga_show/vcount_reg[9]/Q
                         net (fo=4, routed)           0.148     0.937    vga_show/vcount_reg[9]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.982 r  vga_show/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.982    vga_show/vcount[9]_i_1_n_0
    SLICE_X42Y22         FDRE                                         r  vga_show/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.894     0.896    vga_show/CLK
    SLICE_X42Y22         FDRE                                         r  vga_show/vcount_reg[9]/C
                         clock pessimism             -0.271     0.624    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.121     0.745    vga_show/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.328%)  route 0.183ns (52.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.625     0.627    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.164     0.791 r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.183     0.974    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X64Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.899     0.901    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y18         FDRE                                         r  draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.237     0.663    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.066     0.729    draw/game_over/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.626     0.628    draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y32         FDRE                                         r  draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.189     0.958    draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y32         FDRE                                         r  draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.899     0.901    draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y32         FDRE                                         r  draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.272     0.628    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.070     0.698    draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.624     0.626    vga_show/CLK
    SLICE_X38Y19         FDRE                                         r  vga_show/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     0.790 r  vga_show/hcount_reg[4]/Q
                         net (fo=5, routed)           0.186     0.976    vga_show/hcount_reg[4]
    SLICE_X38Y19         LUT5 (Prop_lut5_I0_O)        0.043     1.019 r  vga_show/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.019    vga_show/p_0_in[4]
    SLICE_X38Y19         FDRE                                         r  vga_show/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=173, routed)         0.898     0.900    vga_show/CLK
    SLICE_X38Y19         FDRE                                         r  vga_show/hcount_reg[4]/C
                         clock pessimism             -0.273     0.626    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.133     0.759    vga_show/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y14     draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X3Y12     draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y5      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X3Y13     draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y6      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X2Y8      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X2Y9      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y3      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y4      draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.982      9.090      RAMB36_X0Y11     draw/welcome_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y27     vga_show/curr_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y27     vga_show/curr_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y27     vga_show/curr_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y31     draw/bg_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X45Y30     draw/brick_image/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y59     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y59     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y53     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y53     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y59     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y59     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y56     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y56     draw/win_img/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X29Y25     vga_show/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X28Y25     vga_show/curr_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



