ARM GAS  /tmp/ccZ3HfBh.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"memp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.do_memp_malloc_pool.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/memp.c\000"
  20      6C657761 
  20      7265732F 
  20      54686972 
  20      645F5061 
  21 002d 000000   		.align	2
  22              	.LC1:
  23 0030 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
  23      5F6D616C 
  23      6C6F633A 
  23      206D656D 
  23      70207072 
  24 0053 00       		.align	2
  25              	.LC2:
  26 0054 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  26      7274696F 
  26      6E202225 
  26      73222066 
  26      61696C65 
  27              		.section	.text.do_memp_malloc_pool,"ax",%progbits
  28              		.align	1
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	do_memp_malloc_pool:
  34              	.LVL0:
  35              	.LFB104:
  36              		.file 1 "Middlewares/Third_Party/LwIP/src/core/memp.c"
   1:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
   9:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
  10:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
ARM GAS  /tmp/ccZ3HfBh.s 			page 2


  11:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  16:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  61:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  62:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  63:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  64:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
  65:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sockets.h"
  66:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netifapi.h"
  67:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
ARM GAS  /tmp/ccZ3HfBh.s 			page 3


  68:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
  73:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc* const memp_pools[MEMP_MAX] = {
  82:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:Middlewares/Third_Party/LwIP/src/core/memp.c ****       h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow
 122:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after it has been altered)
 123:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 124:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
ARM GAS  /tmp/ccZ3HfBh.s 			page 4


 125:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element_overflow(struct memp *p, const struct memp_desc *desc)
 129:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 130:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 131:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t k;
 132:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
 133:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE + desc->size;
 134:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (k = 0; k < MEMP_SANITY_REGION_AFTER_ALIGNED; k++) {
 135:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (m[k] != 0xcd) {
 136:Middlewares/Third_Party/LwIP/src/core/memp.c ****       char errstr[128] = "detected memp overflow in pool ";
 137:Middlewares/Third_Party/LwIP/src/core/memp.c ****       strcat(errstr, desc->desc);
 138:Middlewares/Third_Party/LwIP/src/core/memp.c ****       LWIP_ASSERT(errstr, 0);
 139:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 140:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 141:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 142:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 143:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 144:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 145:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 146:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 147:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 148:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an underflow
 149:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area before it has been altered)
 150:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 151:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 152:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 153:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 154:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 155:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element_underflow(struct memp *p, const struct memp_desc *desc)
 156:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 157:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0
 158:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t k;
 159:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
 160:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE - MEMP_SANITY_REGION_BEFORE_ALIGNED;
 161:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (k = 0; k < MEMP_SANITY_REGION_BEFORE_ALIGNED; k++) {
 162:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (m[k] != 0xcd) {
 163:Middlewares/Third_Party/LwIP/src/core/memp.c ****       char errstr[128] = "detected memp underflow in pool ";
 164:Middlewares/Third_Party/LwIP/src/core/memp.c ****       strcat(errstr, desc->desc);
 165:Middlewares/Third_Party/LwIP/src/core/memp.c ****       LWIP_ASSERT(errstr, 0);
 166:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 167:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 168:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 */
 169:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 170:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 171:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 */
 172:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 173:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 174:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 175:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 176:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 177:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 178:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 179:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 180:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 181:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u8_t *m;
ARM GAS  /tmp/ccZ3HfBh.s 			page 5


 182:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_BEFORE_ALIGNED > 0
 183:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE - MEMP_SANITY_REGION_BEFORE_ALIGNED;
 184:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(m, 0xcd, MEMP_SANITY_REGION_BEFORE_ALIGNED);
 185:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 186:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_REGION_AFTER_ALIGNED > 0
 187:Middlewares/Third_Party/LwIP/src/core/memp.c ****   m = (u8_t*)p + MEMP_SIZE + desc->size;
 188:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(m, 0xcd, MEMP_SANITY_REGION_AFTER_ALIGNED);
 189:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 190:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 191:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(p);
 192:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 193:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_REGION_BEFORE_ALIGNED > 0 || MEMP_SANITY_REGION_AFTER_ALIGNED > 0 */
 194:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 195:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 196:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 197:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 198:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 199:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 200:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 201:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 202:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 203:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 204:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 205:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 206:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 207:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 208:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 209:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 210:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 211:Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp*)LWIP_MEM_ALIGN(memp_pools[i]->base);
 212:Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 213:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element_overflow(p, memp_pools[i]);
 214:Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element_underflow(p, memp_pools[i]);
 215:Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp*, ((u8_t*)p + MEMP_SIZE + memp_pools[i]->size + MEMP_SANI
 216:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 217:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 218:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 219:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 220:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 221:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 222:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 223:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 224:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 225:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 226:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 227:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 228:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 229:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 230:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 232:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 233:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 234:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
 236:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 237:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
ARM GAS  /tmp/ccZ3HfBh.s 			page 6


 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 240:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 243:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 244:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 245:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 246:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 247:Middlewares/Third_Party/LwIP/src/core/memp.c ****    /* cast through void* to get rid of alignment warnings */
 248:Middlewares/Third_Party/LwIP/src/core/memp.c ****    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 249:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 250:Middlewares/Third_Party/LwIP/src/core/memp.c ****       + MEMP_SANITY_REGION_AFTER_ALIGNED
 251:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 252:Middlewares/Third_Party/LwIP/src/core/memp.c ****     );
 253:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 254:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 255:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 256:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 257:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 258:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 260:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 261:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 262:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 263:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 264:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 265:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 266:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 267:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 268:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 269:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 270:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 271:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 272:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 273:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 274:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 275:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 277:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 278:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 279:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 280:Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 281:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 282:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 283:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 284:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 285:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 286:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 287:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 289:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 290:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void*
 291:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 292:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 293:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 294:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
 295:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
ARM GAS  /tmp/ccZ3HfBh.s 			page 7


 296:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
  37              		.loc 1 296 1 view -0
  38              		.cfi_startproc
  39              		@ args = 0, pretend = 0, frame = 0
  40              		@ frame_needed = 0, uses_anonymous_args = 0
  41              		.loc 1 296 1 is_stmt 0 view .LVU1
  42 0000 38B5     		push	{r3, r4, r5, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 16
  45              		.cfi_offset 3, -16
  46              		.cfi_offset 4, -12
  47              		.cfi_offset 5, -8
  48              		.cfi_offset 14, -4
  49 0002 0446     		mov	r4, r0
 297:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
  50              		.loc 1 297 3 is_stmt 1 view .LVU2
 298:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
  51              		.loc 1 298 3 view .LVU3
 299:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 300:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 301:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 302:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 303:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 304:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
  52              		.loc 1 304 3 view .LVU4
  53 0004 FFF7FEFF 		bl	sys_arch_protect
  54              	.LVL1:
  55              		.loc 1 304 3 is_stmt 0 view .LVU5
  56 0008 0546     		mov	r5, r0
  57              	.LVL2:
 305:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 306:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
  58              		.loc 1 306 3 is_stmt 1 view .LVU6
  59              		.loc 1 306 15 is_stmt 0 view .LVU7
  60 000a A368     		ldr	r3, [r4, #8]
  61              		.loc 1 306 8 view .LVU8
  62 000c 1C68     		ldr	r4, [r3]
  63              	.LVL3:
 307:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 308:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 309:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
  64              		.loc 1 309 3 is_stmt 1 view .LVU9
  65              		.loc 1 309 6 is_stmt 0 view .LVU10
  66 000e 8CB1     		cbz	r4, .L2
 310:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
 311:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 312:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element_overflow(memp, desc);
 313:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element_underflow(memp, desc);
 314:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 315:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 316:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
  67              		.loc 1 316 5 is_stmt 1 view .LVU11
  68              		.loc 1 316 22 is_stmt 0 view .LVU12
  69 0010 2268     		ldr	r2, [r4]
  70              		.loc 1 316 16 view .LVU13
  71 0012 1A60     		str	r2, [r3]
 317:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
ARM GAS  /tmp/ccZ3HfBh.s 			page 8


 318:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 319:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 320:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 321:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 322:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 323:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 324:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 325:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 326:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 327:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
  72              		.loc 1 328 5 is_stmt 1 view .LVU14
  73              		.loc 1 328 5 view .LVU15
  74 0014 14F0030F 		tst	r4, #3
  75 0018 04D1     		bne	.L6
  76              	.LVL4:
  77              	.L3:
  78              		.loc 1 328 5 discriminator 3 view .LVU16
  79              		.loc 1 328 5 discriminator 3 view .LVU17
 329:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 330:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 331:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 332:Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 333:Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 334:Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 335:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 336:Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
  80              		.loc 1 336 5 discriminator 3 view .LVU18
  81 001a 2846     		mov	r0, r5
  82 001c FFF7FEFF 		bl	sys_arch_unprotect
  83              	.LVL5:
 337:Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 338:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t*)memp + MEMP_SIZE);
  84              		.loc 1 338 5 discriminator 3 view .LVU19
  85              	.L1:
 339:Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 340:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 341:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 342:Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 343:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 344:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 345:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 347:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 348:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
  86              		.loc 1 348 1 is_stmt 0 view .LVU20
  87 0020 2046     		mov	r0, r4
  88 0022 38BD     		pop	{r3, r4, r5, pc}
  89              	.LVL6:
  90              	.L6:
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  91              		.loc 1 328 5 is_stmt 1 discriminator 1 view .LVU21
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  92              		.loc 1 328 5 discriminator 1 view .LVU22
  93 0024 054B     		ldr	r3, .L7
  94 0026 4FF4A472 		mov	r2, #328
  95 002a 0549     		ldr	r1, .L7+4
ARM GAS  /tmp/ccZ3HfBh.s 			page 9


  96 002c 0548     		ldr	r0, .L7+8
  97              	.LVL7:
 328:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  98              		.loc 1 328 5 is_stmt 0 discriminator 1 view .LVU23
  99 002e FFF7FEFF 		bl	printf
 100              	.LVL8:
 101 0032 F2E7     		b	.L3
 102              	.LVL9:
 103              	.L2:
 340:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 104              		.loc 1 340 110 is_stmt 1 view .LVU24
 346:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 105              		.loc 1 346 3 view .LVU25
 106 0034 FFF7FEFF 		bl	sys_arch_unprotect
 107              	.LVL10:
 347:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 108              		.loc 1 347 3 view .LVU26
 347:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 109              		.loc 1 347 10 is_stmt 0 view .LVU27
 110 0038 F2E7     		b	.L1
 111              	.L8:
 112 003a 00BF     		.align	2
 113              	.L7:
 114 003c 00000000 		.word	.LC0
 115 0040 30000000 		.word	.LC1
 116 0044 54000000 		.word	.LC2
 117              		.cfi_endproc
 118              	.LFE104:
 120              		.section	.rodata.do_memp_free_pool.str1.4,"aMS",%progbits,1
 121              		.align	2
 122              	.LC3:
 123 0000 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 123      5F667265 
 123      653A206D 
 123      656D2070 
 123      726F7065 
 124              		.section	.text.do_memp_free_pool,"ax",%progbits
 125              		.align	1
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 130              	do_memp_free_pool:
 131              	.LVL11:
 132              	.LFB107:
 349:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 350:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 351:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 352:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 353:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 354:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 355:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 356:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 357:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 358:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 359:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 360:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 361:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
ARM GAS  /tmp/ccZ3HfBh.s 			page 10


 362:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 363:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 366:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 367:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 368:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 369:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 370:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
 371:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 372:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 373:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 375:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 377:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 378:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 379:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
 380:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 381:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 382:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 383:Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 384:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 385:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 386:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 387:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char* file, const int line)
 388:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 389:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 390:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 391:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 392:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 393:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 394:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 395:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 396:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 397:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 398:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 399:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 400:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 401:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 402:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 403:Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 405:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 406:Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 407:Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc* desc, void *mem)
 408:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 133              		.loc 1 408 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		.loc 1 408 1 is_stmt 0 view .LVU29
 138 0000 38B5     		push	{r3, r4, r5, lr}
 139              	.LCFI1:
 140              		.cfi_def_cfa_offset 16
 141              		.cfi_offset 3, -16
 142              		.cfi_offset 4, -12
ARM GAS  /tmp/ccZ3HfBh.s 			page 11


 143              		.cfi_offset 5, -8
 144              		.cfi_offset 14, -4
 145 0002 0546     		mov	r5, r0
 146 0004 0C46     		mov	r4, r1
 409:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 147              		.loc 1 409 3 is_stmt 1 view .LVU30
 410:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 148              		.loc 1 410 3 view .LVU31
 411:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 149              		.loc 1 412 3 view .LVU32
 150              		.loc 1 412 3 view .LVU33
 151 0006 11F0030F 		tst	r1, #3
 152 000a 09D1     		bne	.L12
 153              	.LVL12:
 154              	.L10:
 155              		.loc 1 412 3 discriminator 3 view .LVU34
 156              		.loc 1 412 3 discriminator 3 view .LVU35
 413:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 414:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 415:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 416:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 157              		.loc 1 416 3 discriminator 3 view .LVU36
 417:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 418:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 158              		.loc 1 418 3 discriminator 3 view .LVU37
 159 000c FFF7FEFF 		bl	sys_arch_protect
 160              	.LVL13:
 419:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 420:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 421:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element_overflow(memp, desc);
 422:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element_underflow(memp, desc);
 423:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 424:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 425:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 426:Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 427:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 428:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 429:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 430:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 431:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 432:Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 433:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 434:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 161              		.loc 1 434 3 discriminator 3 view .LVU38
 162              		.loc 1 434 21 is_stmt 0 discriminator 3 view .LVU39
 163 0010 AB68     		ldr	r3, [r5, #8]
 164              		.loc 1 434 16 discriminator 3 view .LVU40
 165 0012 1B68     		ldr	r3, [r3]
 166              		.loc 1 434 14 discriminator 3 view .LVU41
 167 0014 2360     		str	r3, [r4]
 435:Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 168              		.loc 1 435 3 is_stmt 1 discriminator 3 view .LVU42
 169              		.loc 1 435 8 is_stmt 0 discriminator 3 view .LVU43
 170 0016 AB68     		ldr	r3, [r5, #8]
 171              		.loc 1 435 14 discriminator 3 view .LVU44
 172 0018 1C60     		str	r4, [r3]
ARM GAS  /tmp/ccZ3HfBh.s 			page 12


 436:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 437:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 438:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 439:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 440:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 441:Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 173              		.loc 1 441 3 is_stmt 1 discriminator 3 view .LVU45
 174 001a FFF7FEFF 		bl	sys_arch_unprotect
 175              	.LVL14:
 442:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 443:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 176              		.loc 1 443 1 is_stmt 0 discriminator 3 view .LVU46
 177 001e 38BD     		pop	{r3, r4, r5, pc}
 178              	.LVL15:
 179              	.L12:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 180              		.loc 1 412 3 is_stmt 1 discriminator 1 view .LVU47
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 181              		.loc 1 412 3 discriminator 1 view .LVU48
 182 0020 034B     		ldr	r3, .L13
 183 0022 4FF4CE72 		mov	r2, #412
 184 0026 0349     		ldr	r1, .L13+4
 185              	.LVL16:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 186              		.loc 1 412 3 is_stmt 0 discriminator 1 view .LVU49
 187 0028 0348     		ldr	r0, .L13+8
 188              	.LVL17:
 412:Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 189              		.loc 1 412 3 discriminator 1 view .LVU50
 190 002a FFF7FEFF 		bl	printf
 191              	.LVL18:
 192 002e EDE7     		b	.L10
 193              	.L14:
 194              		.align	2
 195              	.L13:
 196 0030 00000000 		.word	.LC0
 197 0034 00000000 		.word	.LC3
 198 0038 54000000 		.word	.LC2
 199              		.cfi_endproc
 200              	.LFE107:
 202              		.section	.text.memp_init_pool,"ax",%progbits
 203              		.align	1
 204              		.global	memp_init_pool
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	memp_init_pool:
 210              	.LVL19:
 211              	.LFB102:
 231:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 212              		.loc 1 231 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 235:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 217              		.loc 1 235 3 view .LVU52
ARM GAS  /tmp/ccZ3HfBh.s 			page 13


 236:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 218              		.loc 1 236 3 view .LVU53
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 219              		.loc 1 238 3 view .LVU54
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 220              		.loc 1 238 8 is_stmt 0 view .LVU55
 221 0000 8368     		ldr	r3, [r0, #8]
 238:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 222              		.loc 1 238 14 view .LVU56
 223 0002 0022     		movs	r2, #0
 224 0004 1A60     		str	r2, [r3]
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 225              		.loc 1 239 3 is_stmt 1 view .LVU57
 239:Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 226              		.loc 1 239 24 is_stmt 0 view .LVU58
 227 0006 4368     		ldr	r3, [r0, #4]
 228 0008 0333     		adds	r3, r3, #3
 229 000a 23F00303 		bic	r3, r3, #3
 230              	.LVL20:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 231              		.loc 1 241 3 is_stmt 1 view .LVU59
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 232              		.loc 1 241 3 is_stmt 0 view .LVU60
 233 000e 07E0     		b	.L16
 234              	.LVL21:
 235              	.L17:
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 236              		.loc 1 242 5 is_stmt 1 discriminator 3 view .LVU61
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 237              		.loc 1 242 23 is_stmt 0 discriminator 3 view .LVU62
 238 0010 8168     		ldr	r1, [r0, #8]
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 239              		.loc 1 242 18 discriminator 3 view .LVU63
 240 0012 0968     		ldr	r1, [r1]
 242:Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 241              		.loc 1 242 16 discriminator 3 view .LVU64
 242 0014 1960     		str	r1, [r3]
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 243              		.loc 1 243 5 is_stmt 1 discriminator 3 view .LVU65
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 244              		.loc 1 243 10 is_stmt 0 discriminator 3 view .LVU66
 245 0016 8168     		ldr	r1, [r0, #8]
 243:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 246              		.loc 1 243 16 discriminator 3 view .LVU67
 247 0018 0B60     		str	r3, [r1]
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 248              		.loc 1 248 4 is_stmt 1 discriminator 3 view .LVU68
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 249              		.loc 1 248 66 is_stmt 0 discriminator 3 view .LVU69
 250 001a 0188     		ldrh	r1, [r0]
 248:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 251              		.loc 1 248 9 discriminator 3 view .LVU70
 252 001c 0B44     		add	r3, r3, r1
 253              	.LVL22:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 254              		.loc 1 241 30 is_stmt 1 discriminator 3 view .LVU71
 255 001e 0132     		adds	r2, r2, #1
ARM GAS  /tmp/ccZ3HfBh.s 			page 14


 256              	.LVL23:
 257              	.L16:
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 258              		.loc 1 241 15 discriminator 1 view .LVU72
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 259              		.loc 1 241 23 is_stmt 0 discriminator 1 view .LVU73
 260 0020 4188     		ldrh	r1, [r0, #2]
 241:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 261              		.loc 1 241 3 discriminator 1 view .LVU74
 262 0022 9142     		cmp	r1, r2
 263 0024 F4DC     		bgt	.L17
 262:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 264              		.loc 1 262 1 view .LVU75
 265 0026 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE102:
 269              		.section	.text.memp_init,"ax",%progbits
 270              		.align	1
 271              		.global	memp_init
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	memp_init:
 277              	.LFB103:
 272:Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 278              		.loc 1 272 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282 0000 10B5     		push	{r4, lr}
 283              	.LCFI2:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 4, -8
 286              		.cfi_offset 14, -4
 273:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 287              		.loc 1 273 3 view .LVU77
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 288              		.loc 1 276 3 view .LVU78
 289              	.LVL24:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 290              		.loc 1 276 10 is_stmt 0 view .LVU79
 291 0002 0024     		movs	r4, #0
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 292              		.loc 1 276 3 view .LVU80
 293 0004 06E0     		b	.L19
 294              	.LVL25:
 295              	.L20:
 277:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 296              		.loc 1 277 5 is_stmt 1 discriminator 3 view .LVU81
 297 0006 054B     		ldr	r3, .L22
 298 0008 53F82400 		ldr	r0, [r3, r4, lsl #2]
 299 000c FFF7FEFF 		bl	memp_init_pool
 300              	.LVL26:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 301              		.loc 1 276 47 discriminator 3 view .LVU82
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 302              		.loc 1 276 48 is_stmt 0 discriminator 3 view .LVU83
ARM GAS  /tmp/ccZ3HfBh.s 			page 15


 303 0010 0134     		adds	r4, r4, #1
 304              	.LVL27:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 305              		.loc 1 276 48 discriminator 3 view .LVU84
 306 0012 A4B2     		uxth	r4, r4
 307              	.LVL28:
 308              	.L19:
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 309              		.loc 1 276 15 is_stmt 1 discriminator 1 view .LVU85
 276:Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 310              		.loc 1 276 3 is_stmt 0 discriminator 1 view .LVU86
 311 0014 0C2C     		cmp	r4, #12
 312 0016 F6D9     		bls	.L20
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 313              		.loc 1 288 1 view .LVU87
 314 0018 10BD     		pop	{r4, pc}
 315              	.LVL29:
 316              	.L23:
 288:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 317              		.loc 1 288 1 view .LVU88
 318 001a 00BF     		.align	2
 319              	.L22:
 320 001c 00000000 		.word	.LANCHOR0
 321              		.cfi_endproc
 322              	.LFE103:
 324              		.section	.rodata.memp_malloc_pool.str1.4,"aMS",%progbits,1
 325              		.align	2
 326              	.LC4:
 327 0000 696E7661 		.ascii	"invalid pool desc\000"
 327      6C696420 
 327      706F6F6C 
 327      20646573 
 327      6300
 328              		.section	.text.memp_malloc_pool,"ax",%progbits
 329              		.align	1
 330              		.global	memp_malloc_pool
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	memp_malloc_pool:
 336              	.LVL30:
 337              	.LFB105:
 363:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 338              		.loc 1 363 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 363:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 342              		.loc 1 363 1 is_stmt 0 view .LVU90
 343 0000 10B5     		push	{r4, lr}
 344              	.LCFI3:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 4, -8
 347              		.cfi_offset 14, -4
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 348              		.loc 1 364 3 is_stmt 1 view .LVU91
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
ARM GAS  /tmp/ccZ3HfBh.s 			page 16


 349              		.loc 1 364 3 view .LVU92
 350 0002 0446     		mov	r4, r0
 351 0004 20B1     		cbz	r0, .L29
 352              	.LVL31:
 353              	.L25:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 354              		.loc 1 364 3 discriminator 3 view .LVU93
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 355              		.loc 1 364 3 discriminator 3 view .LVU94
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 356              		.loc 1 365 3 discriminator 3 view .LVU95
 365:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 357              		.loc 1 365 6 is_stmt 0 discriminator 3 view .LVU96
 358 0006 5CB1     		cbz	r4, .L27
 370:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 359              		.loc 1 370 3 is_stmt 1 view .LVU97
 370:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 360              		.loc 1 370 10 is_stmt 0 view .LVU98
 361 0008 2046     		mov	r0, r4
 362 000a FFF7FEFF 		bl	do_memp_malloc_pool
 363              	.LVL32:
 364              	.L24:
 374:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 365              		.loc 1 374 1 view .LVU99
 366 000e 10BD     		pop	{r4, pc}
 367              	.LVL33:
 368              	.L29:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 369              		.loc 1 364 3 is_stmt 1 discriminator 1 view .LVU100
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 370              		.loc 1 364 3 discriminator 1 view .LVU101
 371 0010 044B     		ldr	r3, .L30
 372 0012 4FF4B672 		mov	r2, #364
 373 0016 0449     		ldr	r1, .L30+4
 374 0018 0448     		ldr	r0, .L30+8
 375              	.LVL34:
 364:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 376              		.loc 1 364 3 is_stmt 0 discriminator 1 view .LVU102
 377 001a FFF7FEFF 		bl	printf
 378              	.LVL35:
 379 001e F2E7     		b	.L25
 380              	.L27:
 366:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 381              		.loc 1 366 12 view .LVU103
 382 0020 2046     		mov	r0, r4
 383 0022 F4E7     		b	.L24
 384              	.L31:
 385              		.align	2
 386              	.L30:
 387 0024 00000000 		.word	.LC0
 388 0028 00000000 		.word	.LC4
 389 002c 54000000 		.word	.LC2
 390              		.cfi_endproc
 391              	.LFE105:
 393              		.section	.rodata.memp_malloc.str1.4,"aMS",%progbits,1
 394              		.align	2
 395              	.LC5:
ARM GAS  /tmp/ccZ3HfBh.s 			page 17


 396 0000 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 396      5F6D616C 
 396      6C6F633A 
 396      20747970 
 396      65203C20 
 397              		.section	.text.memp_malloc,"ax",%progbits
 398              		.align	1
 399              		.global	memp_malloc
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	memp_malloc:
 405              	.LVL36:
 406              	.LFB106:
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 407              		.loc 1 389 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 389:Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 411              		.loc 1 389 1 is_stmt 0 view .LVU105
 412 0000 08B5     		push	{r3, lr}
 413              	.LCFI4:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 3, -8
 416              		.cfi_offset 14, -4
 390:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 417              		.loc 1 390 3 is_stmt 1 view .LVU106
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 418              		.loc 1 391 3 view .LVU107
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 419              		.loc 1 391 3 view .LVU108
 420 0002 0C28     		cmp	r0, #12
 421 0004 05D8     		bhi	.L36
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 422              		.loc 1 391 3 discriminator 2 view .LVU109
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 423              		.loc 1 391 3 discriminator 2 view .LVU110
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 424              		.loc 1 398 3 discriminator 2 view .LVU111
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 425              		.loc 1 398 10 is_stmt 0 discriminator 2 view .LVU112
 426 0006 074B     		ldr	r3, .L37
 427 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 428              	.LVL37:
 398:Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 429              		.loc 1 398 10 discriminator 2 view .LVU113
 430 000c FFF7FEFF 		bl	do_memp_malloc_pool
 431              	.LVL38:
 403:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 432              		.loc 1 403 3 is_stmt 1 discriminator 2 view .LVU114
 433              	.L32:
 404:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 434              		.loc 1 404 1 is_stmt 0 view .LVU115
 435 0010 08BD     		pop	{r3, pc}
 436              	.LVL39:
 437              	.L36:
ARM GAS  /tmp/ccZ3HfBh.s 			page 18


 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 438              		.loc 1 391 3 is_stmt 1 discriminator 1 view .LVU116
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 439              		.loc 1 391 3 discriminator 1 view .LVU117
 440 0012 054B     		ldr	r3, .L37+4
 441 0014 40F28712 		movw	r2, #391
 442 0018 0449     		ldr	r1, .L37+8
 443 001a 0548     		ldr	r0, .L37+12
 444              	.LVL40:
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 445              		.loc 1 391 3 is_stmt 0 discriminator 1 view .LVU118
 446 001c FFF7FEFF 		bl	printf
 447              	.LVL41:
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 448              		.loc 1 391 3 is_stmt 1 discriminator 1 view .LVU119
 391:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 449              		.loc 1 391 3 discriminator 1 view .LVU120
 450 0020 0020     		movs	r0, #0
 451 0022 F5E7     		b	.L32
 452              	.L38:
 453              		.align	2
 454              	.L37:
 455 0024 00000000 		.word	.LANCHOR0
 456 0028 00000000 		.word	.LC0
 457 002c 00000000 		.word	.LC5
 458 0030 54000000 		.word	.LC2
 459              		.cfi_endproc
 460              	.LFE106:
 462              		.section	.text.memp_free_pool,"ax",%progbits
 463              		.align	1
 464              		.global	memp_free_pool
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	memp_free_pool:
 470              	.LVL42:
 471              	.LFB108:
 444:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 445:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 446:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 447:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 448:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
 449:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 450:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 451:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 452:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc* desc, void *mem)
 453:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 472              		.loc 1 453 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 453 1 is_stmt 0 view .LVU122
 477 0000 38B5     		push	{r3, r4, r5, lr}
 478              	.LCFI5:
 479              		.cfi_def_cfa_offset 16
 480              		.cfi_offset 3, -16
 481              		.cfi_offset 4, -12
ARM GAS  /tmp/ccZ3HfBh.s 			page 19


 482              		.cfi_offset 5, -8
 483              		.cfi_offset 14, -4
 484 0002 0C46     		mov	r4, r1
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 485              		.loc 1 454 3 is_stmt 1 view .LVU123
 486              		.loc 1 454 3 view .LVU124
 487 0004 0546     		mov	r5, r0
 488 0006 30B1     		cbz	r0, .L43
 489              	.LVL43:
 490              	.L40:
 491              		.loc 1 454 3 discriminator 3 view .LVU125
 492              		.loc 1 454 3 discriminator 3 view .LVU126
 455:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 493              		.loc 1 455 3 discriminator 3 view .LVU127
 494              		.loc 1 455 6 is_stmt 0 discriminator 3 view .LVU128
 495 0008 25B1     		cbz	r5, .L39
 496              		.loc 1 455 22 discriminator 1 view .LVU129
 497 000a 1CB1     		cbz	r4, .L39
 456:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 457:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 458:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 459:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 498              		.loc 1 459 3 is_stmt 1 view .LVU130
 499 000c 2146     		mov	r1, r4
 500 000e 2846     		mov	r0, r5
 501 0010 FFF7FEFF 		bl	do_memp_free_pool
 502              	.LVL44:
 503              	.L39:
 460:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 504              		.loc 1 460 1 is_stmt 0 view .LVU131
 505 0014 38BD     		pop	{r3, r4, r5, pc}
 506              	.LVL45:
 507              	.L43:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 508              		.loc 1 454 3 is_stmt 1 discriminator 1 view .LVU132
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 509              		.loc 1 454 3 discriminator 1 view .LVU133
 510 0016 044B     		ldr	r3, .L44
 511 0018 4FF4E372 		mov	r2, #454
 512 001c 0349     		ldr	r1, .L44+4
 513              	.LVL46:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 514              		.loc 1 454 3 is_stmt 0 discriminator 1 view .LVU134
 515 001e 0448     		ldr	r0, .L44+8
 516              	.LVL47:
 454:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 517              		.loc 1 454 3 discriminator 1 view .LVU135
 518 0020 FFF7FEFF 		bl	printf
 519              	.LVL48:
 520 0024 F0E7     		b	.L40
 521              	.L45:
 522 0026 00BF     		.align	2
 523              	.L44:
 524 0028 00000000 		.word	.LC0
 525 002c 00000000 		.word	.LC4
 526 0030 54000000 		.word	.LC2
 527              		.cfi_endproc
ARM GAS  /tmp/ccZ3HfBh.s 			page 20


 528              	.LFE108:
 530              		.section	.rodata.memp_free.str1.4,"aMS",%progbits,1
 531              		.align	2
 532              	.LC6:
 533 0000 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 533      5F667265 
 533      653A2074 
 533      79706520 
 533      3C204D45 
 534              		.section	.text.memp_free,"ax",%progbits
 535              		.align	1
 536              		.global	memp_free
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	memp_free:
 542              	.LVL49:
 543              	.LFB109:
 461:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 462:Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 463:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 464:Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 465:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 466:Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 467:Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 468:Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 469:Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 470:Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 544              		.loc 1 470 1 is_stmt 1 view -0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		.loc 1 470 1 is_stmt 0 view .LVU137
 549 0000 08B5     		push	{r3, lr}
 550              	.LCFI6:
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 3, -8
 553              		.cfi_offset 14, -4
 471:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 472:Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 473:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 474:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 475:Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 554              		.loc 1 475 3 is_stmt 1 view .LVU138
 555              		.loc 1 475 3 view .LVU139
 556 0002 0C28     		cmp	r0, #12
 557 0004 06D8     		bhi	.L50
 558              		.loc 1 475 3 discriminator 2 view .LVU140
 559              		.loc 1 475 3 discriminator 2 view .LVU141
 476:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 477:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 560              		.loc 1 477 3 discriminator 2 view .LVU142
 561              		.loc 1 477 6 is_stmt 0 discriminator 2 view .LVU143
 562 0006 21B1     		cbz	r1, .L46
 478:Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 479:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 480:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
ARM GAS  /tmp/ccZ3HfBh.s 			page 21


 481:Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 482:Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 483:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 484:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 485:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 486:Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 487:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 488:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 489:Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
 563              		.loc 1 489 3 is_stmt 1 view .LVU144
 564 0008 064B     		ldr	r3, .L51
 565 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 566              	.LVL50:
 567              		.loc 1 489 3 is_stmt 0 view .LVU145
 568 000e FFF7FEFF 		bl	do_memp_free_pool
 569              	.LVL51:
 570              	.L46:
 490:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 491:Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 492:Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 493:Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 494:Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 495:Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 496:Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 571              		.loc 1 496 1 view .LVU146
 572 0012 08BD     		pop	{r3, pc}
 573              	.LVL52:
 574              	.L50:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 575              		.loc 1 475 3 is_stmt 1 discriminator 1 view .LVU147
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 576              		.loc 1 475 3 discriminator 1 view .LVU148
 577 0014 044B     		ldr	r3, .L51+4
 578 0016 40F2DB12 		movw	r2, #475
 579 001a 0449     		ldr	r1, .L51+8
 580              	.LVL53:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 581              		.loc 1 475 3 is_stmt 0 discriminator 1 view .LVU149
 582 001c 0448     		ldr	r0, .L51+12
 583              	.LVL54:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 584              		.loc 1 475 3 discriminator 1 view .LVU150
 585 001e FFF7FEFF 		bl	printf
 586              	.LVL55:
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 587              		.loc 1 475 3 is_stmt 1 discriminator 1 view .LVU151
 475:Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 588              		.loc 1 475 3 discriminator 1 view .LVU152
 589 0022 F6E7     		b	.L46
 590              	.L52:
 591              		.align	2
 592              	.L51:
 593 0024 00000000 		.word	.LANCHOR0
 594 0028 00000000 		.word	.LC0
 595 002c 00000000 		.word	.LC6
 596 0030 54000000 		.word	.LC2
 597              		.cfi_endproc
ARM GAS  /tmp/ccZ3HfBh.s 			page 22


 598              	.LFE109:
 600              		.global	memp_pools
 601              		.global	memp_PBUF_POOL
 602              		.global	memp_memory_PBUF_POOL_base
 603              		.global	memp_PBUF
 604              		.global	memp_memory_PBUF_base
 605              		.global	memp_SYS_TIMEOUT
 606              		.global	memp_memory_SYS_TIMEOUT_base
 607              		.global	memp_TCPIP_MSG_INPKT
 608              		.global	memp_memory_TCPIP_MSG_INPKT_base
 609              		.global	memp_TCPIP_MSG_API
 610              		.global	memp_memory_TCPIP_MSG_API_base
 611              		.global	memp_NETCONN
 612              		.global	memp_memory_NETCONN_base
 613              		.global	memp_NETBUF
 614              		.global	memp_memory_NETBUF_base
 615              		.global	memp_FRAG_PBUF
 616              		.global	memp_memory_FRAG_PBUF_base
 617              		.global	memp_REASSDATA
 618              		.global	memp_memory_REASSDATA_base
 619              		.global	memp_TCP_SEG
 620              		.global	memp_memory_TCP_SEG_base
 621              		.global	memp_TCP_PCB_LISTEN
 622              		.global	memp_memory_TCP_PCB_LISTEN_base
 623              		.global	memp_TCP_PCB
 624              		.global	memp_memory_TCP_PCB_base
 625              		.global	memp_UDP_PCB
 626              		.global	memp_memory_UDP_PCB_base
 627              		.section	.bss.memp_memory_FRAG_PBUF_base,"aw",%nobits
 628              		.align	2
 631              	memp_memory_FRAG_PBUF_base:
 632 0000 00000000 		.space	363
 632      00000000 
 632      00000000 
 632      00000000 
 632      00000000 
 633              		.section	.bss.memp_memory_NETBUF_base,"aw",%nobits
 634              		.align	2
 637              	memp_memory_NETBUF_base:
 638 0000 00000000 		.space	35
 638      00000000 
 638      00000000 
 638      00000000 
 638      00000000 
 639              		.section	.bss.memp_memory_NETCONN_base,"aw",%nobits
 640              		.align	2
 643              	memp_memory_NETCONN_base:
 644 0000 00000000 		.space	179
 644      00000000 
 644      00000000 
 644      00000000 
 644      00000000 
 645              		.section	.bss.memp_memory_PBUF_POOL_base,"aw",%nobits
 646              		.align	2
 649              	memp_memory_PBUF_POOL_base:
 650 0000 00000000 		.space	9731
 650      00000000 
ARM GAS  /tmp/ccZ3HfBh.s 			page 23


 650      00000000 
 650      00000000 
 650      00000000 
 651              		.section	.bss.memp_memory_PBUF_base,"aw",%nobits
 652              		.align	2
 655              	memp_memory_PBUF_base:
 656 0000 00000000 		.space	259
 656      00000000 
 656      00000000 
 656      00000000 
 656      00000000 
 657              		.section	.bss.memp_memory_REASSDATA_base,"aw",%nobits
 658              		.align	2
 661              	memp_memory_REASSDATA_base:
 662 0000 00000000 		.space	163
 662      00000000 
 662      00000000 
 662      00000000 
 662      00000000 
 663              		.section	.bss.memp_memory_SYS_TIMEOUT_base,"aw",%nobits
 664              		.align	2
 667              	memp_memory_SYS_TIMEOUT_base:
 668 0000 00000000 		.space	51
 668      00000000 
 668      00000000 
 668      00000000 
 668      00000000 
 669              		.section	.bss.memp_memory_TCPIP_MSG_API_base,"aw",%nobits
 670              		.align	2
 673              	memp_memory_TCPIP_MSG_API_base:
 674 0000 00000000 		.space	131
 674      00000000 
 674      00000000 
 674      00000000 
 674      00000000 
 675              		.section	.bss.memp_memory_TCPIP_MSG_INPKT_base,"aw",%nobits
 676              		.align	2
 679              	memp_memory_TCPIP_MSG_INPKT_base:
 680 0000 00000000 		.space	131
 680      00000000 
 680      00000000 
 680      00000000 
 680      00000000 
 681              		.section	.bss.memp_memory_TCP_PCB_LISTEN_base,"aw",%nobits
 682              		.align	2
 685              	memp_memory_TCP_PCB_LISTEN_base:
 686 0000 00000000 		.space	227
 686      00000000 
 686      00000000 
 686      00000000 
 686      00000000 
 687              		.section	.bss.memp_memory_TCP_PCB_base,"aw",%nobits
 688              		.align	2
 691              	memp_memory_TCP_PCB_base:
 692 0000 00000000 		.space	763
 692      00000000 
 692      00000000 
ARM GAS  /tmp/ccZ3HfBh.s 			page 24


 692      00000000 
 692      00000000 
 693              		.section	.bss.memp_memory_TCP_SEG_base,"aw",%nobits
 694              		.align	2
 697              	memp_memory_TCP_SEG_base:
 698 0000 00000000 		.space	259
 698      00000000 
 698      00000000 
 698      00000000 
 698      00000000 
 699              		.section	.bss.memp_memory_UDP_PCB_base,"aw",%nobits
 700              		.align	2
 703              	memp_memory_UDP_PCB_base:
 704 0000 00000000 		.space	131
 704      00000000 
 704      00000000 
 704      00000000 
 704      00000000 
 705              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 706              		.align	2
 709              	memp_tab_FRAG_PBUF:
 710 0000 00000000 		.space	4
 711              		.section	.bss.memp_tab_NETBUF,"aw",%nobits
 712              		.align	2
 715              	memp_tab_NETBUF:
 716 0000 00000000 		.space	4
 717              		.section	.bss.memp_tab_NETCONN,"aw",%nobits
 718              		.align	2
 721              	memp_tab_NETCONN:
 722 0000 00000000 		.space	4
 723              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 724              		.align	2
 727              	memp_tab_PBUF:
 728 0000 00000000 		.space	4
 729              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 730              		.align	2
 733              	memp_tab_PBUF_POOL:
 734 0000 00000000 		.space	4
 735              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
 736              		.align	2
 739              	memp_tab_REASSDATA:
 740 0000 00000000 		.space	4
 741              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 742              		.align	2
 745              	memp_tab_SYS_TIMEOUT:
 746 0000 00000000 		.space	4
 747              		.section	.bss.memp_tab_TCPIP_MSG_API,"aw",%nobits
 748              		.align	2
 751              	memp_tab_TCPIP_MSG_API:
 752 0000 00000000 		.space	4
 753              		.section	.bss.memp_tab_TCPIP_MSG_INPKT,"aw",%nobits
 754              		.align	2
 757              	memp_tab_TCPIP_MSG_INPKT:
 758 0000 00000000 		.space	4
 759              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
 760              		.align	2
 763              	memp_tab_TCP_PCB:
ARM GAS  /tmp/ccZ3HfBh.s 			page 25


 764 0000 00000000 		.space	4
 765              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
 766              		.align	2
 769              	memp_tab_TCP_PCB_LISTEN:
 770 0000 00000000 		.space	4
 771              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
 772              		.align	2
 775              	memp_tab_TCP_SEG:
 776 0000 00000000 		.space	4
 777              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
 778              		.align	2
 781              	memp_tab_UDP_PCB:
 782 0000 00000000 		.space	4
 783              		.section	.rodata.memp_FRAG_PBUF,"a"
 784              		.align	2
 787              	memp_FRAG_PBUF:
 788 0000 1800     		.short	24
 789 0002 0F00     		.short	15
 790 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 791 0008 00000000 		.word	memp_tab_FRAG_PBUF
 792              		.section	.rodata.memp_NETBUF,"a"
 793              		.align	2
 796              	memp_NETBUF:
 797 0000 1000     		.short	16
 798 0002 0200     		.short	2
 799 0004 00000000 		.word	memp_memory_NETBUF_base
 800 0008 00000000 		.word	memp_tab_NETBUF
 801              		.section	.rodata.memp_NETCONN,"a"
 802              		.align	2
 805              	memp_NETCONN:
 806 0000 2C00     		.short	44
 807 0002 0400     		.short	4
 808 0004 00000000 		.word	memp_memory_NETCONN_base
 809 0008 00000000 		.word	memp_tab_NETCONN
 810              		.section	.rodata.memp_PBUF,"a"
 811              		.align	2
 814              	memp_PBUF:
 815 0000 1000     		.short	16
 816 0002 1000     		.short	16
 817 0004 00000000 		.word	memp_memory_PBUF_base
 818 0008 00000000 		.word	memp_tab_PBUF
 819              		.section	.rodata.memp_PBUF_POOL,"a"
 820              		.align	2
 823              	memp_PBUF_POOL:
 824 0000 6002     		.short	608
 825 0002 1000     		.short	16
 826 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 827 0008 00000000 		.word	memp_tab_PBUF_POOL
 828              		.section	.rodata.memp_REASSDATA,"a"
 829              		.align	2
 832              	memp_REASSDATA:
 833 0000 2000     		.short	32
 834 0002 0500     		.short	5
 835 0004 00000000 		.word	memp_memory_REASSDATA_base
 836 0008 00000000 		.word	memp_tab_REASSDATA
 837              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 838              		.align	2
ARM GAS  /tmp/ccZ3HfBh.s 			page 26


 841              	memp_SYS_TIMEOUT:
 842 0000 1000     		.short	16
 843 0002 0300     		.short	3
 844 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 845 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 846              		.section	.rodata.memp_TCPIP_MSG_API,"a"
 847              		.align	2
 850              	memp_TCPIP_MSG_API:
 851 0000 1000     		.short	16
 852 0002 0800     		.short	8
 853 0004 00000000 		.word	memp_memory_TCPIP_MSG_API_base
 854 0008 00000000 		.word	memp_tab_TCPIP_MSG_API
 855              		.section	.rodata.memp_TCPIP_MSG_INPKT,"a"
 856              		.align	2
 859              	memp_TCPIP_MSG_INPKT:
 860 0000 1000     		.short	16
 861 0002 0800     		.short	8
 862 0004 00000000 		.word	memp_memory_TCPIP_MSG_INPKT_base
 863 0008 00000000 		.word	memp_tab_TCPIP_MSG_INPKT
 864              		.section	.rodata.memp_TCP_PCB,"a"
 865              		.align	2
 868              	memp_TCP_PCB:
 869 0000 9800     		.short	152
 870 0002 0500     		.short	5
 871 0004 00000000 		.word	memp_memory_TCP_PCB_base
 872 0008 00000000 		.word	memp_tab_TCP_PCB
 873              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
 874              		.align	2
 877              	memp_TCP_PCB_LISTEN:
 878 0000 1C00     		.short	28
 879 0002 0800     		.short	8
 880 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
 881 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
 882              		.section	.rodata.memp_TCP_SEG,"a"
 883              		.align	2
 886              	memp_TCP_SEG:
 887 0000 1000     		.short	16
 888 0002 1000     		.short	16
 889 0004 00000000 		.word	memp_memory_TCP_SEG_base
 890 0008 00000000 		.word	memp_tab_TCP_SEG
 891              		.section	.rodata.memp_UDP_PCB,"a"
 892              		.align	2
 895              	memp_UDP_PCB:
 896 0000 2000     		.short	32
 897 0002 0400     		.short	4
 898 0004 00000000 		.word	memp_memory_UDP_PCB_base
 899 0008 00000000 		.word	memp_tab_UDP_PCB
 900              		.section	.rodata.memp_pools,"a"
 901              		.align	2
 902              		.set	.LANCHOR0,. + 0
 905              	memp_pools:
 906 0000 00000000 		.word	memp_UDP_PCB
 907 0004 00000000 		.word	memp_TCP_PCB
 908 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 909 000c 00000000 		.word	memp_TCP_SEG
 910 0010 00000000 		.word	memp_REASSDATA
 911 0014 00000000 		.word	memp_FRAG_PBUF
ARM GAS  /tmp/ccZ3HfBh.s 			page 27


 912 0018 00000000 		.word	memp_NETBUF
 913 001c 00000000 		.word	memp_NETCONN
 914 0020 00000000 		.word	memp_TCPIP_MSG_API
 915 0024 00000000 		.word	memp_TCPIP_MSG_INPKT
 916 0028 00000000 		.word	memp_SYS_TIMEOUT
 917 002c 00000000 		.word	memp_PBUF
 918 0030 00000000 		.word	memp_PBUF_POOL
 919              		.text
 920              	.Letext0:
 921              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 922              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 923              		.file 4 "Middlewares/Third_Party/LwIP/system/arch/cc.h"
 924              		.file 5 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 925              		.file 6 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 926              		.file 7 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 927              		.file 8 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
 928              		.file 9 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/stdio.h"
 929              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
ARM GAS  /tmp/ccZ3HfBh.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 memp.c
     /tmp/ccZ3HfBh.s:18     .rodata.do_memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/ccZ3HfBh.s:28     .text.do_memp_malloc_pool:0000000000000000 $t
     /tmp/ccZ3HfBh.s:33     .text.do_memp_malloc_pool:0000000000000000 do_memp_malloc_pool
     /tmp/ccZ3HfBh.s:114    .text.do_memp_malloc_pool:000000000000003c $d
     /tmp/ccZ3HfBh.s:121    .rodata.do_memp_free_pool.str1.4:0000000000000000 $d
     /tmp/ccZ3HfBh.s:125    .text.do_memp_free_pool:0000000000000000 $t
     /tmp/ccZ3HfBh.s:130    .text.do_memp_free_pool:0000000000000000 do_memp_free_pool
     /tmp/ccZ3HfBh.s:196    .text.do_memp_free_pool:0000000000000030 $d
     /tmp/ccZ3HfBh.s:203    .text.memp_init_pool:0000000000000000 $t
     /tmp/ccZ3HfBh.s:209    .text.memp_init_pool:0000000000000000 memp_init_pool
     /tmp/ccZ3HfBh.s:270    .text.memp_init:0000000000000000 $t
     /tmp/ccZ3HfBh.s:276    .text.memp_init:0000000000000000 memp_init
     /tmp/ccZ3HfBh.s:320    .text.memp_init:000000000000001c $d
     /tmp/ccZ3HfBh.s:325    .rodata.memp_malloc_pool.str1.4:0000000000000000 $d
     /tmp/ccZ3HfBh.s:329    .text.memp_malloc_pool:0000000000000000 $t
     /tmp/ccZ3HfBh.s:335    .text.memp_malloc_pool:0000000000000000 memp_malloc_pool
     /tmp/ccZ3HfBh.s:387    .text.memp_malloc_pool:0000000000000024 $d
     /tmp/ccZ3HfBh.s:394    .rodata.memp_malloc.str1.4:0000000000000000 $d
     /tmp/ccZ3HfBh.s:398    .text.memp_malloc:0000000000000000 $t
     /tmp/ccZ3HfBh.s:404    .text.memp_malloc:0000000000000000 memp_malloc
     /tmp/ccZ3HfBh.s:455    .text.memp_malloc:0000000000000024 $d
     /tmp/ccZ3HfBh.s:463    .text.memp_free_pool:0000000000000000 $t
     /tmp/ccZ3HfBh.s:469    .text.memp_free_pool:0000000000000000 memp_free_pool
     /tmp/ccZ3HfBh.s:524    .text.memp_free_pool:0000000000000028 $d
     /tmp/ccZ3HfBh.s:531    .rodata.memp_free.str1.4:0000000000000000 $d
     /tmp/ccZ3HfBh.s:535    .text.memp_free:0000000000000000 $t
     /tmp/ccZ3HfBh.s:541    .text.memp_free:0000000000000000 memp_free
     /tmp/ccZ3HfBh.s:593    .text.memp_free:0000000000000024 $d
     /tmp/ccZ3HfBh.s:905    .rodata.memp_pools:0000000000000000 memp_pools
     /tmp/ccZ3HfBh.s:823    .rodata.memp_PBUF_POOL:0000000000000000 memp_PBUF_POOL
     /tmp/ccZ3HfBh.s:649    .bss.memp_memory_PBUF_POOL_base:0000000000000000 memp_memory_PBUF_POOL_base
     /tmp/ccZ3HfBh.s:814    .rodata.memp_PBUF:0000000000000000 memp_PBUF
     /tmp/ccZ3HfBh.s:655    .bss.memp_memory_PBUF_base:0000000000000000 memp_memory_PBUF_base
     /tmp/ccZ3HfBh.s:841    .rodata.memp_SYS_TIMEOUT:0000000000000000 memp_SYS_TIMEOUT
     /tmp/ccZ3HfBh.s:667    .bss.memp_memory_SYS_TIMEOUT_base:0000000000000000 memp_memory_SYS_TIMEOUT_base
     /tmp/ccZ3HfBh.s:859    .rodata.memp_TCPIP_MSG_INPKT:0000000000000000 memp_TCPIP_MSG_INPKT
     /tmp/ccZ3HfBh.s:679    .bss.memp_memory_TCPIP_MSG_INPKT_base:0000000000000000 memp_memory_TCPIP_MSG_INPKT_base
     /tmp/ccZ3HfBh.s:850    .rodata.memp_TCPIP_MSG_API:0000000000000000 memp_TCPIP_MSG_API
     /tmp/ccZ3HfBh.s:673    .bss.memp_memory_TCPIP_MSG_API_base:0000000000000000 memp_memory_TCPIP_MSG_API_base
     /tmp/ccZ3HfBh.s:805    .rodata.memp_NETCONN:0000000000000000 memp_NETCONN
     /tmp/ccZ3HfBh.s:643    .bss.memp_memory_NETCONN_base:0000000000000000 memp_memory_NETCONN_base
     /tmp/ccZ3HfBh.s:796    .rodata.memp_NETBUF:0000000000000000 memp_NETBUF
     /tmp/ccZ3HfBh.s:637    .bss.memp_memory_NETBUF_base:0000000000000000 memp_memory_NETBUF_base
     /tmp/ccZ3HfBh.s:787    .rodata.memp_FRAG_PBUF:0000000000000000 memp_FRAG_PBUF
     /tmp/ccZ3HfBh.s:631    .bss.memp_memory_FRAG_PBUF_base:0000000000000000 memp_memory_FRAG_PBUF_base
     /tmp/ccZ3HfBh.s:832    .rodata.memp_REASSDATA:0000000000000000 memp_REASSDATA
     /tmp/ccZ3HfBh.s:661    .bss.memp_memory_REASSDATA_base:0000000000000000 memp_memory_REASSDATA_base
     /tmp/ccZ3HfBh.s:886    .rodata.memp_TCP_SEG:0000000000000000 memp_TCP_SEG
     /tmp/ccZ3HfBh.s:697    .bss.memp_memory_TCP_SEG_base:0000000000000000 memp_memory_TCP_SEG_base
     /tmp/ccZ3HfBh.s:877    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 memp_TCP_PCB_LISTEN
     /tmp/ccZ3HfBh.s:685    .bss.memp_memory_TCP_PCB_LISTEN_base:0000000000000000 memp_memory_TCP_PCB_LISTEN_base
     /tmp/ccZ3HfBh.s:868    .rodata.memp_TCP_PCB:0000000000000000 memp_TCP_PCB
     /tmp/ccZ3HfBh.s:691    .bss.memp_memory_TCP_PCB_base:0000000000000000 memp_memory_TCP_PCB_base
     /tmp/ccZ3HfBh.s:895    .rodata.memp_UDP_PCB:0000000000000000 memp_UDP_PCB
     /tmp/ccZ3HfBh.s:703    .bss.memp_memory_UDP_PCB_base:0000000000000000 memp_memory_UDP_PCB_base
ARM GAS  /tmp/ccZ3HfBh.s 			page 29


     /tmp/ccZ3HfBh.s:628    .bss.memp_memory_FRAG_PBUF_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:634    .bss.memp_memory_NETBUF_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:640    .bss.memp_memory_NETCONN_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:646    .bss.memp_memory_PBUF_POOL_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:652    .bss.memp_memory_PBUF_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:658    .bss.memp_memory_REASSDATA_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:664    .bss.memp_memory_SYS_TIMEOUT_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:670    .bss.memp_memory_TCPIP_MSG_API_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:676    .bss.memp_memory_TCPIP_MSG_INPKT_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:682    .bss.memp_memory_TCP_PCB_LISTEN_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:688    .bss.memp_memory_TCP_PCB_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:694    .bss.memp_memory_TCP_SEG_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:700    .bss.memp_memory_UDP_PCB_base:0000000000000000 $d
     /tmp/ccZ3HfBh.s:706    .bss.memp_tab_FRAG_PBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:709    .bss.memp_tab_FRAG_PBUF:0000000000000000 memp_tab_FRAG_PBUF
     /tmp/ccZ3HfBh.s:712    .bss.memp_tab_NETBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:715    .bss.memp_tab_NETBUF:0000000000000000 memp_tab_NETBUF
     /tmp/ccZ3HfBh.s:718    .bss.memp_tab_NETCONN:0000000000000000 $d
     /tmp/ccZ3HfBh.s:721    .bss.memp_tab_NETCONN:0000000000000000 memp_tab_NETCONN
     /tmp/ccZ3HfBh.s:724    .bss.memp_tab_PBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:727    .bss.memp_tab_PBUF:0000000000000000 memp_tab_PBUF
     /tmp/ccZ3HfBh.s:730    .bss.memp_tab_PBUF_POOL:0000000000000000 $d
     /tmp/ccZ3HfBh.s:733    .bss.memp_tab_PBUF_POOL:0000000000000000 memp_tab_PBUF_POOL
     /tmp/ccZ3HfBh.s:736    .bss.memp_tab_REASSDATA:0000000000000000 $d
     /tmp/ccZ3HfBh.s:739    .bss.memp_tab_REASSDATA:0000000000000000 memp_tab_REASSDATA
     /tmp/ccZ3HfBh.s:742    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 $d
     /tmp/ccZ3HfBh.s:745    .bss.memp_tab_SYS_TIMEOUT:0000000000000000 memp_tab_SYS_TIMEOUT
     /tmp/ccZ3HfBh.s:748    .bss.memp_tab_TCPIP_MSG_API:0000000000000000 $d
     /tmp/ccZ3HfBh.s:751    .bss.memp_tab_TCPIP_MSG_API:0000000000000000 memp_tab_TCPIP_MSG_API
     /tmp/ccZ3HfBh.s:754    .bss.memp_tab_TCPIP_MSG_INPKT:0000000000000000 $d
     /tmp/ccZ3HfBh.s:757    .bss.memp_tab_TCPIP_MSG_INPKT:0000000000000000 memp_tab_TCPIP_MSG_INPKT
     /tmp/ccZ3HfBh.s:760    .bss.memp_tab_TCP_PCB:0000000000000000 $d
     /tmp/ccZ3HfBh.s:763    .bss.memp_tab_TCP_PCB:0000000000000000 memp_tab_TCP_PCB
     /tmp/ccZ3HfBh.s:766    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/ccZ3HfBh.s:769    .bss.memp_tab_TCP_PCB_LISTEN:0000000000000000 memp_tab_TCP_PCB_LISTEN
     /tmp/ccZ3HfBh.s:772    .bss.memp_tab_TCP_SEG:0000000000000000 $d
     /tmp/ccZ3HfBh.s:775    .bss.memp_tab_TCP_SEG:0000000000000000 memp_tab_TCP_SEG
     /tmp/ccZ3HfBh.s:778    .bss.memp_tab_UDP_PCB:0000000000000000 $d
     /tmp/ccZ3HfBh.s:781    .bss.memp_tab_UDP_PCB:0000000000000000 memp_tab_UDP_PCB
     /tmp/ccZ3HfBh.s:784    .rodata.memp_FRAG_PBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:793    .rodata.memp_NETBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:802    .rodata.memp_NETCONN:0000000000000000 $d
     /tmp/ccZ3HfBh.s:811    .rodata.memp_PBUF:0000000000000000 $d
     /tmp/ccZ3HfBh.s:820    .rodata.memp_PBUF_POOL:0000000000000000 $d
     /tmp/ccZ3HfBh.s:829    .rodata.memp_REASSDATA:0000000000000000 $d
     /tmp/ccZ3HfBh.s:838    .rodata.memp_SYS_TIMEOUT:0000000000000000 $d
     /tmp/ccZ3HfBh.s:847    .rodata.memp_TCPIP_MSG_API:0000000000000000 $d
     /tmp/ccZ3HfBh.s:856    .rodata.memp_TCPIP_MSG_INPKT:0000000000000000 $d
     /tmp/ccZ3HfBh.s:865    .rodata.memp_TCP_PCB:0000000000000000 $d
     /tmp/ccZ3HfBh.s:874    .rodata.memp_TCP_PCB_LISTEN:0000000000000000 $d
     /tmp/ccZ3HfBh.s:883    .rodata.memp_TCP_SEG:0000000000000000 $d
     /tmp/ccZ3HfBh.s:892    .rodata.memp_UDP_PCB:0000000000000000 $d
     /tmp/ccZ3HfBh.s:901    .rodata.memp_pools:0000000000000000 $d

UNDEFINED SYMBOLS
sys_arch_protect
sys_arch_unprotect
ARM GAS  /tmp/ccZ3HfBh.s 			page 30


printf
