

================================================================
== Vivado HLS Report for 'Conv10'
================================================================
* Date:           Tue Dec  4 09:54:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.677|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  240|  240|        20|          -|          -|    12|    no    |
        | + Loop 1.1  |   17|   17|         7|          1|          1|    12|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     75|       0|    2017|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|     256|      24|
|Multiplexer      |        -|      -|       -|      63|
|Register         |        0|      -|    4035|     352|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     75|    4291|    2456|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |LineBuffer_val_1_V_U  |Conv10_LineBufferzec  |        0|  64|   6|    12|   32|     1|          384|
    |LineBuffer_val_2_V_U  |Conv10_LineBufferzec  |        0|  64|   6|    12|   32|     1|          384|
    |LineBuffer_val_3_V_U  |Conv10_LineBufferzec  |        0|  64|   6|    12|   32|     1|          384|
    |LineBuffer_val_4_V_U  |Conv10_LineBufferzec  |        0|  64|   6|    12|   32|     1|          384|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        0| 256|  24|    48|  128|     4|         1536|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_77_0_1_fu_826_p2   |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_0_2_fu_859_p2   |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_0_3_fu_892_p2   |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_0_4_fu_911_p2   |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_1_1_fu_1074_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_1_2_fu_1106_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_1_3_fu_1138_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_1_4_fu_1156_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_1_fu_920_p2     |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_2_1_fu_1238_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_2_2_fu_1270_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_2_3_fu_1302_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_2_4_fu_1320_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_2_fu_1165_p2    |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_3_1_fu_1402_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_3_2_fu_1434_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_3_3_fu_1466_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_3_4_fu_1484_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_3_fu_1329_p2    |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_4_1_fu_1563_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_4_2_fu_1595_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_4_3_fu_1627_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_4_4_fu_1657_p2  |     *    |      3|  0|  21|          32|          32|
    |p_Val2_77_4_fu_1493_p2    |     *    |      3|  0|  21|          32|          32|
    |p_Val2_s_fu_817_p2        |     *    |      3|  0|  21|          32|          32|
    |i_15_fu_626_p2            |     +    |      0|  0|  13|           4|           1|
    |j_13_fu_707_p2            |     +    |      0|  0|  13|           4|           1|
    |p_Val2_78_0_1_fu_849_p2   |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_0_2_fu_882_p2   |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_0_3_fu_1020_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_0_4_fu_1043_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_1_1_fu_1097_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_1_2_fu_1129_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_1_3_fu_1184_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_1_4_fu_1207_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_1_fu_1066_p2    |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_2_1_fu_1261_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_2_2_fu_1293_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_2_3_fu_1348_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_2_4_fu_1371_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_2_fu_1230_p2    |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_3_1_fu_1425_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_3_2_fu_1457_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_3_3_fu_1509_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_3_4_fu_1532_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_3_fu_1394_p2    |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_4_1_fu_1586_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_4_2_fu_1618_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_4_3_fu_1649_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_4_4_fu_1680_p2  |     +    |      0|  0|  55|          48|          48|
    |p_Val2_78_4_fu_1555_p2    |     +    |      0|  0|  55|          48|          48|
    |tmp_155_fu_683_p2         |     +    |      0|  0|  13|           4|           4|
    |tmp_159_fu_756_p2         |     +    |      0|  0|  13|           4|           4|
    |tmp_202_fu_636_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_205_fu_725_p2         |     +    |      0|  0|  18|          11|          11|
    |tmp_232_fu_1700_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_201_fu_510_p2         |     -    |      0|  0|  15|           8|           8|
    |tmp_203_fu_661_p2         |     -    |      0|  0|  18|          11|          11|
    |or_cond_fu_751_p2         |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_701_p2       |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_620_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp3_fu_745_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_fu_677_p2            |   icmp   |      0|  0|   8|           2|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     75|  0|2017|        2029|        2022|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |i_reg_464                |   9|          2|    4|          8|
    |j_reg_475                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   11|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |BlockBuffer_val_0_V_13_fu_122                  |  32|   0|   32|          0|
    |BlockBuffer_val_0_V_14_fu_126                  |  32|   0|   32|          0|
    |BlockBuffer_val_0_V_15_fu_130                  |  32|   0|   32|          0|
    |BlockBuffer_val_0_V_fu_118                     |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_13_fu_138                  |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_14_fu_142                  |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_15_fu_146                  |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_16_reg_2031                |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_17_reg_2036                |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_18_reg_2041                |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_19_reg_2094                |  32|   0|   32|          0|
    |BlockBuffer_val_1_V_fu_134                     |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_10_fu_158                  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_11_fu_162                  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_12_reg_2046                |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_12_reg_2046_pp0_iter2_reg  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_13_reg_2052                |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_13_reg_2052_pp0_iter2_reg  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_14_reg_2057                |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_14_reg_2057_pp0_iter2_reg  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_15_reg_2099                |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_15_reg_2099_pp0_iter2_reg  |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_9_fu_154                   |  32|   0|   32|          0|
    |BlockBuffer_val_2_V_fu_150                     |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_10_fu_174                  |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_11_fu_178                  |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_12_reg_2062                |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_13_reg_2068                |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_14_reg_2073                |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_15_reg_2104                |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_9_fu_170                   |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_fu_166                     |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_10_fu_190                  |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_11_fu_194                  |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_12_reg_2078                |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_13_reg_2084                |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_14_reg_2089                |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_15_reg_2109                |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_9_fu_186                   |  32|   0|   32|          0|
    |BlockBuffer_val_4_V_fu_182                     |  32|   0|   32|          0|
    |LineBuffer_val_1_V_s_reg_1998                  |   4|   0|    4|          0|
    |LineBuffer_val_2_V_s_reg_2004                  |   4|   0|    4|          0|
    |LineBuffer_val_3_V_s_reg_2010                  |   4|   0|    4|          0|
    |LineBuffer_val_4_V_s_reg_2016                  |   4|   0|    4|          0|
    |OP2_V_0_1_reg_1840                             |  48|   0|   48|          0|
    |OP2_V_0_2_reg_1845                             |  48|   0|   48|          0|
    |OP2_V_0_3_reg_1850                             |  48|   0|   48|          0|
    |OP2_V_0_4_reg_1855                             |  48|   0|   48|          0|
    |OP2_V_0_cast_reg_1835                          |  48|   0|   48|          0|
    |OP2_V_1_1_reg_1865                             |  48|   0|   48|          0|
    |OP2_V_1_2_reg_1870                             |  48|   0|   48|          0|
    |OP2_V_1_3_reg_1875                             |  48|   0|   48|          0|
    |OP2_V_1_4_reg_1880                             |  48|   0|   48|          0|
    |OP2_V_1_reg_1860                               |  48|   0|   48|          0|
    |OP2_V_2_1_reg_1890                             |  48|   0|   48|          0|
    |OP2_V_2_2_reg_1895                             |  48|   0|   48|          0|
    |OP2_V_2_3_reg_1900                             |  48|   0|   48|          0|
    |OP2_V_2_4_reg_1905                             |  48|   0|   48|          0|
    |OP2_V_2_reg_1885                               |  48|   0|   48|          0|
    |OP2_V_3_1_reg_1915                             |  48|   0|   48|          0|
    |OP2_V_3_2_reg_1920                             |  48|   0|   48|          0|
    |OP2_V_3_3_reg_1925                             |  48|   0|   48|          0|
    |OP2_V_3_4_reg_1930                             |  48|   0|   48|          0|
    |OP2_V_3_reg_1910                               |  48|   0|   48|          0|
    |OP2_V_4_1_reg_1940                             |  48|   0|   48|          0|
    |OP2_V_4_2_reg_1945                             |  48|   0|   48|          0|
    |OP2_V_4_3_reg_1950                             |  48|   0|   48|          0|
    |OP2_V_4_4_reg_1955                             |  48|   0|   48|          0|
    |OP2_V_4_reg_1935                               |  48|   0|   48|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |exitcond3_reg_1984                             |   1|   0|    1|          0|
    |i_15_reg_1964                                  |   4|   0|    4|          0|
    |i_reg_464                                      |   4|   0|    4|          0|
    |icmp_reg_1974                                  |   1|   0|    1|          0|
    |j_reg_475                                      |   4|   0|    4|          0|
    |or_cond_reg_2022                               |   1|   0|    1|          0|
    |p_Val2_77_0_3_reg_2114                         |  48|   0|   48|          0|
    |p_Val2_77_0_4_reg_2124                         |  48|   0|   48|          0|
    |p_Val2_77_1_3_reg_2134                         |  48|   0|   48|          0|
    |p_Val2_77_1_4_reg_2144                         |  48|   0|   48|          0|
    |p_Val2_77_1_reg_2129                           |  48|   0|   48|          0|
    |p_Val2_77_2_3_reg_2154                         |  48|   0|   48|          0|
    |p_Val2_77_2_4_reg_2164                         |  48|   0|   48|          0|
    |p_Val2_77_2_reg_2149                           |  48|   0|   48|          0|
    |p_Val2_77_3_3_reg_2174                         |  48|   0|   48|          0|
    |p_Val2_77_3_4_reg_2184                         |  48|   0|   48|          0|
    |p_Val2_77_3_reg_2169                           |  48|   0|   48|          0|
    |p_Val2_77_4_3_reg_2194                         |  48|   0|   48|          0|
    |p_Val2_77_4_reg_2189                           |  48|   0|   48|          0|
    |tmp_159_reg_2026                               |   4|   0|    4|          0|
    |tmp_203_reg_1969                               |   9|   0|   11|          2|
    |tmp_208_reg_2119                               |  32|   0|   32|          0|
    |tmp_215_reg_2139                               |  32|   0|   32|          0|
    |tmp_220_reg_2159                               |  32|   0|   32|          0|
    |tmp_221_cast_reg_1830                          |   7|   0|    9|          2|
    |tmp_225_reg_2179                               |  32|   0|   32|          0|
    |tmp_227_cast_reg_1979                          |   5|   0|    8|          3|
    |tmp_230_reg_2199                               |  32|   0|   32|          0|
    |BlockBuffer_val_3_V_12_reg_2062                |  64|  32|   32|          0|
    |BlockBuffer_val_3_V_13_reg_2068                |  64|  32|   32|          0|
    |BlockBuffer_val_3_V_14_reg_2073                |  64|  32|   32|          0|
    |BlockBuffer_val_3_V_15_reg_2104                |  64|  32|   32|          0|
    |BlockBuffer_val_4_V_12_reg_2078                |  64|  32|   32|          0|
    |BlockBuffer_val_4_V_13_reg_2084                |  64|  32|   32|          0|
    |BlockBuffer_val_4_V_14_reg_2089                |  64|  32|   32|          0|
    |BlockBuffer_val_4_V_15_reg_2109                |  64|  32|   32|          0|
    |exitcond3_reg_1984                             |  64|  32|    1|          0|
    |or_cond_reg_2022                               |  64|  32|    1|          0|
    |tmp_159_reg_2026                               |  64|  32|    4|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |4035| 352| 3600|          7|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |         Conv10        | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |         Conv10        | return value |
|ap_start               |  in |    1| ap_ctrl_hs |         Conv10        | return value |
|ap_done                | out |    1| ap_ctrl_hs |         Conv10        | return value |
|ap_idle                | out |    1| ap_ctrl_hs |         Conv10        | return value |
|ap_ready               | out |    1| ap_ctrl_hs |         Conv10        | return value |
|src_val_V_address0     | out |   10|  ap_memory |       src_val_V       |     array    |
|src_val_V_ce0          | out |    1|  ap_memory |       src_val_V       |     array    |
|src_val_V_q0           |  in |   32|  ap_memory |       src_val_V       |     array    |
|src_val_V_offset       |  in |    3|   ap_none  |    src_val_V_offset   |    scalar    |
|kernel_val_0_V_0_read  |  in |   32|   ap_none  | kernel_val_0_V_0_read |    scalar    |
|kernel_val_0_V_1_read  |  in |   32|   ap_none  | kernel_val_0_V_1_read |    scalar    |
|kernel_val_0_V_2_read  |  in |   32|   ap_none  | kernel_val_0_V_2_read |    scalar    |
|kernel_val_0_V_3_read  |  in |   32|   ap_none  | kernel_val_0_V_3_read |    scalar    |
|kernel_val_0_V_4_read  |  in |   32|   ap_none  | kernel_val_0_V_4_read |    scalar    |
|kernel_val_1_V_0_read  |  in |   32|   ap_none  | kernel_val_1_V_0_read |    scalar    |
|kernel_val_1_V_1_read  |  in |   32|   ap_none  | kernel_val_1_V_1_read |    scalar    |
|kernel_val_1_V_2_read  |  in |   32|   ap_none  | kernel_val_1_V_2_read |    scalar    |
|kernel_val_1_V_3_read  |  in |   32|   ap_none  | kernel_val_1_V_3_read |    scalar    |
|kernel_val_1_V_4_read  |  in |   32|   ap_none  | kernel_val_1_V_4_read |    scalar    |
|kernel_val_2_V_0_read  |  in |   32|   ap_none  | kernel_val_2_V_0_read |    scalar    |
|kernel_val_2_V_1_read  |  in |   32|   ap_none  | kernel_val_2_V_1_read |    scalar    |
|kernel_val_2_V_2_read  |  in |   32|   ap_none  | kernel_val_2_V_2_read |    scalar    |
|kernel_val_2_V_3_read  |  in |   32|   ap_none  | kernel_val_2_V_3_read |    scalar    |
|kernel_val_2_V_4_read  |  in |   32|   ap_none  | kernel_val_2_V_4_read |    scalar    |
|kernel_val_3_V_0_read  |  in |   32|   ap_none  | kernel_val_3_V_0_read |    scalar    |
|kernel_val_3_V_1_read  |  in |   32|   ap_none  | kernel_val_3_V_1_read |    scalar    |
|kernel_val_3_V_2_read  |  in |   32|   ap_none  | kernel_val_3_V_2_read |    scalar    |
|kernel_val_3_V_3_read  |  in |   32|   ap_none  | kernel_val_3_V_3_read |    scalar    |
|kernel_val_3_V_4_read  |  in |   32|   ap_none  | kernel_val_3_V_4_read |    scalar    |
|kernel_val_4_V_0_read  |  in |   32|   ap_none  | kernel_val_4_V_0_read |    scalar    |
|kernel_val_4_V_1_read  |  in |   32|   ap_none  | kernel_val_4_V_1_read |    scalar    |
|kernel_val_4_V_2_read  |  in |   32|   ap_none  | kernel_val_4_V_2_read |    scalar    |
|kernel_val_4_V_3_read  |  in |   32|   ap_none  | kernel_val_4_V_3_read |    scalar    |
|kernel_val_4_V_4_read  |  in |   32|   ap_none  | kernel_val_4_V_4_read |    scalar    |
|dst_val_V_address0     | out |    6|  ap_memory |       dst_val_V       |     array    |
|dst_val_V_ce0          | out |    1|  ap_memory |       dst_val_V       |     array    |
|dst_val_V_we0          | out |    1|  ap_memory |       dst_val_V       |     array    |
|dst_val_V_d0           | out |   32|  ap_memory |       dst_val_V       |     array    |
+-----------------------+-----+-----+------------+-----------------------+--------------+

