{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498838710702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498838710702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 00:05:10 2017 " "Processing started: Sat Jul 01 00:05:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498838710702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498838710702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_cal -c music_cal " "Command: quartus_map --read_settings_files=on --write_settings_files=off music_cal -c music_cal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498838710702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1498838711302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/altera/13.0/EX_music_cal/debug.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file my_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_debug " "Found entity 1: my_debug" {  } { { "my_debug.v" "" { Text "C:/altera/13.0/EX_music_cal/my_debug.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/13.0/EX_music_cal/divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0/EX_music_cal/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711349 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority key_out.v(500) " "Verilog HDL Declaration warning at key_out.v(500): \"priority\" is SystemVerilog-2005 keyword" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 500 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1498838711351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_out.v 1 1 " "Found 1 design units, including 1 entities, in source file key_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Found entity 1: key_out" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file anti_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shake " "Found entity 1: anti_shake" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_music_cal/anti_shake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/13.0/EX_music_cal/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file core_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Core_unit " "Found entity 1: Core_unit" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/altera/13.0/EX_music_cal/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_cal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_cal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_cal " "Found entity 1: music_cal" {  } { { "music_cal.bdf" "" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.v" "" { Text "C:/altera/13.0/EX_music_cal/music.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498838711363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498838711363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debug " "Elaborating entity \"debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498838711400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out key_out:b2v_inst " "Elaborating entity \"key_out\" for hierarchy \"key_out:b2v_inst\"" {  } { { "debug.v" "b2v_inst" { Text "C:/altera/13.0/EX_music_cal/debug.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498838711456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_out.v(173) " "Verilog HDL assignment warning at key_out.v(173): truncated value with size 32 to match size of target (3)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(283) " "Verilog HDL assignment warning at key_out.v(283): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(284) " "Verilog HDL assignment warning at key_out.v(284): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(311) " "Verilog HDL assignment warning at key_out.v(311): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(320) " "Verilog HDL assignment warning at key_out.v(320): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(321) " "Verilog HDL assignment warning at key_out.v(321): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(333) " "Verilog HDL assignment warning at key_out.v(333): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_out.v(370) " "Verilog HDL assignment warning at key_out.v(370): truncated value with size 32 to match size of target (3)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(379) " "Verilog HDL assignment warning at key_out.v(379): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(389) " "Verilog HDL assignment warning at key_out.v(389): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(390) " "Verilog HDL assignment warning at key_out.v(390): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_out.v(422) " "Verilog HDL assignment warning at key_out.v(422): truncated value with size 32 to match size of target (3)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(428) " "Verilog HDL assignment warning at key_out.v(428): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(436) " "Verilog HDL assignment warning at key_out.v(436): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_out.v(437) " "Verilog HDL assignment warning at key_out.v(437): truncated value with size 32 to match size of target (4)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711468 "|debug|key_out:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_inst3 " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_inst3\"" {  } { { "debug.v" "b2v_inst3" { Text "C:/altera/13.0/EX_music_cal/debug.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498838711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core_unit Core_unit:b2v_inst4 " "Elaborating entity \"Core_unit\" for hierarchy \"Core_unit:b2v_inst4\"" {  } { { "debug.v" "b2v_inst4" { Text "C:/altera/13.0/EX_music_cal/debug.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498838711472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Core_unit.v(29) " "Verilog HDL or VHDL warning at Core_unit.v(29): object \"flag\" assigned a value but never read" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(45) " "Verilog HDL assignment warning at Core_unit.v(45): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(118) " "Verilog HDL assignment warning at Core_unit.v(118): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(151) " "Verilog HDL assignment warning at Core_unit.v(151): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Core_unit.v(202) " "Verilog HDL assignment warning at Core_unit.v(202): truncated value with size 32 to match size of target (16)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(214) " "Verilog HDL assignment warning at Core_unit.v(214): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(228) " "Verilog HDL assignment warning at Core_unit.v(228): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(230) " "Verilog HDL assignment warning at Core_unit.v(230): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Core_unit.v(234) " "Verilog HDL assignment warning at Core_unit.v(234): truncated value with size 32 to match size of target (2)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498838711474 "|music_cal|Core_unit:inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1498838712996 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1498838712996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498838715218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498838715397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498838715397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1170 " "Implemented 1170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498838715509 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498838715509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1152 " "Implemented 1152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498838715509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498838715509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498838715527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 00:05:15 2017 " "Processing ended: Sat Jul 01 00:05:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498838715527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498838715527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498838715527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498838715527 ""}
