;;! target = "riscv64"
;;! test = "compile"
;;! flags = " -C cranelift-enable-heap-access-spectre-mitigation=false -W memory64 -O static-memory-forced -O static-memory-guard-size=0 -O dynamic-memory-guard-size=0"

;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
;; !!! GENERATED BY 'make-load-store-tests.sh' DO NOT EDIT !!!
;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

(module
  (memory i64 1)

  (func (export "do_store") (param i64 i32)
    local.get 0
    local.get 1
    i32.store offset=0x1000)

  (func (export "do_load") (param i64) (result i32)
    local.get 0
    i32.load offset=0x1000))

;; wasm[0]::function[0]:
;;    0: addi    sp, sp, -0x10
;;    4: sd      ra, 8(sp)
;;    8: sd      s0, 0(sp)
;;    c: mv      s0, sp
;;   10: lui     a1, 0x40000
;;   14: addi    a4, a1, -0x401
;;   18: slli    a5, a4, 2
;;   1c: bltu    a5, a2, 0x28
;;   20: ld      a4, 0x50(a0)
;;   24: add     a4, a4, a2
;;   28: lui     t6, 1
;;   2c: add     t6, t6, a4
;;   30: sw      a3, 0(t6)
;;   34: ld      ra, 8(sp)
;;   38: ld      s0, 0(sp)
;;   3c: addi    sp, sp, 0x10
;;   40: ret
;;   44: .byte   0x00, 0x00, 0x00, 0x00
;;
;; wasm[0]::function[1]:
;;   48: addi    sp, sp, -0x10
;;   4c: sd      ra, 8(sp)
;;   50: sd      s0, 0(sp)
;;   54: mv      s0, sp
;;   58: lui     a1, 0x40000
;;   5c: addi    a3, a1, -0x401
;;   60: slli    a5, a3, 2
;;   64: bltu    a5, a2, 0x28
;;   68: ld      a4, 0x50(a0)
;;   6c: add     a4, a4, a2
;;   70: lui     t6, 1
;;   74: add     t6, t6, a4
;;   78: lw      a0, 0(t6)
;;   7c: ld      ra, 8(sp)
;;   80: ld      s0, 0(sp)
;;   84: addi    sp, sp, 0x10
;;   88: ret
;;   8c: .byte   0x00, 0x00, 0x00, 0x00
