// Seed: 4032468027
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6
);
  assign id_3 = 1'b0 > id_1;
  assign id_3 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2;
  wire id_1;
  wire id_2;
endmodule
