// Seed: 940256706
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  logic id_3;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9
);
  always @* begin : LABEL_0
    id_2 = (1);
    $signed(57);
    ;
  end
  integer id_11;
  ;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  assign modCall_1.id_0 = 0;
  tri id_12 = 1;
  assign id_11 = id_3;
endmodule
