Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 09:08:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs/post_route_timing.rpt
| Design       : td_fused_top_tdf5_poolOutputs
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[2]/CE         1.336         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[4]/CE         1.336         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[5]/CE         1.336         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[0]/CE         1.347         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[1]/CE         1.347         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[3]/CE         1.347         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[7]/CE         1.347         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[0]/CE         1.386         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[2]/CE         1.386         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[4]/CE         1.386         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[6]/CE         1.386         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[11]/CE        1.395         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[12]/CE        1.395         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[14]/CE        1.395         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[6]/CE         1.432         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[9]/CE         1.432         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[7]/CE         1.456         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[9]/CE         1.456         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[1]/CE         1.465         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[11]/CE        1.484         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[3]/CE         1.484         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[5]/CE         1.484         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[10]/CE        1.523         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[13]/CE        1.523         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[15]/CE        1.523         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               max_vals_5_2_reg[8]/CE         1.523         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[10]/CE        1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[12]/CE        1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[13]/CE        1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[14]/CE        1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[15]/CE        1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               max_vals_5_1_reg[8]/CE         1.533         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[0]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[1]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[2]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[3]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[5]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[6]/CE         1.701         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[10]/CE        1.739         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[10]/CE        1.812         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[9]/CE         1.815         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[2]/CE         1.830         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[3]/CE         1.830         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[5]/CE         1.830         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[13]/CE        1.837         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[14]/CE        1.837         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[4]/CE         1.837         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[7]/CE         1.837         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[13]/CE        1.843         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[14]/CE        1.843         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[11]/CE        1.848         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[12]/CE        1.848         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[15]/CE        1.848         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               max_vals_5_0_reg[8]/CE         1.848         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[4]/CE         1.882         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[11]/CE        1.892         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[12]/CE        1.892         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[7]/CE         1.937         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[15]/CE        2.016         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[8]/CE         2.016         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[9]/CE         2.016         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[0]/CE         2.032         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[1]/CE         2.032         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               max_vals_5_3_reg[6]/CE         2.032         
hcmp_16ns_16ns_1_2_no_dsp_1_U827/din0_buf1_reg[7]/C
                               hcmp_16ns_16ns_1_2_no_dsp_1_U827/dout_r_reg[0]/D
                                                              2.130         
hcmp_16ns_16ns_1_2_no_dsp_1_U828/din0_buf1_reg[10]/C
                               hcmp_16ns_16ns_1_2_no_dsp_1_U828/dout_r_reg[0]/D
                                                              2.158         
hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[7]/C
                               hcmp_16ns_16ns_1_2_no_dsp_1_U829/dout_r_reg[0]/D
                                                              2.519         
hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[10]/C
                               hcmp_16ns_16ns_1_2_no_dsp_1_U826/dout_r_reg[0]/D
                                                              2.546         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[7]/CE
                                                              6.943         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[0]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[1]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[2]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[3]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[5]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[6]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[3]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[4]/CE
                                                              6.946         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[6]/CE
                                                              6.959         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[8]/CE
                                                              6.995         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[0]/CE
                                                              7.008         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[1]/CE
                                                              7.008         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[2]/CE
                                                              7.008         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[5]/CE
                                                              7.054         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[7]/CE
                                                              7.054         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[9]/CE
                                                              7.054         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[11]/CE
                                                              7.083         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[10]/CE
                                                              7.085         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[15]/CE
                                                              7.224         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[15]/CE
                                                              7.235         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[8]/CE
                                                              7.235         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U829/din0_buf1_reg[9]/CE
                                                              7.235         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U829/din1_buf1_reg[9]/CE
                                                              7.235         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[4]/CE
                                                              7.288         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[9]/CE
                                                              7.288         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[12]/CE
                                                              7.288         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[14]/CE
                                                              7.288         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[12]/CE
                                                              7.289         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[13]/CE
                                                              7.289         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din0_buf1_reg[14]/CE
                                                              7.289         
ap_CS_fsm_reg[1]/C             hcmp_16ns_16ns_1_2_no_dsp_1_U826/din1_buf1_reg[13]/CE
                                                              7.289         



