make --dry-run --always-make --keep-going --print-directory
make: Entering directory '/home/aziz/Downloads/Medslab/UETRV-PCore'
echo "Building verilator model"
verilator +define+ --cc bench/pcore_tb.sv rtl/soc_top.sv rtl/core/core_top.sv  rtl/core/mmu/dtlb.sv rtl/core/mmu/itlb.sv rtl/core/mmu/mmu.sv rtl/core/mmu/ptw.sv rtl/core/pipeline/amo.sv rtl/core/pipeline/csr.sv rtl/core/pipeline/cv32e40p_fp_wrapper.sv rtl/core/pipeline/decode.sv rtl/core/pipeline/divide.sv rtl/core/pipeline/divider.sv rtl/core/pipeline/execute.sv rtl/core/pipeline/fetch.sv rtl/core/pipeline/forward_stall.sv rtl/core/pipeline/lsu.sv rtl/core/pipeline/pipeline_top.sv rtl/core/pipeline/reg_file.sv rtl/core/pipeline/writeback.sv rtl/interconnect/dbus_interconnect.sv rtl/memory/bmem.sv rtl/memory/bmem_interface.sv rtl/memory/main_mem.sv rtl/memory/mem_top.sv rtl/memory/icache/icache_data_ram.sv rtl/memory/icache/icache_tag_ram.sv rtl/memory/icache/icache_top.sv rtl/memory/wb_dcache/dcache_data_ram.sv rtl/memory/wb_dcache/dcache_tag_ram.sv rtl/memory/wb_dcache/wb_dcache_controller.sv rtl/memory/wb_dcache/wb_dcache_datapath.sv rtl/memory/wb_dcache/wb_dcache_top.sv rtl/peripherals/clint/clint.sv rtl/peripherals/plic/plic_gateway.sv rtl/peripherals/plic/plic_regs.sv rtl/peripherals/plic/plic_target.sv rtl/peripherals/plic/plic_top.sv rtl/peripherals/spi/spi_controller.sv rtl/peripherals/spi/spi_datapath.sv rtl/peripherals/spi/spi_fifo.sv rtl/peripherals/spi/spi_regs.sv rtl/peripherals/spi/spi_top.sv rtl/peripherals/uart/uart.sv rtl/peripherals/uart/uart_rx.sv rtl/peripherals/uart/uart_tx.sv  +incdir+rtl/defines/ --top-module pcore_tb -Wno-TIMESCALEMOD -Wno-MULTIDRIVEN -Wno-CASEOVERLAP -Wno-WIDTH -Wno-UNOPTFLAT -Wno-IMPLICIT -Wno-PINMISSING --Mdir ver_work --exe bench/pcore_tb.cpp --trace-structs --trace
cd ver_work && make -f Vpcore_tb.mk
 
/bin/sh: 1: cd: can't cd to ver_work

make: *** [Makefile:51: verilate] Error 2

make: Leaving directory '/home/aziz/Downloads/Medslab/UETRV-PCore'
 
