0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Reza/Downloads/alu.v,1747131386,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register1.v,,ALU,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ADDER_0_0/sim/design_1_ADDER_0_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_9_0/sim/design_1_xlconstant_9_0.v,,design_1_ADDER_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,1747134063,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_18_0/sim/design_1_xlslice_18_0.v,,design_1_ALU_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_2/sim/design_1_Condition_Check_0_2.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,,design_1_Condition_Check_0_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v,1748850174,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v,,design_1_ControlUnit_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_HazardUnit_0_0/sim/design_1_HazardUnit_0_0.v,1747130030,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_23_0/sim/design_1_xlslice_23_0.v,,design_1_HazardUnit_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v,1748899352,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v,,design_1_IF_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX4_0_0/sim/design_1_MUX4_0_0.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v,,design_1_MUX4_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX9_0_0/sim/design_1_MUX9_0_0.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_MUX9_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX_0_0/sim/design_1_MUX_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_HazardUnit_0_0/sim/design_1_HazardUnit_0_0.v,,design_1_MUX_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_0/sim/design_1_NOT1_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_1/sim/design_1_NOT1_0_1.v,,design_1_NOT1_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_1/sim/design_1_NOT1_0_1.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v,,design_1_NOT1_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_2_0/sim/design_1_NOT1_2_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_11_0/sim/design_1_xlslice_11_0.v,,design_1_NOT1_2_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_0_0/sim/design_1_OR1_0_0.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v,,design_1_OR1_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_1_0/sim/design_1_OR1_1_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_0_0/sim/design_1_NOT1_0_0.v,,design_1_OR1_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_2_0/sim/design_1_OR1_2_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_14_0/sim/design_1_xlslice_14_0.v,,design_1_OR1_2_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register13_0_0/sim/design_1_Register13_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v,,design_1_Register13_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_0_0/sim/design_1_Register1_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_19_0/sim/design_1_xlslice_19_0.v,,design_1_Register1_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_1_1/sim/design_1_Register1_1_1.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_1_2/sim/design_1_Register1_1_2.v,,design_1_Register1_1_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_1_2/sim/design_1_Register1_1_2.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_1_1/sim/design_1_Register4_1_1.v,,design_1_Register1_1_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register24_0_0/sim/design_1_Register24_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_13_0/sim/design_1_xlslice_13_0.v,,design_1_Register24_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register3_0_0/sim/design_1_Register3_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_1_0/sim/design_1_Register4_1_0.v,,design_1_Register3_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_0_0/sim/design_1_Register4_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_2_0/sim/design_1_OR1_2_0.v,,design_1_Register4_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_1_0/sim/design_1_Register4_1_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_2_0/sim/design_1_Register_2_0.v,,design_1_Register4_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_1_1/sim/design_1_Register4_1_1.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_3_0/sim/design_1_Register_3_0.v,,design_1_Register4_1_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register9_0_0/sim/design_1_Register9_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register13_0_0/sim/design_1_Register13_0_0.v,,design_1_Register9_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v,1748852283,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,,design_1_RegisterFile_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_1/sim/design_1_Register_0_1.v,,design_1_Register_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_1/sim/design_1_Register_0_1.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v,,design_1_Register_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_4/sim/design_1_Register_0_4.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v,,design_1_Register_0_4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_1/sim/design_1_Register_1_1.v,,design_1_Register_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_1_1/sim/design_1_Register_1_1.v,1748343382,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_0_0/sim/design_1_OR1_0_0.v,,design_1_Register_1_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_2_0/sim/design_1_Register_2_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_2_1/sim/design_1_Register_2_1.v,,design_1_Register_2_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_2_1/sim/design_1_Register_2_1.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,,design_1_Register_2_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_3_0/sim/design_1_Register_3_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_3_1/sim/design_1_Register_3_1.v,,design_1_Register_3_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_3_1/sim/design_1_Register_3_1.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX_0_0/sim/design_1_MUX_0_0.v,,design_1_Register_3_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Status_Register_0_1/sim/design_1_Status_Register_0_1.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_17_0/sim/design_1_xlslice_17_0.v,,design_1_Status_Register_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Val2Genrate_0_0/sim/design_1_Val2Genrate_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_16_0/sim/design_1_xlslice_16_0.v,,design_1_Val2Genrate_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.v,1746540543,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v,,design_1_debouncer_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v,1747130027,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register9_0_0/sim/design_1_Register9_0_0.v,,design_1_dist_mem_gen_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v,1747130029,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_0/sim/design_1_xlslice_20_0.v,,design_1_dist_mem_gen_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,1748850254,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ila_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v,1748343383,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ADDER_0_0/sim/design_1_ADDER_0_0.v,,design_1_sign_extend_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,,design_1_xlconcat_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v,1745934852,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_9_0/sim/design_1_xlslice_9_0.v,,design_1_xlconcat_1_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.v,,design_1_xlconstant_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v,1741691077,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,,design_1_xlconstant_2_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_OR1_1_0/sim/design_1_OR1_1_0.v,,design_1_xlconstant_3_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlconstant_9_0/sim/design_1_xlconstant_9_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Status_Register_0_1/sim/design_1_Status_Register_0_1.v,,design_1_xlconstant_9_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,,design_1_xlslice_0_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,,design_1_xlslice_0_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX4_0_0/sim/design_1_MUX4_0_0.v,,design_1_xlslice_0_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_10_1/sim/design_1_xlslice_10_1.v,1745934853,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register24_0_0/sim/design_1_Register24_0_0.v,,design_1_xlslice_10_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_11_0/sim/design_1_xlslice_11_0.v,1748343755,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ForwardingUnit_0_0/sim/design_1_ForwardingUnit_0_0.v,,design_1_xlslice_11_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_13_0/sim/design_1_xlslice_13_0.v,1745934853,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register4_0_0/sim/design_1_Register4_0_0.v,,design_1_xlslice_13_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_14_0/sim/design_1_xlslice_14_0.v,1745934853,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_14_1/sim/design_1_xlslice_14_1.v,,design_1_xlslice_14_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_14_1/sim/design_1_xlslice_14_1.v,1745934853,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Val2Genrate_0_0/sim/design_1_Val2Genrate_0_0.v,,design_1_xlslice_14_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_16_0/sim/design_1_xlslice_16_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v,,design_1_xlslice_16_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_17_0/sim/design_1_xlslice_17_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,,design_1_xlslice_17_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_18_0/sim/design_1_xlslice_18_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_0_0/sim/design_1_Register1_0_0.v,,design_1_xlslice_18_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_19_0/sim/design_1_xlslice_19_0.v,1746538140,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register3_0_0/sim/design_1_Register3_0_0.v,,design_1_xlslice_19_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_0/sim/design_1_xlslice_20_0.v,1747130029,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_1/sim/design_1_xlslice_20_1.v,,design_1_xlslice_20_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_1/sim/design_1_xlslice_20_1.v,1747130029,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_2/sim/design_1_xlslice_20_2.v,,design_1_xlslice_20_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_20_2/sim/design_1_xlslice_20_2.v,1747130029,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register1_1_1/sim/design_1_Register1_1_1.v,,design_1_xlslice_20_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_23_0/sim/design_1_xlslice_23_0.v,1747130030,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_5_2/sim/design_1_xlslice_5_2.v,,design_1_xlslice_23_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v,1745330279,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_1/sim/design_1_xlslice_3_1.v,,design_1_xlslice_3_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_3_1/sim/design_1_xlslice_3_1.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_MUX9_0_0/sim/design_1_MUX9_0_0.v,,design_1_xlslice_3_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_5_2/sim/design_1_xlslice_5_2.v,1747130030,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_NOT1_2_0/sim/design_1_NOT1_2_0.v,,design_1_xlslice_5_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_1/sim/design_1_xlslice_6_1.v,,design_1_xlslice_6_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_1/sim/design_1_xlslice_6_1.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_2/sim/design_1_xlslice_6_2.v,,design_1_xlslice_6_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_6_2/sim/design_1_xlslice_6_2.v,1745330280,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_2/sim/design_1_Condition_Check_0_2.v,,design_1_xlslice_6_2,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_9_0/sim/design_1_xlslice_9_0.v,1745934852,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_9_1/sim/design_1_xlslice_9_1.v,,design_1_xlslice_9_0,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_9_1/sim/design_1_xlslice_9_1.v,1745934853,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_xlslice_10_1/sim/design_1_xlslice_10_1.v,,design_1_xlslice_9_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/sim/design_1.v,1748892329,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_Register_0_4/sim/design_1_Register_0_4.v,,design_1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sim_1/new/TB.v,1745331865,verilog,,,,TB,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1748892329,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sim_1/new/TB.v,,design_1_wrapper,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/ADDER.v,1741096866,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX.v,,ADDER,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Condition_Check.v,1745327925,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register9.v,,Condition_Check,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/ControlUnit.v,1748850016,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/RegisterFile.v,,ControlUnit,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Forwarding.v,1748900709,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/mux3to1.v,,ForwardingUnit,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Hazard.v,1748895555,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Forwarding.v,,HazardUnit,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/IF.v,1746539482,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/ControlUnit.v,,IF,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX.v,1748341657,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register.v,,MUX,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX4.v,1748341677,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/OR1.v,,MUX4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX9.v,1748341642,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/NOT1.v,,MUX9,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/NOT1.v,1748341569,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Condition_Check.v,,NOT1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/OR1.v,1748341606,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX9.v,,OR1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register.v,1748341461,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/IF.v,,Register,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register1.v,1748341793,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register3.v,,Register1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register13.v,1748341712,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register24.v,,Register13,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register24.v,1748341723,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register4.v,,Register24,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register3.v,1748341802,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Hazard.v,,Register3,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register4.v,1748341733,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Val2Genrate.v,,Register4,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register9.v,1748341703,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Register13.v,,Register9,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/RegisterFile.v,1748852255,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/MUX4.v,,RegisterFile,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Status_Register.v,1748944037,verilog,,C:/Users/Reza/Downloads/alu.v,,Status_Register,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Val2Genrate.v,1748341760,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/sign_extend.v,,Val2Genrate,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/mux3to1.v,1748895940,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v,,mux3to1,,,,,,,,
D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/sign_extend.v,1748341773,verilog,,D:/Reza/Computer Architecture/Lab/ARM Forwarding/ARM.srcs/sources_1/new/Status_Register.v,,sign_extend,,,,,,,,
D:/Reza/Computer Architecture/Lab/debouncer.vhd,1741092958,vhdl,,,,debouncer,,,,,,,,
