# Aligner
SystemVerilog Verification project
 - The Aligner module takes in an unaligned stream of data and outputs it as an aligned stream of data based on its configuration.
 - Its purpose if to optimize writes in memory by performing only the writes best suited for the type of memory used in the system.
