// Seed: 1767450778
module module_0;
  assign id_1 = {1, id_1, 1, 1};
  tri1 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri1 id_5
);
  wand id_7 = 1;
  id_8 :
  assert property (@(id_2) id_7#(.id_2(1)))
  else
    @(posedge 1'd0 or id_4) begin
      #1;
    end
  wire id_9;
  module_0();
endmodule
