// Seed: 3491124963
module module_0 (
    output tri id_0,
    output tri id_1,
    output wor id_2
);
  assign id_0 = id_4;
  assign id_2 = 1;
  wire  id_5;
  uwire id_6 = ~id_4;
  wire  id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output wand  id_4,
    input  uwire id_5
);
  assign id_3 = id_0;
  wire id_7;
  supply0 id_8 = id_2 == id_2;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
