{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 14:41:12 2024 " "Info: Processing started: Thu Mar 28 14:41:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off THANHGHI4BIT -c THANHGHI4BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off THANHGHI4BIT -c THANHGHI4BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst4 D\[0\] Clock 2.618 ns register " "Info: tsu for register \"inst4\" (data pin = \"D\[0\]\", clock pin = \"Clock\") is 2.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.523 ns + Longest pin register " "Info: + Longest pin to register delay is 5.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns D\[0\] 1 PIN PIN_L25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_L25; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 232 488 656 248 "D\[3..0\]" "" } { 224 656 744 240 "D\[3..0\]" "" } { 240 728 744 304 "D\[3\]" "" } { 240 824 840 304 "D\[2\]" "" } { 240 912 928 304 "D\[1\]" "" } { 240 1008 1024 304 "D\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.149 ns) 5.439 ns inst4~feeder 2 COMB LCCOMB_X94_Y41_N16 1 " "Info: 2: + IC(4.468 ns) + CELL(0.149 ns) = 5.439 ns; Loc. = LCCOMB_X94_Y41_N16; Fanout = 1; COMB Node = 'inst4~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { D[0] inst4~feeder } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 968 1048 368 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.523 ns inst4 3 REG LCFF_X94_Y41_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.523 ns; Loc. = LCFF_X94_Y41_N17; Fanout = 1; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst4~feeder inst4 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 968 1048 368 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 19.10 % ) " "Info: Total cell delay = 1.055 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 80.90 % ) " "Info: Total interconnect delay = 4.468 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { D[0] inst4~feeder inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.523 ns" { D[0] {} D[0]~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 968 1048 368 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.869 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.869 ns inst4 3 REG LCFF_X94_Y41_N17 1 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.869 ns; Loc. = LCFF_X94_Y41_N17; Fanout = 1; REG Node = 'inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { Clock~clkctrl inst4 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 968 1048 368 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.19 % ) " "Info: Total cell delay = 1.526 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { Clock Clock~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { D[0] inst4~feeder inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.523 ns" { D[0] {} D[0]~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { Clock Clock~clkctrl inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q\[2\] inst2 6.793 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q\[2\]\" through register \"inst2\" is 6.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.908 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.537 ns) 2.908 ns inst2 3 REG LCFF_X47_Y50_N1 1 " "Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Clock~clkctrl inst2 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.48 % ) " "Info: Total cell delay = 1.526 ns ( 52.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 47.52 % ) " "Info: Total interconnect delay = 1.382 ns ( 47.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.268ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.635 ns + Longest register pin " "Info: + Longest register to pin delay is 3.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X47_Y50_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(2.788 ns) 3.635 ns Q\[2\] 2 PIN PIN_C15 0 " "Info: 2: + IC(0.847 ns) + CELL(2.788 ns) = 3.635 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { inst2 Q[2] } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 384 1064 1240 400 "Q\[3..0\]" "" } { 356 726 744 392 "Q\[3\]" "" } { 357 823 840 392 "Q\[2\]" "" } { 357 911 928 392 "Q\[1\]" "" } { 356 1006 1024 392 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 76.70 % ) " "Info: Total cell delay = 2.788 ns ( 76.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.847 ns ( 23.30 % ) " "Info: Total interconnect delay = 0.847 ns ( 23.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { inst2 Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { inst2 {} Q[2] {} } { 0.000ns 0.847ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.268ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { inst2 Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.635 ns" { inst2 {} Q[2] {} } { 0.000ns 0.847ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst2 D\[2\] Clock 1.352 ns register " "Info: th for register \"inst2\" (data pin = \"D\[2\]\", clock pin = \"Clock\") is 1.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.908 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 248 488 656 264 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.537 ns) 2.908 ns inst2 3 REG LCFF_X47_Y50_N1 1 " "Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Clock~clkctrl inst2 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.48 % ) " "Info: Total cell delay = 1.526 ns ( 52.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 47.52 % ) " "Info: Total interconnect delay = 1.382 ns ( 47.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.268ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns D\[2\] 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'D\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 232 488 656 248 "D\[3..0\]" "" } { 224 656 744 240 "D\[3..0\]" "" } { 240 728 744 304 "D\[3\]" "" } { 240 824 840 304 "D\[2\]" "" } { 240 912 928 304 "D\[1\]" "" } { 240 1008 1024 304 "D\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.149 ns) 1.738 ns inst2~feeder 2 COMB LCCOMB_X47_Y50_N0 1 " "Info: 2: + IC(0.630 ns) + CELL(0.149 ns) = 1.738 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'inst2~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { D[2] inst2~feeder } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.822 ns inst2 3 REG LCFF_X47_Y50_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.822 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~feeder inst2 } "NODE_NAME" } } { "THANHGHI4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/THANHGHI4BIT/THANHGHI4BIT.bdf" { { 304 784 864 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 65.42 % ) " "Info: Total cell delay = 1.192 ns ( 65.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.630 ns ( 34.58 % ) " "Info: Total interconnect delay = 0.630 ns ( 34.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { D[2] inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.822 ns" { D[2] {} D[2]~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 0.630ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.268ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { D[2] inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.822 ns" { D[2] {} D[2]~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 0.630ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 14:41:12 2024 " "Info: Processing ended: Thu Mar 28 14:41:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
