

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s'
================================================================
* Date:           Mon May 20 13:41:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  7.357 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  7.550 us|  7.550 us|  302|  302|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s  |        1|        1|  25.000 ns|  25.000 ns|    2|    2|      yes|
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      300|      300|         3|          2|          1|   150|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    39|     405|    3000|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    39|     421|    3148|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s  |        0|  39|  405|  3000|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                       |        0|  39|  405|  3000|    0|
    +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_132_p2                        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp23  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1          |       and|   0|  0|   2|           1|           1|
    |ap_condition_149                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_126_p2                       |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  44|          23|          17|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |indvar_flatten_fu_70                  |   9|          2|    8|         16|
    |layer19_out_blk_n                     |   9|          2|    1|          2|
    |layer2_out_blk_n                      |   9|          2|    1|          2|
    |layer2_out_write                      |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23|   25|         51|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                             | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                     |  2|   0|    2|          0|
    |ap_done_reg                                                                                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_80_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln51_reg_150                                                                             |  1|   0|    1|          0|
    |indvar_flatten_fu_70                                                                          |  8|   0|    8|          0|
    |start_once_reg                                                                                |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                         | 16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config2>|  return value|
|layer19_out_dout            |   in|   16|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_empty_n         |   in|    1|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_read            |  out|    1|     ap_fifo|                                                            layer19_out|       pointer|
|layer2_out_din              |  out|  128|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|    8|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|    8|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_full_n           |   in|    1|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_write            |  out|    1|     ap_fifo|                                                             layer2_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

