Analysis & Synthesis report for ALU
Fri Dec 04 04:05:37 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "NAND1:F4"
 10. Port Connectivity Checks: "XOR1:F3"
 11. Port Connectivity Checks: "subtractor:F2|KS_ADDER:F2"
 12. Port Connectivity Checks: "subtractor:F2|twos_complement:F1|KS_ADDER:F1"
 13. Port Connectivity Checks: "subtractor:F2"
 14. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:11:U3"
 15. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:10:U3"
 16. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:9:U3"
 17. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:8:U3"
 18. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage2:13:U2"
 19. Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage2:12:U2"
 20. Port Connectivity Checks: "KS_ADDER:F1"
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 04 04:05:37 2020       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; ALU                                         ;
; Top-level Entity Name       ; ALU                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 10                                          ;
; Total pins                  ; 52                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; ALU                ; ALU                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                   ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+
; ALU.vhd                          ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/ALU.vhd             ;         ;
; XOR2.vhd                         ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/XOR2.vhd            ;         ;
; XOR1.vhd                         ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/XOR1.vhd            ;         ;
; gp_cal.vhd                       ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/gp_cal.vhd          ;         ;
; node_op.vhd                      ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/node_op.vhd         ;         ;
; subtractor.vhd                   ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/subtractor.vhd      ;         ;
; twos_complement.vhd              ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/twos_complement.vhd ;         ;
; AND_2.vhd                        ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/AND_2.vhd           ;         ;
; OR_2.vhd                         ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/OR_2.vhd            ;         ;
; NAND1.vhd                        ; yes             ; User VHDL File        ; S:/VHDL Projects/Project_A/NAND1.vhd           ;         ;
; ks_adder.vhd                     ; yes             ; Auto-Found VHDL File  ; S:/VHDL Projects/Project_A/ks_adder.vhd        ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 10    ;
;     -- Combinational with no register       ; 10    ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 8     ;
;     -- 3 input functions                    ; 2     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 10    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 52    ;
; Maximum fan-out node                        ; D1[6] ;
; Maximum fan-out                             ; 2     ;
; Total fan-out                               ; 39    ;
; Average fan-out                             ; 0.63  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node   ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                            ; Entity Name ; Library Name ;
+------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+-------------+--------------+
; |ALU                         ; 10 (0)      ; 0            ; 0          ; 52   ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU                                           ; ALU         ; work         ;
;    |KS_ADDER:F1|             ; 10 (0)      ; 0            ; 0          ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1                               ; KS_ADDER    ; work         ;
;       |node_op:\stage1:0:U1| ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage1:0:U1          ; node_op     ; work         ;
;          |OR_2:U1|           ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage1:0:U1|OR_2:U1  ; OR_2        ; work         ;
;       |node_op:\stage1:6:U1| ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage1:6:U1          ; node_op     ; work         ;
;          |OR_2:U1|           ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage1:6:U1|OR_2:U1  ; OR_2        ; work         ;
;       |node_op:\stage3:3:U3| ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage3:3:U3          ; node_op     ; work         ;
;          |OR_2:U1|           ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage3:3:U3|OR_2:U1  ; OR_2        ; work         ;
;       |node_op:\stage4:7:U4| ; 5 (0)       ; 0            ; 0          ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage4:7:U4          ; node_op     ; work         ;
;          |AND_2:U0|          ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage4:7:U4|AND_2:U0 ; AND_2       ; work         ;
;          |OR_2:U1|           ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ALU|KS_ADDER:F1|node_op:\stage4:7:U4|OR_2:U1  ; OR_2        ; work         ;
+------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NAND1:F4"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XOR1:F3"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor:F2|KS_ADDER:F2"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor:F2|twos_complement:F1|KS_ADDER:F1"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; i1[0..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[15]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor:F2"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:11:U3"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:10:U3"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:9:U3"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage3:8:U3"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage2:13:U2"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1|node_op:\stage2:12:U2"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; gi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KS_ADDER:F1"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 04 04:05:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-structure File: S:/VHDL Projects/Project_A/ALU.vhd Line: 12
    Info (12023): Found entity 1: ALU File: S:/VHDL Projects/Project_A/ALU.vhd Line: 2
Warning (12019): Can't analyze file -- file MY_XOR.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file xor2.vhd
    Info (12022): Found design unit 1: XOR2-struct File: S:/VHDL Projects/Project_A/XOR2.vhd Line: 9
    Info (12023): Found entity 1: XOR2 File: S:/VHDL Projects/Project_A/XOR2.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file xor1.vhd
    Info (12022): Found design unit 1: XOR1-plan File: S:/VHDL Projects/Project_A/XOR1.vhd Line: 8
    Info (12023): Found entity 1: XOR1 File: S:/VHDL Projects/Project_A/XOR1.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file gp_cal.vhd
    Info (12022): Found design unit 1: gp_cal-struct File: S:/VHDL Projects/Project_A/gp_cal.vhd Line: 8
    Info (12023): Found entity 1: gp_cal File: S:/VHDL Projects/Project_A/gp_cal.vhd Line: 1
Warning (12019): Can't analyze file -- file GP_arr.vhd is missing
Warning (12019): Can't analyze file -- file OR2.vhd is missing
Warning (12019): Can't analyze file -- file AND2.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file node_op.vhd
    Info (12022): Found design unit 1: node_op-struct File: S:/VHDL Projects/Project_A/node_op.vhd Line: 8
    Info (12023): Found entity 1: node_op File: S:/VHDL Projects/Project_A/node_op.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file subtractor.vhd
    Info (12022): Found design unit 1: subtractor-calc File: S:/VHDL Projects/Project_A/subtractor.vhd Line: 8
    Info (12023): Found entity 1: subtractor File: S:/VHDL Projects/Project_A/subtractor.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file twos_complement.vhd
    Info (12022): Found design unit 1: twos_complement-calc File: S:/VHDL Projects/Project_A/twos_complement.vhd Line: 8
    Info (12023): Found entity 1: twos_complement File: S:/VHDL Projects/Project_A/twos_complement.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file and_2.vhd
    Info (12022): Found design unit 1: AND_2-struct File: S:/VHDL Projects/Project_A/AND_2.vhd Line: 9
    Info (12023): Found entity 1: AND_2 File: S:/VHDL Projects/Project_A/AND_2.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file or_2.vhd
    Info (12022): Found design unit 1: OR_2-struct File: S:/VHDL Projects/Project_A/OR_2.vhd Line: 9
    Info (12023): Found entity 1: OR_2 File: S:/VHDL Projects/Project_A/OR_2.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file nand1.vhd
    Info (12022): Found design unit 1: NAND1-plan File: S:/VHDL Projects/Project_A/NAND1.vhd Line: 8
    Info (12023): Found entity 1: NAND1 File: S:/VHDL Projects/Project_A/NAND1.vhd Line: 1
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(7): used implicit default value for signal "A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(8): used implicit default value for signal "Z" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: S:/VHDL Projects/Project_A/ALU.vhd Line: 8
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(41): object "temp1" assigned a value but never read File: S:/VHDL Projects/Project_A/ALU.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(41): object "temp2" assigned a value but never read File: S:/VHDL Projects/Project_A/ALU.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(41): object "temp3" assigned a value but never read File: S:/VHDL Projects/Project_A/ALU.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(41): object "temp4" assigned a value but never read File: S:/VHDL Projects/Project_A/ALU.vhd Line: 41
Warning (12125): Using design file ks_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: KS_ADDER-calc File: S:/VHDL Projects/Project_A/ks_adder.vhd Line: 9
    Info (12023): Found entity 1: KS_ADDER File: S:/VHDL Projects/Project_A/ks_adder.vhd Line: 1
Info (12128): Elaborating entity "KS_ADDER" for hierarchy "KS_ADDER:F1" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 44
Info (12128): Elaborating entity "gp_cal" for hierarchy "KS_ADDER:F1|gp_cal:\pre_processing:0:pre" File: S:/VHDL Projects/Project_A/ks_adder.vhd Line: 33
Info (12128): Elaborating entity "node_op" for hierarchy "KS_ADDER:F1|node_op:\stage1:0:U1" File: S:/VHDL Projects/Project_A/ks_adder.vhd Line: 44
Info (12128): Elaborating entity "AND_2" for hierarchy "KS_ADDER:F1|node_op:\stage1:0:U1|AND_2:U0" File: S:/VHDL Projects/Project_A/node_op.vhd Line: 26
Info (12128): Elaborating entity "OR_2" for hierarchy "KS_ADDER:F1|node_op:\stage1:0:U1|OR_2:U1" File: S:/VHDL Projects/Project_A/node_op.vhd Line: 27
Info (12128): Elaborating entity "subtractor" for hierarchy "subtractor:F2" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 45
Info (12128): Elaborating entity "twos_complement" for hierarchy "subtractor:F2|twos_complement:F1" File: S:/VHDL Projects/Project_A/subtractor.vhd Line: 27
Info (12128): Elaborating entity "XOR1" for hierarchy "XOR1:F3" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 46
Info (12128): Elaborating entity "XOR2" for hierarchy "XOR1:F3|XOR2:\process1:0:U0" File: S:/VHDL Projects/Project_A/XOR1.vhd Line: 19
Info (12128): Elaborating entity "NAND1" for hierarchy "NAND1:F4" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "A[15]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[14]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[13]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[12]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[11]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[10]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[9]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[8]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[7]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[6]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[5]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[4]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[3]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[2]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[1]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "A[0]" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 7
    Warning (13410): Pin "Z" is stuck at GND File: S:/VHDL Projects/Project_A/ALU.vhd Line: 8
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "D0[15]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D0[14]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D0[13]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D0[12]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D0[11]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D0[10]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[15]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[14]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[13]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[12]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[11]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "D1[10]" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 4
    Warning (15610): No output dependent on input pin "S0" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 6
    Warning (15610): No output dependent on input pin "S1" File: S:/VHDL Projects/Project_A/ALU.vhd Line: 6
Info (21057): Implemented 62 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 10 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Fri Dec 04 04:05:37 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


