

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Thu Jan  5 05:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.194 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |      320|      320|         2|          1|          1|   320|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     545|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     545|   2438|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln40_fu_200_p2                |         +|   0|  0|    14|           9|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|     2|           1|           1|
    |icmp_ln40_fu_194_p2               |      icmp|   0|  0|    11|           9|           9|
    |shl_ln42_1_fu_248_p2              |       shl|   0|  0|  2171|         512|         512|
    |shl_ln42_2_fu_318_p2              |       shl|   0|  0|   182|           4|          64|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  2384|         537|         590|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_110                 |   9|          2|    9|         18|
    |test_data_TDATA_blk_n    |   9|          2|    1|          2|
    |test_data_d_we0          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   85|        170|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |i_1_reg_392                |    9|   0|    9|          0|
    |i_fu_110                   |    9|   0|    9|          0|
    |shl_ln42_1_reg_401         |  512|   0|  512|          0|
    |valDataCtrl_dest_V_fu_86   |    1|   0|    1|          0|
    |valDataCtrl_id_V_fu_90     |    1|   0|    1|          0|
    |valDataCtrl_keep_V_fu_106  |    4|   0|    4|          0|
    |valDataCtrl_last_V_fu_94   |    1|   0|    1|          0|
    |valDataCtrl_strb_V_fu_102  |    4|   0|    4|          0|
    |valDataCtrl_user_V_fu_98   |    1|   0|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  545|   0|  545|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_40_5|  return value|
|test_data_TVALID       |   in|    1|        axis|                 test_data_V_data_V|       pointer|
|test_data_TDATA        |   in|   32|        axis|                 test_data_V_data_V|       pointer|
|test_data_TREADY       |  out|    1|        axis|                 test_data_V_dest_V|       pointer|
|test_data_TDEST        |   in|    1|        axis|                 test_data_V_dest_V|       pointer|
|test_data_TKEEP        |   in|    4|        axis|                 test_data_V_keep_V|       pointer|
|test_data_TSTRB        |   in|    4|        axis|                 test_data_V_strb_V|       pointer|
|test_data_TUSER        |   in|    1|        axis|                 test_data_V_user_V|       pointer|
|test_data_TLAST        |   in|    1|        axis|                 test_data_V_last_V|       pointer|
|test_data_TID          |   in|    1|        axis|                   test_data_V_id_V|       pointer|
|test_data_d_address0   |  out|    5|   ap_memory|                        test_data_d|         array|
|test_data_d_ce0        |  out|    1|   ap_memory|                        test_data_d|         array|
|test_data_d_we0        |  out|   64|   ap_memory|                        test_data_d|         array|
|test_data_d_d0         |  out|  512|   ap_memory|                        test_data_d|         array|
|tmp_keep_V_out         |  out|    4|      ap_vld|                     tmp_keep_V_out|       pointer|
|tmp_keep_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_keep_V_out|       pointer|
|tmp_strb_V_out         |  out|    4|      ap_vld|                     tmp_strb_V_out|       pointer|
|tmp_strb_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_strb_V_out|       pointer|
|tmp_user_V_out         |  out|    1|      ap_vld|                     tmp_user_V_out|       pointer|
|tmp_user_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_user_V_out|       pointer|
|tmp_last_V_out         |  out|    1|      ap_vld|                     tmp_last_V_out|       pointer|
|tmp_last_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_last_V_out|       pointer|
|tmp_id_V_out           |  out|    1|      ap_vld|                       tmp_id_V_out|       pointer|
|tmp_id_V_out_ap_vld    |  out|    1|      ap_vld|                       tmp_id_V_out|       pointer|
|tmp_dest_V_out         |  out|    1|      ap_vld|                     tmp_dest_V_out|       pointer|
|tmp_dest_V_out_ap_vld  |  out|    1|      ap_vld|                     tmp_dest_V_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

