{
  "design": {
    "design_info": {
      "boundary_crc": "0x2C563BE45303BFD8",
      "device": "xczu3eg-sbva484-2-i",
      "gen_directory": "../../../../denoise.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "MSXBO_FDMA_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "rst_ps8_0_213M": "",
      "the_controller_axi_0": "",
      "ps8_0_axi_periph": {
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      }
    },
    "ports": {
      "pkg_wr_en": {
        "direction": "O"
      },
      "pkg_rd_size": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "pkg_rd_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "pkg_wr_last": {
        "direction": "O"
      },
      "pkg_rd_data": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "pkg_wr_areq": {
        "direction": "I"
      },
      "pkg_rd_last": {
        "direction": "O"
      },
      "pkg_rd_areq": {
        "direction": "I"
      },
      "pkg_wr_size": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "pkg_wr_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "pkg_rd_en": {
        "direction": "O"
      },
      "rst_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "pkg_wr_data": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "intr": {
        "type": "intr",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "cmd_vld": {
        "direction": "O"
      },
      "cmd_out": {
        "direction": "O",
        "left": "127",
        "right": "0"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "system_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\system_zynq_ultra_ps_e_0_0\\system_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "#############SD 0#SD 0#SD 0#SD 0#####SD 0#SD 0##SD 0##########UART 0#UART 0##########################################"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "#############sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#####sdio0_cmd_out#sdio0_clk_out##sdio0_cd_n##########rxd#txd##########################################"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "506.661621"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__APLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FBDIV": {
            "value": "72"
          },
          "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "253.330811"
          },
          "PSU__CRF_APB__DDR_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "533"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "633.327026"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__DPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__DPLL_CTRL__FBDIV": {
            "value": "76"
          },
          "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": {
            "value": "63"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": {
            "value": "10"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "633.327026"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "93.749062"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": {
            "value": "8"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__VPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRF_APB__VPLL_CTRL__FBDIV": {
            "value": "64"
          },
          "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "37.499626"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": {
            "value": "20"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": {
            "value": "2"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "214.283569"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": {
            "value": "12"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__IOPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FBDIV": {
            "value": "90"
          },
          "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "93.749062"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": {
            "value": "16"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "166.664993"
          },
          "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": {
            "value": "9"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "106.665604"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": {
            "value": "10"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__RPLL_CTRL__DIV2": {
            "value": "1"
          },
          "PSU__CRL_APB__RPLL_CTRL__FBDIV": {
            "value": "64"
          },
          "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "152.379425"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": {
            "value": "7"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "93.749062"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": {
            "value": "16"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": {
            "value": "15"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": {
            "value": "1"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": {
            "value": "5"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": {
            "value": "15"
          },
          "PSU__DDRC__ADDR_MIRROR": {
            "value": "1"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "16384 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DQMAP_0_3": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_12_15": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_16_19": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_20_23": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_24_27": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_28_31": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_32_35": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_36_39": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_40_43": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_44_47": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_48_51": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_4_7": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_52_55": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_56_59": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_60_63": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_64_67": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_68_71": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_8_11": {
            "value": "0"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "32 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": {
            "value": "0"
          },
          "PSU__DDRC__LPDDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "LPDDR 4"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "LPDDR4_1066"
          },
          "PSU__DDRC__T_FAW": {
            "value": "40.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "42"
          },
          "PSU__DDRC__T_RC": {
            "value": "63"
          },
          "PSU__DDRC__T_RCD": {
            "value": "10"
          },
          "PSU__DDRC__T_RP": {
            "value": "12"
          },
          "PSU__DDRC__VENDOR_PART": {
            "value": "OTHERS"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "266.500"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "0"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD0__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_CD__IO": {
            "value": "MIO 24"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 16 21 22"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 34 .. 35"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "MSXBO_FDMA_0": {
        "vlnv": "xilinx.com:user:MSXBO_FDMA:1.1",
        "xci_name": "system_MSXBO_FDMA_0_0",
        "xci_path": "ip\\system_MSXBO_FDMA_0_0\\system_MSXBO_FDMA_0_0.xci",
        "inst_hier_path": "MSXBO_FDMA_0",
        "parameters": {
          "C_M00_AXI_BURST_LEN": {
            "value": "4"
          },
          "C_M00_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "C_M00_AXI_ID": {
            "value": "1"
          }
        },
        "interface_ports": {
          "m00_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m00_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m00_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_axi_interconnect_0_1\\system_axi_interconnect_0_1.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "system_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_213M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_ps8_0_213M_1",
        "xci_path": "ip\\system_rst_ps8_0_213M_1\\system_rst_ps8_0_213M_1.xci",
        "inst_hier_path": "rst_ps8_0_213M"
      },
      "the_controller_axi_0": {
        "vlnv": "xilinx.com:user:the_controller_axi:1.0",
        "xci_name": "system_the_controller_axi_0_1",
        "xci_path": "ip\\system_the_controller_axi_0_1\\system_the_controller_axi_0_1.xci",
        "inst_hier_path": "the_controller_axi_0"
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_ps8_0_axi_periph_0\\system_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph",
        "xci_name": "system_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_auto_ds_0",
                "xci_path": "ip\\system_auto_ds_0\\system_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "MSXBO_FDMA_0_m00_axi": {
        "interface_ports": [
          "MSXBO_FDMA_0/m00_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "the_controller_axi_0/S0_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "ps8_0_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "MSXBO_FDMA_0_pkg_rd_data": {
        "ports": [
          "MSXBO_FDMA_0/pkg_rd_data",
          "pkg_rd_data"
        ]
      },
      "MSXBO_FDMA_0_pkg_rd_en": {
        "ports": [
          "MSXBO_FDMA_0/pkg_rd_en",
          "pkg_rd_en"
        ]
      },
      "MSXBO_FDMA_0_pkg_rd_last": {
        "ports": [
          "MSXBO_FDMA_0/pkg_rd_last",
          "pkg_rd_last"
        ]
      },
      "MSXBO_FDMA_0_pkg_wr_en": {
        "ports": [
          "MSXBO_FDMA_0/pkg_wr_en",
          "pkg_wr_en"
        ]
      },
      "MSXBO_FDMA_0_pkg_wr_last": {
        "ports": [
          "MSXBO_FDMA_0/pkg_wr_last",
          "pkg_wr_last"
        ]
      },
      "pkg_rd_addr_0_1": {
        "ports": [
          "pkg_rd_addr",
          "MSXBO_FDMA_0/pkg_rd_addr"
        ]
      },
      "pkg_rd_areq_0_1": {
        "ports": [
          "pkg_rd_areq",
          "MSXBO_FDMA_0/pkg_rd_areq"
        ]
      },
      "pkg_rd_size_0_1": {
        "ports": [
          "pkg_rd_size",
          "MSXBO_FDMA_0/pkg_rd_size"
        ]
      },
      "pkg_wr_addr_0_1": {
        "ports": [
          "pkg_wr_addr",
          "MSXBO_FDMA_0/pkg_wr_addr"
        ]
      },
      "pkg_wr_areq_0_1": {
        "ports": [
          "pkg_wr_areq",
          "MSXBO_FDMA_0/pkg_wr_areq"
        ]
      },
      "pkg_wr_data_0_1": {
        "ports": [
          "pkg_wr_data",
          "MSXBO_FDMA_0/pkg_wr_data"
        ]
      },
      "pkg_wr_size_0_1": {
        "ports": [
          "pkg_wr_size",
          "MSXBO_FDMA_0/pkg_wr_size"
        ]
      },
      "pl_ps_irq0_0_1": {
        "ports": [
          "intr",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "rst_ps8_0_213M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_213M/peripheral_aresetn",
          "axi_interconnect_0/ARESETN",
          "MSXBO_FDMA_0/m00_axi_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "rst_n",
          "ps8_0_axi_periph/S00_ARESETN",
          "the_controller_axi_0/s0_axi_aresetn",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/ARESETN"
        ]
      },
      "the_controller_axi_0_cmd_out": {
        "ports": [
          "the_controller_axi_0/cmd_out",
          "cmd_out"
        ]
      },
      "the_controller_axi_0_cmd_vld": {
        "ports": [
          "the_controller_axi_0/cmd_vld",
          "cmd_vld"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "clk",
          "MSXBO_FDMA_0/m00_axi_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "axi_interconnect_0/ACLK",
          "rst_ps8_0_213M/slowest_sync_clk",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "ps8_0_axi_periph/S00_ACLK",
          "the_controller_axi_0/s0_axi_aclk",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/ACLK"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_213M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_the_controller_axi_0_S0_AXI_reg": {
                "address_block": "/the_controller_axi_0/S0_AXI/S0_AXI_reg",
                "offset": "0x00A0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/MSXBO_FDMA_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}