Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 099750668c3b4427a55d197dcb30a638 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instr_fetch_testbench_behav xil_defaultlib.instr_fetch_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pc_out' [C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/instruction_fetch.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_if
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.instr_fetch_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot instr_fetch_testbench_behav
