
MicroControlador.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  08004128  08004128  00005128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800449c  0800449c  000061cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800449c  0800449c  0000549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044a4  080044a4  000061cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a4  080044a4  000054a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044a8  080044a8  000054a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  080044ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000061cc  2**0
                  CONTENTS
 10 .bss          00000184  200001d0  200001d0  000061d0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000354  20000354  000061d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000061cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000326d  00000000  00000000  000061fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000099f  00000000  00000000  00009469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000408  00000000  00000000  00009e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002f1  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000203a1  00000000  00000000  0000a501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003e04  00000000  00000000  0002a8a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c25a7  00000000  00000000  0002e6a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f0c4d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001e9c  00000000  00000000  000f0c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  000f2b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800410c 	.word	0x0800410c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	0800410c 	.word	0x0800410c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c04:	4013      	ands	r3, r2
 8000c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	60d3      	str	r3, [r2, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	db0b      	blt.n	8000c5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	f003 021f 	and.w	r2, r3, #31
 8000c48:	4907      	ldr	r1, [pc, #28]	@ (8000c68 <__NVIC_EnableIRQ+0x38>)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	095b      	lsrs	r3, r3, #5
 8000c50:	2001      	movs	r0, #1
 8000c52:	fa00 f202 	lsl.w	r2, r0, r2
 8000c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000e100 	.word	0xe000e100

08000c6c <Utility_Init>:
//Declarações de funções úteis

//Funções de configuração do sistema de clock do STM32
//Inicialização de funções da biblioteca
void Utility_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	Configure_Clock();	//inicializa o sistema de clock
 8000c70:	f000 f804 	bl	8000c7c <Configure_Clock>
	TIM2_Setup();		//configura o Timer2 como base de tempo de 1us
 8000c74:	f000 f86c 	bl	8000d50 <TIM2_Setup>
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <Configure_Clock>:
//HCLK = 168 MHz
//APB1 = 42 MHz
//APB2 = 84 MHz
//USB, RNG, SDIO = 48 MHz
void Configure_Clock(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	#define PLL_N	168
	#define PLL_P	2
	#define PLL_Q	7

	//Configurações da Flash e do regulador de tensão para permitir operação em alta velocidade
	FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;	//habilita prefetch, caches e a latência da flash
 8000c80:	4b2e      	ldr	r3, [pc, #184]	@ (8000d3c <Configure_Clock+0xc0>)
 8000c82:	f240 7205 	movw	r2, #1797	@ 0x705
 8000c86:	601a      	str	r2, [r3, #0]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;	//habilita o clock da interface de energia
 8000c88:	4b2d      	ldr	r3, [pc, #180]	@ (8000d40 <Configure_Clock+0xc4>)
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000d40 <Configure_Clock+0xc4>)
 8000c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS;				//regulador de tensão no modo 2
 8000c94:	4b2b      	ldr	r3, [pc, #172]	@ (8000d44 <Configure_Clock+0xc8>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a2a      	ldr	r2, [pc, #168]	@ (8000d44 <Configure_Clock+0xc8>)
 8000c9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c9e:	6013      	str	r3, [r2, #0]

	//Configuração do modo de agrupamento de prioridades das interrupções
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca0:	2003      	movs	r0, #3
 8000ca2:	f7ff ffa1 	bl	8000be8 <__NVIC_SetPriorityGrouping>

	//Reseta os registradores do módulo RCC para o estado inicial
	RCC->CIR = 0;				//desabilita todas as interrupções de RCC
 8000ca6:	4b26      	ldr	r3, [pc, #152]	@ (8000d40 <Configure_Clock+0xc4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
	RCC->CR |= RCC_CR_HSION;	//liga o oscilador HSI
 8000cac:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a23      	ldr	r2, [pc, #140]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	6013      	str	r3, [r2, #0]
	RCC->CFGR = 0;				//reseta o registrador CFGR
 8000cb8:	4b21      	ldr	r3, [pc, #132]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
	//Desliga HSE, CSS e o PLL e o bypass de HSE
	RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON | RCC_CR_HSEBYP);
 8000cbe:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a1f      	ldr	r2, [pc, #124]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cc4:	f023 7386 	bic.w	r3, r3, #17563648	@ 0x10c0000
 8000cc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ccc:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR = 0x24003010;	//reseta o registrador PLLCFGR
 8000cce:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d48 <Configure_Clock+0xcc>)
 8000cd2:	605a      	str	r2, [r3, #4]

	//Configura a fonte de clock (HSE), os parâmetros do PLL e prescalers dos barramentos AHB, APB
	RCC->CR |= RCC_CR_HSEON;				//habilita HSE
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a19      	ldr	r2, [pc, #100]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cde:	6013      	str	r3, [r2, #0]
	while(!((RCC->CR) & RCC_CR_HSERDY));	//espera HSE ficar pronto
 8000ce0:	bf00      	nop
 8000ce2:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <Configure_Clock+0xc4>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d0f9      	beq.n	8000ce2 <Configure_Clock+0x66>
    RCC->CFGR |= 0x9400;	//HCLK = SYSCLK/1, PCLK2 = HCLK/2, PCLK1 = HCLK/4
 8000cee:	4b14      	ldr	r3, [pc, #80]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	4a13      	ldr	r2, [pc, #76]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cf4:	f443 4314 	orr.w	r3, r3, #37888	@ 0x9400
 8000cf8:	6093      	str	r3, [r2, #8]

    //Configura a fonte de clock e os parâmetros do PLL principal
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) | (0x400000) | (PLL_Q << 24);
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <Configure_Clock+0xc4>)
 8000cfc:	4a13      	ldr	r2, [pc, #76]	@ (8000d4c <Configure_Clock+0xd0>)
 8000cfe:	605a      	str	r2, [r3, #4]

    RCC->CR |= RCC_CR_PLLON;			//habilita o PLL
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0e      	ldr	r2, [pc, #56]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d0a:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY));	//espera o PLL ficar pronto verificando a flag PLLRDY
 8000d0c:	bf00      	nop
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0f9      	beq.n	8000d0e <Configure_Clock+0x92>

    RCC->CFGR |= 0x2;					//seleciona o PLL como fonte de SYSCLK
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	6093      	str	r3, [r2, #8]
    while((RCC->CFGR & 0xC) != 0x8);	//espera o PLL ser a fonte de SYSCLK
 8000d26:	bf00      	nop
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <Configure_Clock+0xc4>)
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	f003 030c 	and.w	r3, r3, #12
 8000d30:	2b08      	cmp	r3, #8
 8000d32:	d1f9      	bne.n	8000d28 <Configure_Clock+0xac>
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023c00 	.word	0x40023c00
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40007000 	.word	0x40007000
 8000d48:	24003010 	.word	0x24003010
 8000d4c:	07402a04 	.word	0x07402a04

08000d50 <TIM2_Setup>:


//Funções de timers e temporização
//Configura o timer 2 como base de tempo de 1us
void TIM2_Setup(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
	//O modo padrão do contador é com contagem crescente
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;	//liga o clock do Timer2
 8000d54:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <TIM2_Setup+0x3c>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d58:	4a0c      	ldr	r2, [pc, #48]	@ (8000d8c <TIM2_Setup+0x3c>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM2->PSC = 83;						//prescaler para incrementos a cada 1uS
 8000d60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d64:	2253      	movs	r2, #83	@ 0x53
 8000d66:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->EGR = TIM_EGR_UG;				//update event para escrever o valor do prescaler
 8000d68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	615a      	str	r2, [r3, #20]
	TIM2->CR1 |= TIM_CR1_CEN;			//habilita o timer
 8000d70:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800

08000d90 <Delay_ms>:
	while(TIM2->CNT < delay);	//aguarda o tempo passar
}

//Criação de atraso em ms
void Delay_ms(uint32_t delay)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	uint32_t max = 1000*delay;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d9e:	fb02 f303 	mul.w	r3, r2, r3
 8000da2:	60fb      	str	r3, [r7, #12]
	TIM2->CNT = 0;				//inicializa o contador com 0
 8000da4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000da8:	2200      	movs	r2, #0
 8000daa:	625a      	str	r2, [r3, #36]	@ 0x24
	while(TIM2->CNT < max);		//aguarda o tempo passar
 8000dac:	bf00      	nop
 8000dae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d8f9      	bhi.n	8000dae <Delay_ms+0x1e>
}
 8000dba:	bf00      	nop
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <GPIO_Clock_Enable>:


//Funções de manipulação de GPIO
//Habilita o clock de um GPIO
void GPIO_Clock_Enable(GPIO_TypeDef* GPIOx)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= (1 << ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE)));
 8000dd0:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <GPIO_Clock_Enable+0x30>)
 8000dd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f103 433f 	add.w	r3, r3, #3204448256	@ 0xbf000000
 8000dda:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 8000dde:	0a9b      	lsrs	r3, r3, #10
 8000de0:	2101      	movs	r1, #1
 8000de2:	fa01 f303 	lsl.w	r3, r1, r3
 8000de6:	4904      	ldr	r1, [pc, #16]	@ (8000df8 <GPIO_Clock_Enable+0x30>)
 8000de8:	4313      	orrs	r3, r2
 8000dea:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40023800 	.word	0x40023800

08000dfc <GPIO_Pin_Mode>:

//Configura o modo de operação de um pino de um GPIO
void GPIO_Pin_Mode(GPIO_TypeDef* GPIOx, uint8_t pin, uint8_t mode)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	70fb      	strb	r3, [r7, #3]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	70bb      	strb	r3, [r7, #2]
	GPIOx->MODER &= ~(0b11 << 2*pin);	//reseta os 2 bits do modo de operação
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	78fa      	ldrb	r2, [r7, #3]
 8000e12:	0052      	lsls	r2, r2, #1
 8000e14:	2103      	movs	r1, #3
 8000e16:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1a:	43d2      	mvns	r2, r2
 8000e1c:	401a      	ands	r2, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (mode << 2*pin);	//configura o modo selecionado
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	78b9      	ldrb	r1, [r7, #2]
 8000e28:	78fa      	ldrb	r2, [r7, #3]
 8000e2a:	0052      	lsls	r2, r2, #1
 8000e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	601a      	str	r2, [r3, #0]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <GPIO_Alternate_Function>:
	GPIOx->OTYPER |= (mode << pin);	//configura o tipo selecionado
}

//Configura a função alternativa de um pino de um GPIO
void GPIO_Alternate_Function(GPIO_TypeDef* GPIOx, uint8_t pin, uint8_t function)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70fb      	strb	r3, [r7, #3]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	70bb      	strb	r3, [r7, #2]
	GPIOx->AFR[pin/8] &= ~(0b1111 << ((pin % 8) * 4));	//reseta os 4 bits da função alternativa
 8000e52:	78fb      	ldrb	r3, [r7, #3]
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	b2d8      	uxtb	r0, r3
 8000e58:	4602      	mov	r2, r0
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	3208      	adds	r2, #8
 8000e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e62:	78fa      	ldrb	r2, [r7, #3]
 8000e64:	f002 0207 	and.w	r2, r2, #7
 8000e68:	0092      	lsls	r2, r2, #2
 8000e6a:	210f      	movs	r1, #15
 8000e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e70:	43d2      	mvns	r2, r2
 8000e72:	4611      	mov	r1, r2
 8000e74:	4602      	mov	r2, r0
 8000e76:	4019      	ands	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GPIOx->AFR[pin/8] |= (function << ((pin % 8) * 4));	//configura a função selecionada
 8000e80:	78fb      	ldrb	r3, [r7, #3]
 8000e82:	08db      	lsrs	r3, r3, #3
 8000e84:	b2d8      	uxtb	r0, r3
 8000e86:	4602      	mov	r2, r0
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3208      	adds	r2, #8
 8000e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e90:	78b9      	ldrb	r1, [r7, #2]
 8000e92:	78fa      	ldrb	r2, [r7, #3]
 8000e94:	f002 0207 	and.w	r2, r2, #7
 8000e98:	0092      	lsls	r2, r2, #2
 8000e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	4319      	orrs	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3208      	adds	r2, #8
 8000ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <GPIO_Write_Pin>:

//Escreve um nível lógico em um pino de um GPIO
static inline void GPIO_Write_Pin(GPIO_TypeDef* GPIOx, uint8_t pin, uint8_t level)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	70fb      	strb	r3, [r7, #3]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	70bb      	strb	r3, [r7, #2]
	if(level)
 8000ec8:	78bb      	ldrb	r3, [r7, #2]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d009      	beq.n	8000ee2 <GPIO_Write_Pin+0x2a>
		GPIOx->ODR |= (1 << pin);	//nível alto no pino
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	78fa      	ldrb	r2, [r7, #3]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	431a      	orrs	r2, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	615a      	str	r2, [r3, #20]
	else
		GPIOx->ODR &= ~(1 << pin);	//nível baixo no pino

	//GPIOx->BSRR |= (1 << (pin + 16 * (1 - level)));	//alternativa usando o registrador BSRR
}
 8000ee0:	e009      	b.n	8000ef6 <GPIO_Write_Pin+0x3e>
		GPIOx->ODR &= ~(1 << pin);	//nível baixo no pino
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	78fa      	ldrb	r2, [r7, #3]
 8000ee8:	2101      	movs	r1, #1
 8000eea:	fa01 f202 	lsl.w	r2, r1, r2
 8000eee:	43d2      	mvns	r2, r2
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	615a      	str	r2, [r3, #20]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
	...

08000f04 <ADC_Init>:
//Configura o clock do ADC selecionado e habilita o ADC.
//@param  ADCx: onde x pode ser 1, 2 ou 3 para selecionar o ADC desejado.
//@param  mode: modo de operação do ADC (SINGLE_CHANNEL ou MULTI_CHANNEL).
//@param  resolution: resolução da conversão do ADC (ADC_RES_12BITS, ADC_RES_10BITS, ADC_RES_8BITS ou ADC_RES_6BITS).
void ADC_Init(ADC_TypeDef *ADCx, uint8_t mode, uint8_t resolution)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	70fb      	strb	r3, [r7, #3]
 8000f10:	4613      	mov	r3, r2
 8000f12:	70bb      	strb	r3, [r7, #2]
	//Configuração do Clock do ADCx
	//Habilitação do Clock
	RCC->APB2ENR |= (1 << ((uint32_t)ADCx - (ADC1_BASE)) / ((ADC2_BASE) - (ADC1_BASE))) << 8;
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <ADC_Init+0xb4>)
 8000f16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8000f1e:	f5a3 3390 	sub.w	r3, r3, #73728	@ 0x12000
 8000f22:	0a1b      	lsrs	r3, r3, #8
 8000f24:	2101      	movs	r1, #1
 8000f26:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2a:	021b      	lsls	r3, r3, #8
 8000f2c:	4922      	ldr	r1, [pc, #136]	@ (8000fb8 <ADC_Init+0xb4>)
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	644b      	str	r3, [r1, #68]	@ 0x44

	//Configuração do prescaler do ADC
	ADC->CCR |= (0b01 << 16);	//prescaler /4 (84MHz/4 = 21MHz)
 8000f32:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <ADC_Init+0xb8>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	4a21      	ldr	r2, [pc, #132]	@ (8000fbc <ADC_Init+0xb8>)
 8000f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f3c:	6053      	str	r3, [r2, #4]

	//Configura modo de operação
	if(!mode)	//SINGLE_CHANNEL
 8000f3e:	78fb      	ldrb	r3, [r7, #3]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10c      	bne.n	8000f5e <ADC_Init+0x5a>
	{
		ADCx->CR1 &= ~ADC_CR1_SCAN;	//desabilita o escaneamento de canais
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	605a      	str	r2, [r3, #4]
		ADC1->CR2 &= ~ADC_CR2_EOCS;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <ADC_Init+0xbc>)
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc0 <ADC_Init+0xbc>)
 8000f56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f5a:	6093      	str	r3, [r2, #8]
 8000f5c:	e00b      	b.n	8000f76 <ADC_Init+0x72>
	}
	else		//MULTI_CHANNEL
	{
		ADCx->CR1 |= ADC_CR1_SCAN;	//habilita o escaneamento de canais
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	605a      	str	r2, [r3, #4]
		ADC1->CR2 |= ADC_CR2_EOCS;	//bit EOC setado ao final de cada conversão
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <ADC_Init+0xbc>)
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	4a14      	ldr	r2, [pc, #80]	@ (8000fc0 <ADC_Init+0xbc>)
 8000f70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f74:	6093      	str	r3, [r2, #8]
	}

	//Definição da resolução
	ADCx->CR1 &= ~ADC_CR1_RES;		//limpa o campo da resolução
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
	ADCx->CR1 |= resolution << 24;	//escreve a resolução
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	78bb      	ldrb	r3, [r7, #2]
 8000f88:	061b      	lsls	r3, r3, #24
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	605a      	str	r2, [r3, #4]

	ADCx->SMPR2 |= 0b111;			//seleção do tempo de amostragem (máximo)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	f043 0207 	orr.w	r2, r3, #7
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	611a      	str	r2, [r3, #16]

	//Liga o ADCx
	ADCx->CR2 |= ADC_CR2_ADON;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f043 0201 	orr.w	r2, r3, #1
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
	Delay_ms(1);	//aguarda o ADC iniciar
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f7ff fef1 	bl	8000d90 <Delay_ms>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40012300 	.word	0x40012300
 8000fc0:	40012000 	.word	0x40012000

08000fc4 <ADC_SingleChannel>:
//Esta função configura o pino de entrada do canal selecionado como analógico
//e configura o sequenciador do ADC para realizar a conversão nesse canal.
//@param  ADCx: onde x pode ser 1, 2 ou 3 para selecionar o periférico ADC.
//@param  canal: número do canal a ser convertido (ADC_IN0 a ADC_IN15).
void ADC_SingleChannel(ADC_TypeDef *ADCx, uint8_t channel)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	70fb      	strb	r3, [r7, #3]
	//Configuração do canal a ser convertido pelo ADCx
	if(channel < 8)
 8000fd0:	78fb      	ldrb	r3, [r7, #3]
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	d809      	bhi.n	8000fea <ADC_SingleChannel+0x26>
	{
		GPIO_Clock_Enable(GPIOA);				//habilita o clock do GPIOA
 8000fd6:	4821      	ldr	r0, [pc, #132]	@ (800105c <ADC_SingleChannel+0x98>)
 8000fd8:	f7ff fef6 	bl	8000dc8 <GPIO_Clock_Enable>
		GPIO_Pin_Mode(GPIOA, channel, ANALOG);	//configura o pino PAx como função analógica
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	2203      	movs	r2, #3
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	481e      	ldr	r0, [pc, #120]	@ (800105c <ADC_SingleChannel+0x98>)
 8000fe4:	f7ff ff0a 	bl	8000dfc <GPIO_Pin_Mode>
 8000fe8:	e022      	b.n	8001030 <ADC_SingleChannel+0x6c>
	}
	else if(channel == 8 || channel == 9)
 8000fea:	78fb      	ldrb	r3, [r7, #3]
 8000fec:	2b08      	cmp	r3, #8
 8000fee:	d002      	beq.n	8000ff6 <ADC_SingleChannel+0x32>
 8000ff0:	78fb      	ldrb	r3, [r7, #3]
 8000ff2:	2b09      	cmp	r3, #9
 8000ff4:	d10b      	bne.n	800100e <ADC_SingleChannel+0x4a>
	{
		GPIO_Clock_Enable(GPIOB);					//habilita o clock do GPIOB
 8000ff6:	481a      	ldr	r0, [pc, #104]	@ (8001060 <ADC_SingleChannel+0x9c>)
 8000ff8:	f7ff fee6 	bl	8000dc8 <GPIO_Clock_Enable>
		GPIO_Pin_Mode(GPIOB, channel - 8, ANALOG);	//configura o pino PB(x-8) como função analógica
 8000ffc:	78fb      	ldrb	r3, [r7, #3]
 8000ffe:	3b08      	subs	r3, #8
 8001000:	b2db      	uxtb	r3, r3
 8001002:	2203      	movs	r2, #3
 8001004:	4619      	mov	r1, r3
 8001006:	4816      	ldr	r0, [pc, #88]	@ (8001060 <ADC_SingleChannel+0x9c>)
 8001008:	f7ff fef8 	bl	8000dfc <GPIO_Pin_Mode>
 800100c:	e010      	b.n	8001030 <ADC_SingleChannel+0x6c>
	}
	else if(channel >= 10 && channel <= 15)
 800100e:	78fb      	ldrb	r3, [r7, #3]
 8001010:	2b09      	cmp	r3, #9
 8001012:	d90d      	bls.n	8001030 <ADC_SingleChannel+0x6c>
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	2b0f      	cmp	r3, #15
 8001018:	d80a      	bhi.n	8001030 <ADC_SingleChannel+0x6c>
	{
		GPIO_Clock_Enable(GPIOC);					//habilita o clock do GPIOC
 800101a:	4812      	ldr	r0, [pc, #72]	@ (8001064 <ADC_SingleChannel+0xa0>)
 800101c:	f7ff fed4 	bl	8000dc8 <GPIO_Clock_Enable>
		GPIO_Pin_Mode(GPIOC, channel - 10, ANALOG);	//configura o pino PC(x-10) como função analógica
 8001020:	78fb      	ldrb	r3, [r7, #3]
 8001022:	3b0a      	subs	r3, #10
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2203      	movs	r2, #3
 8001028:	4619      	mov	r1, r3
 800102a:	480e      	ldr	r0, [pc, #56]	@ (8001064 <ADC_SingleChannel+0xa0>)
 800102c:	f7ff fee6 	bl	8000dfc <GPIO_Pin_Mode>
	}

	//Seleciona o canal a ser convertido pelo ADCx
	ADCx->SQR1 &= ~0xF << 20;	//seleciona a quantidade de canais (1 canal)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001034:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	62da      	str	r2, [r3, #44]	@ 0x2c
	ADCx->SQR3 &= ~0x1F;		//limpa o campo do canal
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001040:	f023 021f 	bic.w	r2, r3, #31
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	635a      	str	r2, [r3, #52]	@ 0x34
	ADCx->SQR3 |= channel;		//escreve o canal
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	431a      	orrs	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40020000 	.word	0x40020000
 8001060:	40020400 	.word	0x40020400
 8001064:	40020800 	.word	0x40020800

08001068 <ADC_GetSingleConversion>:
//Esta função ativa a conversão do canal configurado e aguarda até que a conversão
//esteja completa antes de retornar o valor lido.
//@param  ADCx: onde x pode ser 1, 2 ou 3 para selecionar o ADC.
//@retval Retorna o valor da conversão realizada pelo ADC.
uint16_t ADC_GetSingleConversion(ADC_TypeDef *ADCx)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	ADCx->CR2 |= ADC_CR2_SWSTART;		//inicia a conversão
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	609a      	str	r2, [r3, #8]
	while (!(ADCx->SR & ADC_SR_EOC));	//aguarda o fim da conversão
 800107c:	bf00      	nop
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d0f9      	beq.n	800107e <ADC_GetSingleConversion+0x16>
	return ADCx->DR;					//retorna o valor convertido
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108e:	b29b      	uxth	r3, r3
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <USART1_Init>:


//Funções de periféricos de comunicação
//Configuração básica da USART1
void USART1_Init(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
	//Configuração da USART1
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;				//habilita o clock da USART1
 80010a0:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <USART1_Init+0x54>)
 80010a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a4:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <USART1_Init+0x54>)
 80010a6:	f043 0310 	orr.w	r3, r3, #16
 80010aa:	6453      	str	r3, [r2, #68]	@ 0x44
	USART1->BRR = 84;									//ajusta baud rate para 1 Mbps (frequência do periférico de 84MHz)
 80010ac:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <USART1_Init+0x58>)
 80010ae:	2254      	movs	r2, #84	@ 0x54
 80010b0:	609a      	str	r2, [r3, #8]
	//O estado default do registrador USART1->CR1 garante:
	//1 stop bit, 8 bits de dados, sem bit de paridade,
	//oversampling de 16 amostras por bit
	USART1->CR1 |= (USART_CR1_TE | USART_CR1_UE);		//habilita apenas o transmissor e a USART1
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <USART1_Init+0x58>)
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	4a0f      	ldr	r2, [pc, #60]	@ (80010f4 <USART1_Init+0x58>)
 80010b8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010bc:	f043 0308 	orr.w	r3, r3, #8
 80010c0:	60d3      	str	r3, [r2, #12]
	//Habilita a interrupção da USART1 no NVIC
	//NVIC_SetPriority(USART1_IRQn, 0);	//seta a prioridade da USART1
	//NVIC_EnableIRQ(USART1_IRQn);		//habilita a interrupção da USART1

	//Configuração dos pinos PA9 (TX) e PA10(RX)
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			//habilita o clock do GPIOA
 80010c2:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <USART1_Init+0x54>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <USART1_Init+0x54>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER |= (0b10 << 20) | (0b10 << 18);	//pinos PA10 e PA9 em função alternativa
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <USART1_Init+0x5c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a09      	ldr	r2, [pc, #36]	@ (80010f8 <USART1_Init+0x5c>)
 80010d4:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 80010d8:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[1] |= (0b0111 << 8) | (0b0111 << 4);	//função alternativa 7 (USART1)
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <USART1_Init+0x5c>)
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010de:	4a06      	ldr	r2, [pc, #24]	@ (80010f8 <USART1_Init+0x5c>)
 80010e0:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 80010e4:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40011000 	.word	0x40011000
 80010f8:	40020000 	.word	0x40020000

080010fc <__io_putchar>:

//Redefinição da função de envio de dados pela USART1
int __io_putchar(int ch)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	USART1->DR = ch;						//transmite o dado
 8001104:	4a08      	ldr	r2, [pc, #32]	@ (8001128 <__io_putchar+0x2c>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6053      	str	r3, [r2, #4]
	while (!(USART1->SR & USART_SR_TXE));	//espera pelo fim da transmissão
 800110a:	bf00      	nop
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <__io_putchar+0x2c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0f9      	beq.n	800110c <__io_putchar+0x10>
	return ch;
 8001118:	687b      	ldr	r3, [r7, #4]
}
 800111a:	4618      	mov	r0, r3
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40011000 	.word	0x40011000

0800112c <__io_getchar>:

//Redefinição da função de recebimento de dados pela USART1
int __io_getchar(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
   return (uint16_t)(USART1->DR);	//lê o dado recebido
 8001130:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <__io_getchar+0x14>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	b29b      	uxth	r3, r3
}
 8001136:	4618      	mov	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	40011000 	.word	0x40011000

08001144 <USART1_IRQHandler>:

//ISR da USART1. Todas as ISR's estão definidas no arquivo startup_stm32f407vetx.s
void USART1_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	__io_putchar(__io_getchar());	//lê o dado e reenvia pela USART1
 8001148:	f7ff fff0 	bl	800112c <__io_getchar>
 800114c:	4603      	mov	r3, r0
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ffd4 	bl	80010fc <__io_putchar>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}

08001158 <setup_Timer5_pwm>:
//uint16_t TS_CAL1 = *(uint16_t*)0x1FFF7A2C; // le o valor de ts_cal1
//uint16_t TS_CAL2 = *(uint16_t*)0x1FFF7A2E; // le o valor de ts_cal2
//float temperatura = ((80 *((float)ADC1->DR - TS_CAL1)) / (TS_CAL2 - TS_CAL1)) + 30; // Calculo da conversão


void setup_Timer5_pwm(){
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	Utility_Init();
 800115c:	f7ff fd86 	bl	8000c6c <Utility_Init>
	GPIO_Clock_Enable(GPIOA);
 8001160:	481e      	ldr	r0, [pc, #120]	@ (80011dc <setup_Timer5_pwm+0x84>)
 8001162:	f7ff fe31 	bl	8000dc8 <GPIO_Clock_Enable>
	GPIO_Pin_Mode(GPIOA, PIN_2, ALTERNATE);
 8001166:	2202      	movs	r2, #2
 8001168:	2102      	movs	r1, #2
 800116a:	481c      	ldr	r0, [pc, #112]	@ (80011dc <setup_Timer5_pwm+0x84>)
 800116c:	f7ff fe46 	bl	8000dfc <GPIO_Pin_Mode>
	GPIO_Alternate_Function(GPIOA, PIN_2, AF2);
 8001170:	2202      	movs	r2, #2
 8001172:	2102      	movs	r1, #2
 8001174:	4819      	ldr	r0, [pc, #100]	@ (80011dc <setup_Timer5_pwm+0x84>)
 8001176:	f7ff fe64 	bl	8000e42 <GPIO_Alternate_Function>

	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN; //liga o clock do Timer5
 800117a:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <setup_Timer5_pwm+0x88>)
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	4a18      	ldr	r2, [pc, #96]	@ (80011e0 <setup_Timer5_pwm+0x88>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM5->CR1 &= ~TIM_CR1_DIR; //contador crescente
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a16      	ldr	r2, [pc, #88]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 800118c:	f023 0310 	bic.w	r3, r3, #16
 8001190:	6013      	str	r3, [r2, #0]
	TIM5->ARR = 99; //auto reload=99
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 8001194:	2263      	movs	r2, #99	@ 0x63
 8001196:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM5->PSC = 419; //prescaler para pulsos a cada 5uS
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 800119a:	f240 12a3 	movw	r2, #419	@ 0x1a3
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM5->CCMR2 |= 0b110 << 4; //seleciona PWM modo 1
 80011a0:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	4a0f      	ldr	r2, [pc, #60]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80011aa:	61d3      	str	r3, [r2, #28]
	TIM5->CCMR2 |= TIM_CCMR2_OC3PE; //habilita o pré-carregamento de CCR3
 80011ac:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	4a0c      	ldr	r2, [pc, #48]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011b2:	f043 0308 	orr.w	r3, r3, #8
 80011b6:	61d3      	str	r3, [r2, #28]
	TIM5->CCER |= TIM_CCER_CC3E; //habilita a saída
 80011b8:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	4a09      	ldr	r2, [pc, #36]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c2:	6213      	str	r3, [r2, #32]
	TIM5->EGR = TIM_EGR_UG; //update event para escrever PSC e ARR
 80011c4:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	615a      	str	r2, [r3, #20]
	TIM5->CR1 |= TIM_CR1_CEN; //habilita o timer
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a05      	ldr	r2, [pc, #20]	@ (80011e4 <setup_Timer5_pwm+0x8c>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6013      	str	r3, [r2, #0]
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40020000 	.word	0x40020000
 80011e0:	40023800 	.word	0x40023800
 80011e4:	40000c00 	.word	0x40000c00

080011e8 <setup_Timer3_delay_100ms>:
void setup_Timer3_delay_100ms(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // Ativa Clock Timer 3
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <setup_Timer3_delay_100ms+0x54>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f0:	4a12      	ldr	r2, [pc, #72]	@ (800123c <setup_Timer3_delay_100ms+0x54>)
 80011f2:	f043 0302 	orr.w	r3, r3, #2
 80011f6:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM3->CR1 &= ~(TIM_CR1_DIR); // Direção Crescente
 80011f8:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a10      	ldr	r2, [pc, #64]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 80011fe:	f023 0310 	bic.w	r3, r3, #16
 8001202:	6013      	str	r3, [r2, #0]
	TIM3->PSC = 8399;  // 84MHz / (8399 + 1) = 10kHz
 8001204:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 8001206:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800120a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 999;    // 10kHz / (999 + 1) = 10Hz → 100ms
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 800120e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Gera um evento de atualização para carregar os registros
	TIM3->EGR = TIM_EGR_UG;
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 8001216:	2201      	movs	r2, #1
 8001218:	615a      	str	r2, [r3, #20]
	// 4. Habilita interrupção de atualização (quando contador reinicia)
	TIM3->DIER |= TIM_DIER_UIE;
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	4a08      	ldr	r2, [pc, #32]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	60d3      	str	r3, [r2, #12]
	// 5. Habilita a interrupção no NVIC
	NVIC_EnableIRQ(TIM3_IRQn);
 8001226:	201d      	movs	r0, #29
 8001228:	f7ff fd02 	bl	8000c30 <__NVIC_EnableIRQ>
	// 6. Inicia o Timer
	TIM3->CR1 |= TIM_CR1_CEN;
 800122c:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a03      	ldr	r2, [pc, #12]	@ (8001240 <setup_Timer3_delay_100ms+0x58>)
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40023800 	.word	0x40023800
 8001240:	40000400 	.word	0x40000400

08001244 <questao07>:

double posicaoMotor = 0;
int estado = PARADO;
int proximaDirecao = PARADO;

void questao07() {
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
    Utility_Init();
 8001248:	f7ff fd10 	bl	8000c6c <Utility_Init>
    USART1_Init();
 800124c:	f7ff ff26 	bl	800109c <USART1_Init>

    GPIO_Clock_Enable(GPIOA);
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <questao07+0x44>)
 8001252:	f7ff fdb9 	bl	8000dc8 <GPIO_Clock_Enable>
    GPIO_Pin_Mode(GPIOA, INA1, OUTPUT);
 8001256:	2201      	movs	r2, #1
 8001258:	2107      	movs	r1, #7
 800125a:	480b      	ldr	r0, [pc, #44]	@ (8001288 <questao07+0x44>)
 800125c:	f7ff fdce 	bl	8000dfc <GPIO_Pin_Mode>
    GPIO_Pin_Mode(GPIOA, INB1, OUTPUT);
 8001260:	2201      	movs	r2, #1
 8001262:	2106      	movs	r1, #6
 8001264:	4808      	ldr	r0, [pc, #32]	@ (8001288 <questao07+0x44>)
 8001266:	f7ff fdc9 	bl	8000dfc <GPIO_Pin_Mode>

    ADC_Init(ADC1, SINGLE_CHANNEL, ADC_RES_12BITS);
 800126a:	2200      	movs	r2, #0
 800126c:	2100      	movs	r1, #0
 800126e:	4807      	ldr	r0, [pc, #28]	@ (800128c <questao07+0x48>)
 8001270:	f7ff fe48 	bl	8000f04 <ADC_Init>
    ADC_SingleChannel(ADC1, ADC_IN0);  // PA0
 8001274:	2100      	movs	r1, #0
 8001276:	4805      	ldr	r0, [pc, #20]	@ (800128c <questao07+0x48>)
 8001278:	f7ff fea4 	bl	8000fc4 <ADC_SingleChannel>

    setup_Timer5_pwm();              // Timer para PWM no canal 3 (PA2)
 800127c:	f7ff ff6c 	bl	8001158 <setup_Timer5_pwm>
    setup_Timer3_delay_100ms();      // Timer para chamadas periódicas (100ms)
 8001280:	f7ff ffb2 	bl	80011e8 <setup_Timer3_delay_100ms>

    while (1) {
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <questao07+0x40>
 8001288:	40020000 	.word	0x40020000
 800128c:	40012000 	.word	0x40012000

08001290 <lerJoystick>:
        // Loop principal vazio (uso de interrupções)
    }
}

uint16_t lerJoystick() {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    return ADC_GetSingleConversion(ADC1);  // Retorna valor entre 0 e 4095
 8001294:	4802      	ldr	r0, [pc, #8]	@ (80012a0 <lerJoystick+0x10>)
 8001296:	f7ff fee7 	bl	8001068 <ADC_GetSingleConversion>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40012000 	.word	0x40012000
 80012a4:	00000000 	.word	0x00000000

080012a8 <TIM3_IRQHandler>:

void TIM3_IRQHandler() {
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b08d      	sub	sp, #52	@ 0x34
 80012ac:	af00      	add	r7, sp, #0
    TIM3->SR &= ~TIM_SR_UIF;
 80012ae:	4ba8      	ldr	r3, [pc, #672]	@ (8001550 <TIM3_IRQHandler+0x2a8>)
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	4aa7      	ldr	r2, [pc, #668]	@ (8001550 <TIM3_IRQHandler+0x2a8>)
 80012b4:	f023 0301 	bic.w	r3, r3, #1
 80012b8:	6113      	str	r3, [r2, #16]

    uint16_t leitura = lerJoystick();
 80012ba:	f7ff ffe9 	bl	8001290 <lerJoystick>
 80012be:	4603      	mov	r3, r0
 80012c0:	82fb      	strh	r3, [r7, #22]
    int16_t centro = 2048;
 80012c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012c6:	82bb      	strh	r3, [r7, #20]
    int16_t desvio = leitura - centro;
 80012c8:	8abb      	ldrh	r3, [r7, #20]
 80012ca:	8afa      	ldrh	r2, [r7, #22]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	827b      	strh	r3, [r7, #18]

    double alvoMotor = 0;
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 0300 	mov.w	r3, #0
 80012da:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double max_pwm = 100.0;
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	4b9c      	ldr	r3, [pc, #624]	@ (8001554 <TIM3_IRQHandler+0x2ac>)
 80012e4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    double ganho_pwm = max_pwm / 2048.0;
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	4b9a      	ldr	r3, [pc, #616]	@ (8001558 <TIM3_IRQHandler+0x2b0>)
 80012ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012f2:	f7ff faab 	bl	800084c <__aeabi_ddiv>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	e9c7 2300 	strd	r2, r3, [r7]

    // Direção desejada
    int direcaoDesejada = PARADO;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
    if (desvio > LIM_DEADZONE)
 8001302:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001306:	2b32      	cmp	r3, #50	@ 0x32
 8001308:	dd02      	ble.n	8001310 <TIM3_IRQHandler+0x68>
        direcaoDesejada = DIREITA;
 800130a:	2301      	movs	r3, #1
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
 800130e:	e007      	b.n	8001320 <TIM3_IRQHandler+0x78>
    else if (desvio < -LIM_DEADZONE)
 8001310:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001314:	f113 0f32 	cmn.w	r3, #50	@ 0x32
 8001318:	da02      	bge.n	8001320 <TIM3_IRQHandler+0x78>
        direcaoDesejada = ESQUERDA;
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24

    // Suavização dinâmica
    double ganhoSuavizacao = 0.1;
 8001320:	a387      	add	r3, pc, #540	@ (adr r3, 8001540 <TIM3_IRQHandler+0x298>)
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (estado == TRANSICAO)
 800132a:	4b8c      	ldr	r3, [pc, #560]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d104      	bne.n	800133c <TIM3_IRQHandler+0x94>
        ganhoSuavizacao = 0.4; // Desacelera mais rápido na transição
 8001332:	a385      	add	r3, pc, #532	@ (adr r3, 8001548 <TIM3_IRQHandler+0x2a0>)
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // ---------- Controle de transição ----------
    if (estado == TRANSICAO) {
 800133c:	4b87      	ldr	r3, [pc, #540]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d133      	bne.n	80013ac <TIM3_IRQHandler+0x104>
        if (posicaoMotor <= 10.0) { // Mudança de direção mais cedo
 8001344:	4b86      	ldr	r3, [pc, #536]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 8001346:	e9d3 0100 	ldrd	r0, r1, [r3]
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	4b85      	ldr	r3, [pc, #532]	@ (8001564 <TIM3_IRQHandler+0x2bc>)
 8001350:	f7ff fbce 	bl	8000af0 <__aeabi_dcmple>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d021      	beq.n	800139e <TIM3_IRQHandler+0xf6>
            estado = proximaDirecao;
 800135a:	4b83      	ldr	r3, [pc, #524]	@ (8001568 <TIM3_IRQHandler+0x2c0>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a7f      	ldr	r2, [pc, #508]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 8001360:	6013      	str	r3, [r2, #0]
            if (estado == DIREITA) {
 8001362:	4b7e      	ldr	r3, [pc, #504]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d10a      	bne.n	8001380 <TIM3_IRQHandler+0xd8>
                GPIO_Write_Pin(GPIOA, INA1, LOW);
 800136a:	2200      	movs	r2, #0
 800136c:	2107      	movs	r1, #7
 800136e:	487f      	ldr	r0, [pc, #508]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 8001370:	f7ff fda2 	bl	8000eb8 <GPIO_Write_Pin>
                GPIO_Write_Pin(GPIOA, INB1, HIGH);
 8001374:	2201      	movs	r2, #1
 8001376:	2106      	movs	r1, #6
 8001378:	487c      	ldr	r0, [pc, #496]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 800137a:	f7ff fd9d 	bl	8000eb8 <GPIO_Write_Pin>
 800137e:	e00e      	b.n	800139e <TIM3_IRQHandler+0xf6>
            } else if (estado == ESQUERDA) {
 8001380:	4b76      	ldr	r3, [pc, #472]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001388:	d109      	bne.n	800139e <TIM3_IRQHandler+0xf6>
                GPIO_Write_Pin(GPIOA, INA1, HIGH);
 800138a:	2201      	movs	r2, #1
 800138c:	2107      	movs	r1, #7
 800138e:	4877      	ldr	r0, [pc, #476]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 8001390:	f7ff fd92 	bl	8000eb8 <GPIO_Write_Pin>
                GPIO_Write_Pin(GPIOA, INB1, LOW);
 8001394:	2200      	movs	r2, #0
 8001396:	2106      	movs	r1, #6
 8001398:	4874      	ldr	r0, [pc, #464]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 800139a:	f7ff fd8d 	bl	8000eb8 <GPIO_Write_Pin>
            }
        }
        alvoMotor = 0;  // Desacelera
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	f04f 0300 	mov.w	r3, #0
 80013a6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80013aa:	e079      	b.n	80014a0 <TIM3_IRQHandler+0x1f8>
    }
    else if (direcaoDesejada != estado && direcaoDesejada != PARADO && estado != PARADO) {
 80013ac:	4b6b      	ldr	r3, [pc, #428]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d013      	beq.n	80013de <TIM3_IRQHandler+0x136>
 80013b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d010      	beq.n	80013de <TIM3_IRQHandler+0x136>
 80013bc:	4b67      	ldr	r3, [pc, #412]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00c      	beq.n	80013de <TIM3_IRQHandler+0x136>
        estado = TRANSICAO;
 80013c4:	4b65      	ldr	r3, [pc, #404]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 80013c6:	2202      	movs	r2, #2
 80013c8:	601a      	str	r2, [r3, #0]
        proximaDirecao = direcaoDesejada;
 80013ca:	4a67      	ldr	r2, [pc, #412]	@ (8001568 <TIM3_IRQHandler+0x2c0>)
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	6013      	str	r3, [r2, #0]
        alvoMotor = 0;
 80013d0:	f04f 0200 	mov.w	r2, #0
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80013dc:	e060      	b.n	80014a0 <TIM3_IRQHandler+0x1f8>
    }
    else {
        if (direcaoDesejada == DIREITA) {
 80013de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d11c      	bne.n	800141e <TIM3_IRQHandler+0x176>
            estado = DIREITA;
 80013e4:	4b5d      	ldr	r3, [pc, #372]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 80013e6:	2201      	movs	r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
            GPIO_Write_Pin(GPIOA, INA1, LOW);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2107      	movs	r1, #7
 80013ee:	485f      	ldr	r0, [pc, #380]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 80013f0:	f7ff fd62 	bl	8000eb8 <GPIO_Write_Pin>
            GPIO_Write_Pin(GPIOA, INB1, HIGH);
 80013f4:	2201      	movs	r2, #1
 80013f6:	2106      	movs	r1, #6
 80013f8:	485c      	ldr	r0, [pc, #368]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 80013fa:	f7ff fd5d 	bl	8000eb8 <GPIO_Write_Pin>
            alvoMotor = desvio * ganho_pwm;
 80013fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f88e 	bl	8000524 <__aeabi_i2d>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001410:	f7ff f8f2 	bl	80005f8 <__aeabi_dmul>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800141c:	e040      	b.n	80014a0 <TIM3_IRQHandler+0x1f8>
        } else if (direcaoDesejada == ESQUERDA) {
 800141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001424:	d11e      	bne.n	8001464 <TIM3_IRQHandler+0x1bc>
            estado = ESQUERDA;
 8001426:	4b4d      	ldr	r3, [pc, #308]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 8001428:	f04f 32ff 	mov.w	r2, #4294967295
 800142c:	601a      	str	r2, [r3, #0]
            GPIO_Write_Pin(GPIOA, INA1, HIGH);
 800142e:	2201      	movs	r2, #1
 8001430:	2107      	movs	r1, #7
 8001432:	484e      	ldr	r0, [pc, #312]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 8001434:	f7ff fd40 	bl	8000eb8 <GPIO_Write_Pin>
            GPIO_Write_Pin(GPIOA, INB1, LOW);
 8001438:	2200      	movs	r2, #0
 800143a:	2106      	movs	r1, #6
 800143c:	484b      	ldr	r0, [pc, #300]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 800143e:	f7ff fd3b 	bl	8000eb8 <GPIO_Write_Pin>
            alvoMotor = -desvio * ganho_pwm;
 8001442:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001446:	425b      	negs	r3, r3
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f86b 	bl	8000524 <__aeabi_i2d>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001456:	f7ff f8cf 	bl	80005f8 <__aeabi_dmul>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001462:	e01d      	b.n	80014a0 <TIM3_IRQHandler+0x1f8>
        } else {
            alvoMotor = 0;
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 0300 	mov.w	r3, #0
 800146c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
            if (posicaoMotor <= 1.0) {
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 8001472:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	4b3d      	ldr	r3, [pc, #244]	@ (8001570 <TIM3_IRQHandler+0x2c8>)
 800147c:	f7ff fb38 	bl	8000af0 <__aeabi_dcmple>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00c      	beq.n	80014a0 <TIM3_IRQHandler+0x1f8>
                estado = PARADO;
 8001486:	4b35      	ldr	r3, [pc, #212]	@ (800155c <TIM3_IRQHandler+0x2b4>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
                GPIO_Write_Pin(GPIOA, INA1, LOW);
 800148c:	2200      	movs	r2, #0
 800148e:	2107      	movs	r1, #7
 8001490:	4836      	ldr	r0, [pc, #216]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 8001492:	f7ff fd11 	bl	8000eb8 <GPIO_Write_Pin>
                GPIO_Write_Pin(GPIOA, INB1, LOW);
 8001496:	2200      	movs	r2, #0
 8001498:	2106      	movs	r1, #6
 800149a:	4834      	ldr	r0, [pc, #208]	@ (800156c <TIM3_IRQHandler+0x2c4>)
 800149c:	f7ff fd0c 	bl	8000eb8 <GPIO_Write_Pin>
            }
        }
    }

    // Aplicar suavização
    posicaoMotor += (alvoMotor - posicaoMotor) * ganhoSuavizacao;
 80014a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80014aa:	f7fe feed 	bl	8000288 <__aeabi_dsub>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014ba:	f7ff f89d 	bl	80005f8 <__aeabi_dmul>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	4610      	mov	r0, r2
 80014c4:	4619      	mov	r1, r3
 80014c6:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014cc:	f7fe fede 	bl	800028c <__adddf3>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4922      	ldr	r1, [pc, #136]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014d6:	e9c1 2300 	strd	r2, r3, [r1]
    if (posicaoMotor > 100) posicaoMotor = 100;
 80014da:	4b21      	ldr	r3, [pc, #132]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <TIM3_IRQHandler+0x2ac>)
 80014e6:	f7ff fb17 	bl	8000b18 <__aeabi_dcmpgt>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d005      	beq.n	80014fc <TIM3_IRQHandler+0x254>
 80014f0:	491b      	ldr	r1, [pc, #108]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <TIM3_IRQHandler+0x2ac>)
 80014f8:	e9c1 2300 	strd	r2, r3, [r1]
    if (posicaoMotor < 0) posicaoMotor = 0;
 80014fc:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 80014fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	f04f 0300 	mov.w	r3, #0
 800150a:	f7ff fae7 	bl	8000adc <__aeabi_dcmplt>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d006      	beq.n	8001522 <TIM3_IRQHandler+0x27a>
 8001514:	4912      	ldr	r1, [pc, #72]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	e9c1 2300 	strd	r2, r3, [r1]

    TIM5->CCR3 = posicaoMotor;
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <TIM3_IRQHandler+0x2b8>)
 8001524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001528:	4c12      	ldr	r4, [pc, #72]	@ (8001574 <TIM3_IRQHandler+0x2cc>)
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	f7ff fb3b 	bl	8000ba8 <__aeabi_d2uiz>
 8001532:	4603      	mov	r3, r0
 8001534:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 8001536:	bf00      	nop
 8001538:	3734      	adds	r7, #52	@ 0x34
 800153a:	46bd      	mov	sp, r7
 800153c:	bd90      	pop	{r4, r7, pc}
 800153e:	bf00      	nop
 8001540:	9999999a 	.word	0x9999999a
 8001544:	3fb99999 	.word	0x3fb99999
 8001548:	9999999a 	.word	0x9999999a
 800154c:	3fd99999 	.word	0x3fd99999
 8001550:	40000400 	.word	0x40000400
 8001554:	40590000 	.word	0x40590000
 8001558:	40a00000 	.word	0x40a00000
 800155c:	200001f8 	.word	0x200001f8
 8001560:	200001f0 	.word	0x200001f0
 8001564:	40240000 	.word	0x40240000
 8001568:	200001fc 	.word	0x200001fc
 800156c:	40020000 	.word	0x40020000
 8001570:	3ff00000 	.word	0x3ff00000
 8001574:	40000c00 	.word	0x40000c00

08001578 <main>:
//#include "LCD_Blio.h"
#include <stdio.h>
//#include "pratica01.h"
#include "pratica02.h"

int main(void){
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	questao07();
 800157c:	f7ff fe62 	bl	8001244 <questao07>


	return 0;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	bd80      	pop	{r7, pc}

08001586 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800158a:	bf00      	nop
 800158c:	e7fd      	b.n	800158a <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	bf00      	nop
 8001594:	e7fd      	b.n	8001592 <HardFault_Handler+0x4>

08001596 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159a:	bf00      	nop
 800159c:	e7fd      	b.n	800159a <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	bf00      	nop
 80015a4:	e7fd      	b.n	80015a2 <BusFault_Handler+0x4>

080015a6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015aa:	bf00      	nop
 80015ac:	e7fd      	b.n	80015aa <UsageFault_Handler+0x4>

080015ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015dc:	f000 f900 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return 1;
 80015e8:	2301      	movs	r3, #1
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <_kill>:

int _kill(int pid, int sig)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015fe:	f000 feb1 	bl	8002364 <__errno>
 8001602:	4603      	mov	r3, r0
 8001604:	2216      	movs	r2, #22
 8001606:	601a      	str	r2, [r3, #0]
  return -1;
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <_exit>:

void _exit (int status)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800161c:	f04f 31ff 	mov.w	r1, #4294967295
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7ff ffe7 	bl	80015f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001626:	bf00      	nop
 8001628:	e7fd      	b.n	8001626 <_exit+0x12>

0800162a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	e00a      	b.n	8001652 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800163c:	f7ff fd76 	bl	800112c <__io_getchar>
 8001640:	4601      	mov	r1, r0
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	60ba      	str	r2, [r7, #8]
 8001648:	b2ca      	uxtb	r2, r1
 800164a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	3301      	adds	r3, #1
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	429a      	cmp	r2, r3
 8001658:	dbf0      	blt.n	800163c <_read+0x12>
  }

  return len;
 800165a:	687b      	ldr	r3, [r7, #4]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	e009      	b.n	800168a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	60ba      	str	r2, [r7, #8]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd3c 	bl	80010fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3301      	adds	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbf1      	blt.n	8001676 <_write+0x12>
  }
  return len;
 8001692:	687b      	ldr	r3, [r7, #4]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <_close>:

int _close(int file)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016c4:	605a      	str	r2, [r3, #4]
  return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <_isatty>:

int _isatty(int file)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016dc:	2301      	movs	r3, #1
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b085      	sub	sp, #20
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800170c:	4a14      	ldr	r2, [pc, #80]	@ (8001760 <_sbrk+0x5c>)
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <_sbrk+0x60>)
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <_sbrk+0x64>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d102      	bne.n	8001726 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001720:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <_sbrk+0x64>)
 8001722:	4a12      	ldr	r2, [pc, #72]	@ (800176c <_sbrk+0x68>)
 8001724:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001726:	4b10      	ldr	r3, [pc, #64]	@ (8001768 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	429a      	cmp	r2, r3
 8001732:	d207      	bcs.n	8001744 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001734:	f000 fe16 	bl	8002364 <__errno>
 8001738:	4603      	mov	r3, r0
 800173a:	220c      	movs	r2, #12
 800173c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	e009      	b.n	8001758 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001744:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <_sbrk+0x64>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800174a:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	4a05      	ldr	r2, [pc, #20]	@ (8001768 <_sbrk+0x64>)
 8001754:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001756:	68fb      	ldr	r3, [r7, #12]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20020000 	.word	0x20020000
 8001764:	00000400 	.word	0x00000400
 8001768:	20000200 	.word	0x20000200
 800176c:	20000358 	.word	0x20000358

08001770 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <SystemInit+0x20>)
 8001776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800177a:	4a05      	ldr	r2, [pc, #20]	@ (8001790 <SystemInit+0x20>)
 800177c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001780:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <Reset_Handler>:
  .type  Reset_Handler, %function
Reset_Handler:  
//float temperatura = ((80 *((float)ADC1->DR - TS_CAL1)) / (TS_CAL2 - TS_CAL1)) + 30  ldr   sp, =_estack     /* set stack pointer */
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001794:	f7ff ffec 	bl	8001770 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001798:	480b      	ldr	r0, [pc, #44]	@ (80017c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800179a:	490c      	ldr	r1, [pc, #48]	@ (80017cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800179c:	4a0c      	ldr	r2, [pc, #48]	@ (80017d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ae:	4a09      	ldr	r2, [pc, #36]	@ (80017d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017b0:	4c09      	ldr	r4, [pc, #36]	@ (80017d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017be:	f000 fdd7 	bl	8002370 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c2:	f7ff fed9 	bl	8001578 <main>
  bx  lr    
 80017c6:	4770      	bx	lr
  ldr r0, =_sdata
 80017c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017cc:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 80017d0:	080044ac 	.word	0x080044ac
  ldr r2, =_sbss
 80017d4:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80017d8:	20000354 	.word	0x20000354

080017dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017dc:	e7fe      	b.n	80017dc <ADC_IRQHandler>
	...

080017e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000000 	.word	0x20000000
 8001804:	20000204 	.word	0x20000204

08001808 <__cvt>:
 8001808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800180c:	ec57 6b10 	vmov	r6, r7, d0
 8001810:	2f00      	cmp	r7, #0
 8001812:	460c      	mov	r4, r1
 8001814:	4619      	mov	r1, r3
 8001816:	463b      	mov	r3, r7
 8001818:	bfbb      	ittet	lt
 800181a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800181e:	461f      	movlt	r7, r3
 8001820:	2300      	movge	r3, #0
 8001822:	232d      	movlt	r3, #45	@ 0x2d
 8001824:	700b      	strb	r3, [r1, #0]
 8001826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8001828:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800182c:	4691      	mov	r9, r2
 800182e:	f023 0820 	bic.w	r8, r3, #32
 8001832:	bfbc      	itt	lt
 8001834:	4632      	movlt	r2, r6
 8001836:	4616      	movlt	r6, r2
 8001838:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800183c:	d005      	beq.n	800184a <__cvt+0x42>
 800183e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8001842:	d100      	bne.n	8001846 <__cvt+0x3e>
 8001844:	3401      	adds	r4, #1
 8001846:	2102      	movs	r1, #2
 8001848:	e000      	b.n	800184c <__cvt+0x44>
 800184a:	2103      	movs	r1, #3
 800184c:	ab03      	add	r3, sp, #12
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	ab02      	add	r3, sp, #8
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	ec47 6b10 	vmov	d0, r6, r7
 8001858:	4653      	mov	r3, sl
 800185a:	4622      	mov	r2, r4
 800185c:	f000 fe38 	bl	80024d0 <_dtoa_r>
 8001860:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8001864:	4605      	mov	r5, r0
 8001866:	d119      	bne.n	800189c <__cvt+0x94>
 8001868:	f019 0f01 	tst.w	r9, #1
 800186c:	d00e      	beq.n	800188c <__cvt+0x84>
 800186e:	eb00 0904 	add.w	r9, r0, r4
 8001872:	2200      	movs	r2, #0
 8001874:	2300      	movs	r3, #0
 8001876:	4630      	mov	r0, r6
 8001878:	4639      	mov	r1, r7
 800187a:	f7ff f925 	bl	8000ac8 <__aeabi_dcmpeq>
 800187e:	b108      	cbz	r0, 8001884 <__cvt+0x7c>
 8001880:	f8cd 900c 	str.w	r9, [sp, #12]
 8001884:	2230      	movs	r2, #48	@ 0x30
 8001886:	9b03      	ldr	r3, [sp, #12]
 8001888:	454b      	cmp	r3, r9
 800188a:	d31e      	bcc.n	80018ca <__cvt+0xc2>
 800188c:	9b03      	ldr	r3, [sp, #12]
 800188e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001890:	1b5b      	subs	r3, r3, r5
 8001892:	4628      	mov	r0, r5
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	b004      	add	sp, #16
 8001898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800189c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80018a0:	eb00 0904 	add.w	r9, r0, r4
 80018a4:	d1e5      	bne.n	8001872 <__cvt+0x6a>
 80018a6:	7803      	ldrb	r3, [r0, #0]
 80018a8:	2b30      	cmp	r3, #48	@ 0x30
 80018aa:	d10a      	bne.n	80018c2 <__cvt+0xba>
 80018ac:	2200      	movs	r2, #0
 80018ae:	2300      	movs	r3, #0
 80018b0:	4630      	mov	r0, r6
 80018b2:	4639      	mov	r1, r7
 80018b4:	f7ff f908 	bl	8000ac8 <__aeabi_dcmpeq>
 80018b8:	b918      	cbnz	r0, 80018c2 <__cvt+0xba>
 80018ba:	f1c4 0401 	rsb	r4, r4, #1
 80018be:	f8ca 4000 	str.w	r4, [sl]
 80018c2:	f8da 3000 	ldr.w	r3, [sl]
 80018c6:	4499      	add	r9, r3
 80018c8:	e7d3      	b.n	8001872 <__cvt+0x6a>
 80018ca:	1c59      	adds	r1, r3, #1
 80018cc:	9103      	str	r1, [sp, #12]
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	e7d9      	b.n	8001886 <__cvt+0x7e>

080018d2 <__exponent>:
 80018d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80018d4:	2900      	cmp	r1, #0
 80018d6:	bfba      	itte	lt
 80018d8:	4249      	neglt	r1, r1
 80018da:	232d      	movlt	r3, #45	@ 0x2d
 80018dc:	232b      	movge	r3, #43	@ 0x2b
 80018de:	2909      	cmp	r1, #9
 80018e0:	7002      	strb	r2, [r0, #0]
 80018e2:	7043      	strb	r3, [r0, #1]
 80018e4:	dd29      	ble.n	800193a <__exponent+0x68>
 80018e6:	f10d 0307 	add.w	r3, sp, #7
 80018ea:	461d      	mov	r5, r3
 80018ec:	270a      	movs	r7, #10
 80018ee:	461a      	mov	r2, r3
 80018f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80018f4:	fb07 1416 	mls	r4, r7, r6, r1
 80018f8:	3430      	adds	r4, #48	@ 0x30
 80018fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80018fe:	460c      	mov	r4, r1
 8001900:	2c63      	cmp	r4, #99	@ 0x63
 8001902:	f103 33ff 	add.w	r3, r3, #4294967295
 8001906:	4631      	mov	r1, r6
 8001908:	dcf1      	bgt.n	80018ee <__exponent+0x1c>
 800190a:	3130      	adds	r1, #48	@ 0x30
 800190c:	1e94      	subs	r4, r2, #2
 800190e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001912:	1c41      	adds	r1, r0, #1
 8001914:	4623      	mov	r3, r4
 8001916:	42ab      	cmp	r3, r5
 8001918:	d30a      	bcc.n	8001930 <__exponent+0x5e>
 800191a:	f10d 0309 	add.w	r3, sp, #9
 800191e:	1a9b      	subs	r3, r3, r2
 8001920:	42ac      	cmp	r4, r5
 8001922:	bf88      	it	hi
 8001924:	2300      	movhi	r3, #0
 8001926:	3302      	adds	r3, #2
 8001928:	4403      	add	r3, r0
 800192a:	1a18      	subs	r0, r3, r0
 800192c:	b003      	add	sp, #12
 800192e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001930:	f813 6b01 	ldrb.w	r6, [r3], #1
 8001934:	f801 6f01 	strb.w	r6, [r1, #1]!
 8001938:	e7ed      	b.n	8001916 <__exponent+0x44>
 800193a:	2330      	movs	r3, #48	@ 0x30
 800193c:	3130      	adds	r1, #48	@ 0x30
 800193e:	7083      	strb	r3, [r0, #2]
 8001940:	70c1      	strb	r1, [r0, #3]
 8001942:	1d03      	adds	r3, r0, #4
 8001944:	e7f1      	b.n	800192a <__exponent+0x58>
	...

08001948 <_printf_float>:
 8001948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800194c:	b08d      	sub	sp, #52	@ 0x34
 800194e:	460c      	mov	r4, r1
 8001950:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8001954:	4616      	mov	r6, r2
 8001956:	461f      	mov	r7, r3
 8001958:	4605      	mov	r5, r0
 800195a:	f000 fcb9 	bl	80022d0 <_localeconv_r>
 800195e:	6803      	ldr	r3, [r0, #0]
 8001960:	9304      	str	r3, [sp, #16]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fc84 	bl	8000270 <strlen>
 8001968:	2300      	movs	r3, #0
 800196a:	930a      	str	r3, [sp, #40]	@ 0x28
 800196c:	f8d8 3000 	ldr.w	r3, [r8]
 8001970:	9005      	str	r0, [sp, #20]
 8001972:	3307      	adds	r3, #7
 8001974:	f023 0307 	bic.w	r3, r3, #7
 8001978:	f103 0208 	add.w	r2, r3, #8
 800197c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8001980:	f8d4 b000 	ldr.w	fp, [r4]
 8001984:	f8c8 2000 	str.w	r2, [r8]
 8001988:	e9d3 8900 	ldrd	r8, r9, [r3]
 800198c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8001990:	9307      	str	r3, [sp, #28]
 8001992:	f8cd 8018 	str.w	r8, [sp, #24]
 8001996:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800199a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800199e:	4b9c      	ldr	r3, [pc, #624]	@ (8001c10 <_printf_float+0x2c8>)
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	f7ff f8c2 	bl	8000b2c <__aeabi_dcmpun>
 80019a8:	bb70      	cbnz	r0, 8001a08 <_printf_float+0xc0>
 80019aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80019ae:	4b98      	ldr	r3, [pc, #608]	@ (8001c10 <_printf_float+0x2c8>)
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295
 80019b4:	f7ff f89c 	bl	8000af0 <__aeabi_dcmple>
 80019b8:	bb30      	cbnz	r0, 8001a08 <_printf_float+0xc0>
 80019ba:	2200      	movs	r2, #0
 80019bc:	2300      	movs	r3, #0
 80019be:	4640      	mov	r0, r8
 80019c0:	4649      	mov	r1, r9
 80019c2:	f7ff f88b 	bl	8000adc <__aeabi_dcmplt>
 80019c6:	b110      	cbz	r0, 80019ce <_printf_float+0x86>
 80019c8:	232d      	movs	r3, #45	@ 0x2d
 80019ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80019ce:	4a91      	ldr	r2, [pc, #580]	@ (8001c14 <_printf_float+0x2cc>)
 80019d0:	4b91      	ldr	r3, [pc, #580]	@ (8001c18 <_printf_float+0x2d0>)
 80019d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80019d6:	bf8c      	ite	hi
 80019d8:	4690      	movhi	r8, r2
 80019da:	4698      	movls	r8, r3
 80019dc:	2303      	movs	r3, #3
 80019de:	6123      	str	r3, [r4, #16]
 80019e0:	f02b 0304 	bic.w	r3, fp, #4
 80019e4:	6023      	str	r3, [r4, #0]
 80019e6:	f04f 0900 	mov.w	r9, #0
 80019ea:	9700      	str	r7, [sp, #0]
 80019ec:	4633      	mov	r3, r6
 80019ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80019f0:	4621      	mov	r1, r4
 80019f2:	4628      	mov	r0, r5
 80019f4:	f000 f9d2 	bl	8001d9c <_printf_common>
 80019f8:	3001      	adds	r0, #1
 80019fa:	f040 808d 	bne.w	8001b18 <_printf_float+0x1d0>
 80019fe:	f04f 30ff 	mov.w	r0, #4294967295
 8001a02:	b00d      	add	sp, #52	@ 0x34
 8001a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a08:	4642      	mov	r2, r8
 8001a0a:	464b      	mov	r3, r9
 8001a0c:	4640      	mov	r0, r8
 8001a0e:	4649      	mov	r1, r9
 8001a10:	f7ff f88c 	bl	8000b2c <__aeabi_dcmpun>
 8001a14:	b140      	cbz	r0, 8001a28 <_printf_float+0xe0>
 8001a16:	464b      	mov	r3, r9
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bfbc      	itt	lt
 8001a1c:	232d      	movlt	r3, #45	@ 0x2d
 8001a1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8001a22:	4a7e      	ldr	r2, [pc, #504]	@ (8001c1c <_printf_float+0x2d4>)
 8001a24:	4b7e      	ldr	r3, [pc, #504]	@ (8001c20 <_printf_float+0x2d8>)
 8001a26:	e7d4      	b.n	80019d2 <_printf_float+0x8a>
 8001a28:	6863      	ldr	r3, [r4, #4]
 8001a2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8001a2e:	9206      	str	r2, [sp, #24]
 8001a30:	1c5a      	adds	r2, r3, #1
 8001a32:	d13b      	bne.n	8001aac <_printf_float+0x164>
 8001a34:	2306      	movs	r3, #6
 8001a36:	6063      	str	r3, [r4, #4]
 8001a38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	6022      	str	r2, [r4, #0]
 8001a40:	9303      	str	r3, [sp, #12]
 8001a42:	ab0a      	add	r3, sp, #40	@ 0x28
 8001a44:	e9cd a301 	strd	sl, r3, [sp, #4]
 8001a48:	ab09      	add	r3, sp, #36	@ 0x24
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	6861      	ldr	r1, [r4, #4]
 8001a4e:	ec49 8b10 	vmov	d0, r8, r9
 8001a52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8001a56:	4628      	mov	r0, r5
 8001a58:	f7ff fed6 	bl	8001808 <__cvt>
 8001a5c:	9b06      	ldr	r3, [sp, #24]
 8001a5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8001a60:	2b47      	cmp	r3, #71	@ 0x47
 8001a62:	4680      	mov	r8, r0
 8001a64:	d129      	bne.n	8001aba <_printf_float+0x172>
 8001a66:	1cc8      	adds	r0, r1, #3
 8001a68:	db02      	blt.n	8001a70 <_printf_float+0x128>
 8001a6a:	6863      	ldr	r3, [r4, #4]
 8001a6c:	4299      	cmp	r1, r3
 8001a6e:	dd41      	ble.n	8001af4 <_printf_float+0x1ac>
 8001a70:	f1aa 0a02 	sub.w	sl, sl, #2
 8001a74:	fa5f fa8a 	uxtb.w	sl, sl
 8001a78:	3901      	subs	r1, #1
 8001a7a:	4652      	mov	r2, sl
 8001a7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8001a80:	9109      	str	r1, [sp, #36]	@ 0x24
 8001a82:	f7ff ff26 	bl	80018d2 <__exponent>
 8001a86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001a88:	1813      	adds	r3, r2, r0
 8001a8a:	2a01      	cmp	r2, #1
 8001a8c:	4681      	mov	r9, r0
 8001a8e:	6123      	str	r3, [r4, #16]
 8001a90:	dc02      	bgt.n	8001a98 <_printf_float+0x150>
 8001a92:	6822      	ldr	r2, [r4, #0]
 8001a94:	07d2      	lsls	r2, r2, #31
 8001a96:	d501      	bpl.n	8001a9c <_printf_float+0x154>
 8001a98:	3301      	adds	r3, #1
 8001a9a:	6123      	str	r3, [r4, #16]
 8001a9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0a2      	beq.n	80019ea <_printf_float+0xa2>
 8001aa4:	232d      	movs	r3, #45	@ 0x2d
 8001aa6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001aaa:	e79e      	b.n	80019ea <_printf_float+0xa2>
 8001aac:	9a06      	ldr	r2, [sp, #24]
 8001aae:	2a47      	cmp	r2, #71	@ 0x47
 8001ab0:	d1c2      	bne.n	8001a38 <_printf_float+0xf0>
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1c0      	bne.n	8001a38 <_printf_float+0xf0>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e7bd      	b.n	8001a36 <_printf_float+0xee>
 8001aba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001abe:	d9db      	bls.n	8001a78 <_printf_float+0x130>
 8001ac0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8001ac4:	d118      	bne.n	8001af8 <_printf_float+0x1b0>
 8001ac6:	2900      	cmp	r1, #0
 8001ac8:	6863      	ldr	r3, [r4, #4]
 8001aca:	dd0b      	ble.n	8001ae4 <_printf_float+0x19c>
 8001acc:	6121      	str	r1, [r4, #16]
 8001ace:	b913      	cbnz	r3, 8001ad6 <_printf_float+0x18e>
 8001ad0:	6822      	ldr	r2, [r4, #0]
 8001ad2:	07d0      	lsls	r0, r2, #31
 8001ad4:	d502      	bpl.n	8001adc <_printf_float+0x194>
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	440b      	add	r3, r1
 8001ada:	6123      	str	r3, [r4, #16]
 8001adc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8001ade:	f04f 0900 	mov.w	r9, #0
 8001ae2:	e7db      	b.n	8001a9c <_printf_float+0x154>
 8001ae4:	b913      	cbnz	r3, 8001aec <_printf_float+0x1a4>
 8001ae6:	6822      	ldr	r2, [r4, #0]
 8001ae8:	07d2      	lsls	r2, r2, #31
 8001aea:	d501      	bpl.n	8001af0 <_printf_float+0x1a8>
 8001aec:	3302      	adds	r3, #2
 8001aee:	e7f4      	b.n	8001ada <_printf_float+0x192>
 8001af0:	2301      	movs	r3, #1
 8001af2:	e7f2      	b.n	8001ada <_printf_float+0x192>
 8001af4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8001af8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001afa:	4299      	cmp	r1, r3
 8001afc:	db05      	blt.n	8001b0a <_printf_float+0x1c2>
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	6121      	str	r1, [r4, #16]
 8001b02:	07d8      	lsls	r0, r3, #31
 8001b04:	d5ea      	bpl.n	8001adc <_printf_float+0x194>
 8001b06:	1c4b      	adds	r3, r1, #1
 8001b08:	e7e7      	b.n	8001ada <_printf_float+0x192>
 8001b0a:	2900      	cmp	r1, #0
 8001b0c:	bfd4      	ite	le
 8001b0e:	f1c1 0202 	rsble	r2, r1, #2
 8001b12:	2201      	movgt	r2, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	e7e0      	b.n	8001ada <_printf_float+0x192>
 8001b18:	6823      	ldr	r3, [r4, #0]
 8001b1a:	055a      	lsls	r2, r3, #21
 8001b1c:	d407      	bmi.n	8001b2e <_printf_float+0x1e6>
 8001b1e:	6923      	ldr	r3, [r4, #16]
 8001b20:	4642      	mov	r2, r8
 8001b22:	4631      	mov	r1, r6
 8001b24:	4628      	mov	r0, r5
 8001b26:	47b8      	blx	r7
 8001b28:	3001      	adds	r0, #1
 8001b2a:	d12b      	bne.n	8001b84 <_printf_float+0x23c>
 8001b2c:	e767      	b.n	80019fe <_printf_float+0xb6>
 8001b2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001b32:	f240 80dd 	bls.w	8001cf0 <_printf_float+0x3a8>
 8001b36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f7fe ffc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8001b42:	2800      	cmp	r0, #0
 8001b44:	d033      	beq.n	8001bae <_printf_float+0x266>
 8001b46:	4a37      	ldr	r2, [pc, #220]	@ (8001c24 <_printf_float+0x2dc>)
 8001b48:	2301      	movs	r3, #1
 8001b4a:	4631      	mov	r1, r6
 8001b4c:	4628      	mov	r0, r5
 8001b4e:	47b8      	blx	r7
 8001b50:	3001      	adds	r0, #1
 8001b52:	f43f af54 	beq.w	80019fe <_printf_float+0xb6>
 8001b56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8001b5a:	4543      	cmp	r3, r8
 8001b5c:	db02      	blt.n	8001b64 <_printf_float+0x21c>
 8001b5e:	6823      	ldr	r3, [r4, #0]
 8001b60:	07d8      	lsls	r0, r3, #31
 8001b62:	d50f      	bpl.n	8001b84 <_printf_float+0x23c>
 8001b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b68:	4631      	mov	r1, r6
 8001b6a:	4628      	mov	r0, r5
 8001b6c:	47b8      	blx	r7
 8001b6e:	3001      	adds	r0, #1
 8001b70:	f43f af45 	beq.w	80019fe <_printf_float+0xb6>
 8001b74:	f04f 0900 	mov.w	r9, #0
 8001b78:	f108 38ff 	add.w	r8, r8, #4294967295
 8001b7c:	f104 0a1a 	add.w	sl, r4, #26
 8001b80:	45c8      	cmp	r8, r9
 8001b82:	dc09      	bgt.n	8001b98 <_printf_float+0x250>
 8001b84:	6823      	ldr	r3, [r4, #0]
 8001b86:	079b      	lsls	r3, r3, #30
 8001b88:	f100 8103 	bmi.w	8001d92 <_printf_float+0x44a>
 8001b8c:	68e0      	ldr	r0, [r4, #12]
 8001b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001b90:	4298      	cmp	r0, r3
 8001b92:	bfb8      	it	lt
 8001b94:	4618      	movlt	r0, r3
 8001b96:	e734      	b.n	8001a02 <_printf_float+0xba>
 8001b98:	2301      	movs	r3, #1
 8001b9a:	4652      	mov	r2, sl
 8001b9c:	4631      	mov	r1, r6
 8001b9e:	4628      	mov	r0, r5
 8001ba0:	47b8      	blx	r7
 8001ba2:	3001      	adds	r0, #1
 8001ba4:	f43f af2b 	beq.w	80019fe <_printf_float+0xb6>
 8001ba8:	f109 0901 	add.w	r9, r9, #1
 8001bac:	e7e8      	b.n	8001b80 <_printf_float+0x238>
 8001bae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	dc39      	bgt.n	8001c28 <_printf_float+0x2e0>
 8001bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c24 <_printf_float+0x2dc>)
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	4631      	mov	r1, r6
 8001bba:	4628      	mov	r0, r5
 8001bbc:	47b8      	blx	r7
 8001bbe:	3001      	adds	r0, #1
 8001bc0:	f43f af1d 	beq.w	80019fe <_printf_float+0xb6>
 8001bc4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8001bc8:	ea59 0303 	orrs.w	r3, r9, r3
 8001bcc:	d102      	bne.n	8001bd4 <_printf_float+0x28c>
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	07d9      	lsls	r1, r3, #31
 8001bd2:	d5d7      	bpl.n	8001b84 <_printf_float+0x23c>
 8001bd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001bd8:	4631      	mov	r1, r6
 8001bda:	4628      	mov	r0, r5
 8001bdc:	47b8      	blx	r7
 8001bde:	3001      	adds	r0, #1
 8001be0:	f43f af0d 	beq.w	80019fe <_printf_float+0xb6>
 8001be4:	f04f 0a00 	mov.w	sl, #0
 8001be8:	f104 0b1a 	add.w	fp, r4, #26
 8001bec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001bee:	425b      	negs	r3, r3
 8001bf0:	4553      	cmp	r3, sl
 8001bf2:	dc01      	bgt.n	8001bf8 <_printf_float+0x2b0>
 8001bf4:	464b      	mov	r3, r9
 8001bf6:	e793      	b.n	8001b20 <_printf_float+0x1d8>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	465a      	mov	r2, fp
 8001bfc:	4631      	mov	r1, r6
 8001bfe:	4628      	mov	r0, r5
 8001c00:	47b8      	blx	r7
 8001c02:	3001      	adds	r0, #1
 8001c04:	f43f aefb 	beq.w	80019fe <_printf_float+0xb6>
 8001c08:	f10a 0a01 	add.w	sl, sl, #1
 8001c0c:	e7ee      	b.n	8001bec <_printf_float+0x2a4>
 8001c0e:	bf00      	nop
 8001c10:	7fefffff 	.word	0x7fefffff
 8001c14:	0800412c 	.word	0x0800412c
 8001c18:	08004128 	.word	0x08004128
 8001c1c:	08004134 	.word	0x08004134
 8001c20:	08004130 	.word	0x08004130
 8001c24:	08004138 	.word	0x08004138
 8001c28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001c2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001c2e:	4553      	cmp	r3, sl
 8001c30:	bfa8      	it	ge
 8001c32:	4653      	movge	r3, sl
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	4699      	mov	r9, r3
 8001c38:	dc36      	bgt.n	8001ca8 <_printf_float+0x360>
 8001c3a:	f04f 0b00 	mov.w	fp, #0
 8001c3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001c42:	f104 021a 	add.w	r2, r4, #26
 8001c46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001c48:	9306      	str	r3, [sp, #24]
 8001c4a:	eba3 0309 	sub.w	r3, r3, r9
 8001c4e:	455b      	cmp	r3, fp
 8001c50:	dc31      	bgt.n	8001cb6 <_printf_float+0x36e>
 8001c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c54:	459a      	cmp	sl, r3
 8001c56:	dc3a      	bgt.n	8001cce <_printf_float+0x386>
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	07da      	lsls	r2, r3, #31
 8001c5c:	d437      	bmi.n	8001cce <_printf_float+0x386>
 8001c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c60:	ebaa 0903 	sub.w	r9, sl, r3
 8001c64:	9b06      	ldr	r3, [sp, #24]
 8001c66:	ebaa 0303 	sub.w	r3, sl, r3
 8001c6a:	4599      	cmp	r9, r3
 8001c6c:	bfa8      	it	ge
 8001c6e:	4699      	movge	r9, r3
 8001c70:	f1b9 0f00 	cmp.w	r9, #0
 8001c74:	dc33      	bgt.n	8001cde <_printf_float+0x396>
 8001c76:	f04f 0800 	mov.w	r8, #0
 8001c7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001c7e:	f104 0b1a 	add.w	fp, r4, #26
 8001c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c84:	ebaa 0303 	sub.w	r3, sl, r3
 8001c88:	eba3 0309 	sub.w	r3, r3, r9
 8001c8c:	4543      	cmp	r3, r8
 8001c8e:	f77f af79 	ble.w	8001b84 <_printf_float+0x23c>
 8001c92:	2301      	movs	r3, #1
 8001c94:	465a      	mov	r2, fp
 8001c96:	4631      	mov	r1, r6
 8001c98:	4628      	mov	r0, r5
 8001c9a:	47b8      	blx	r7
 8001c9c:	3001      	adds	r0, #1
 8001c9e:	f43f aeae 	beq.w	80019fe <_printf_float+0xb6>
 8001ca2:	f108 0801 	add.w	r8, r8, #1
 8001ca6:	e7ec      	b.n	8001c82 <_printf_float+0x33a>
 8001ca8:	4642      	mov	r2, r8
 8001caa:	4631      	mov	r1, r6
 8001cac:	4628      	mov	r0, r5
 8001cae:	47b8      	blx	r7
 8001cb0:	3001      	adds	r0, #1
 8001cb2:	d1c2      	bne.n	8001c3a <_printf_float+0x2f2>
 8001cb4:	e6a3      	b.n	80019fe <_printf_float+0xb6>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	4631      	mov	r1, r6
 8001cba:	4628      	mov	r0, r5
 8001cbc:	9206      	str	r2, [sp, #24]
 8001cbe:	47b8      	blx	r7
 8001cc0:	3001      	adds	r0, #1
 8001cc2:	f43f ae9c 	beq.w	80019fe <_printf_float+0xb6>
 8001cc6:	9a06      	ldr	r2, [sp, #24]
 8001cc8:	f10b 0b01 	add.w	fp, fp, #1
 8001ccc:	e7bb      	b.n	8001c46 <_printf_float+0x2fe>
 8001cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001cd2:	4631      	mov	r1, r6
 8001cd4:	4628      	mov	r0, r5
 8001cd6:	47b8      	blx	r7
 8001cd8:	3001      	adds	r0, #1
 8001cda:	d1c0      	bne.n	8001c5e <_printf_float+0x316>
 8001cdc:	e68f      	b.n	80019fe <_printf_float+0xb6>
 8001cde:	9a06      	ldr	r2, [sp, #24]
 8001ce0:	464b      	mov	r3, r9
 8001ce2:	4442      	add	r2, r8
 8001ce4:	4631      	mov	r1, r6
 8001ce6:	4628      	mov	r0, r5
 8001ce8:	47b8      	blx	r7
 8001cea:	3001      	adds	r0, #1
 8001cec:	d1c3      	bne.n	8001c76 <_printf_float+0x32e>
 8001cee:	e686      	b.n	80019fe <_printf_float+0xb6>
 8001cf0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001cf4:	f1ba 0f01 	cmp.w	sl, #1
 8001cf8:	dc01      	bgt.n	8001cfe <_printf_float+0x3b6>
 8001cfa:	07db      	lsls	r3, r3, #31
 8001cfc:	d536      	bpl.n	8001d6c <_printf_float+0x424>
 8001cfe:	2301      	movs	r3, #1
 8001d00:	4642      	mov	r2, r8
 8001d02:	4631      	mov	r1, r6
 8001d04:	4628      	mov	r0, r5
 8001d06:	47b8      	blx	r7
 8001d08:	3001      	adds	r0, #1
 8001d0a:	f43f ae78 	beq.w	80019fe <_printf_float+0xb6>
 8001d0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001d12:	4631      	mov	r1, r6
 8001d14:	4628      	mov	r0, r5
 8001d16:	47b8      	blx	r7
 8001d18:	3001      	adds	r0, #1
 8001d1a:	f43f ae70 	beq.w	80019fe <_printf_float+0xb6>
 8001d1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001d22:	2200      	movs	r2, #0
 8001d24:	2300      	movs	r3, #0
 8001d26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8001d2a:	f7fe fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 8001d2e:	b9c0      	cbnz	r0, 8001d62 <_printf_float+0x41a>
 8001d30:	4653      	mov	r3, sl
 8001d32:	f108 0201 	add.w	r2, r8, #1
 8001d36:	4631      	mov	r1, r6
 8001d38:	4628      	mov	r0, r5
 8001d3a:	47b8      	blx	r7
 8001d3c:	3001      	adds	r0, #1
 8001d3e:	d10c      	bne.n	8001d5a <_printf_float+0x412>
 8001d40:	e65d      	b.n	80019fe <_printf_float+0xb6>
 8001d42:	2301      	movs	r3, #1
 8001d44:	465a      	mov	r2, fp
 8001d46:	4631      	mov	r1, r6
 8001d48:	4628      	mov	r0, r5
 8001d4a:	47b8      	blx	r7
 8001d4c:	3001      	adds	r0, #1
 8001d4e:	f43f ae56 	beq.w	80019fe <_printf_float+0xb6>
 8001d52:	f108 0801 	add.w	r8, r8, #1
 8001d56:	45d0      	cmp	r8, sl
 8001d58:	dbf3      	blt.n	8001d42 <_printf_float+0x3fa>
 8001d5a:	464b      	mov	r3, r9
 8001d5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8001d60:	e6df      	b.n	8001b22 <_printf_float+0x1da>
 8001d62:	f04f 0800 	mov.w	r8, #0
 8001d66:	f104 0b1a 	add.w	fp, r4, #26
 8001d6a:	e7f4      	b.n	8001d56 <_printf_float+0x40e>
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	4642      	mov	r2, r8
 8001d70:	e7e1      	b.n	8001d36 <_printf_float+0x3ee>
 8001d72:	2301      	movs	r3, #1
 8001d74:	464a      	mov	r2, r9
 8001d76:	4631      	mov	r1, r6
 8001d78:	4628      	mov	r0, r5
 8001d7a:	47b8      	blx	r7
 8001d7c:	3001      	adds	r0, #1
 8001d7e:	f43f ae3e 	beq.w	80019fe <_printf_float+0xb6>
 8001d82:	f108 0801 	add.w	r8, r8, #1
 8001d86:	68e3      	ldr	r3, [r4, #12]
 8001d88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8001d8a:	1a5b      	subs	r3, r3, r1
 8001d8c:	4543      	cmp	r3, r8
 8001d8e:	dcf0      	bgt.n	8001d72 <_printf_float+0x42a>
 8001d90:	e6fc      	b.n	8001b8c <_printf_float+0x244>
 8001d92:	f04f 0800 	mov.w	r8, #0
 8001d96:	f104 0919 	add.w	r9, r4, #25
 8001d9a:	e7f4      	b.n	8001d86 <_printf_float+0x43e>

08001d9c <_printf_common>:
 8001d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001da0:	4616      	mov	r6, r2
 8001da2:	4698      	mov	r8, r3
 8001da4:	688a      	ldr	r2, [r1, #8]
 8001da6:	690b      	ldr	r3, [r1, #16]
 8001da8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001dac:	4293      	cmp	r3, r2
 8001dae:	bfb8      	it	lt
 8001db0:	4613      	movlt	r3, r2
 8001db2:	6033      	str	r3, [r6, #0]
 8001db4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001db8:	4607      	mov	r7, r0
 8001dba:	460c      	mov	r4, r1
 8001dbc:	b10a      	cbz	r2, 8001dc2 <_printf_common+0x26>
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	6033      	str	r3, [r6, #0]
 8001dc2:	6823      	ldr	r3, [r4, #0]
 8001dc4:	0699      	lsls	r1, r3, #26
 8001dc6:	bf42      	ittt	mi
 8001dc8:	6833      	ldrmi	r3, [r6, #0]
 8001dca:	3302      	addmi	r3, #2
 8001dcc:	6033      	strmi	r3, [r6, #0]
 8001dce:	6825      	ldr	r5, [r4, #0]
 8001dd0:	f015 0506 	ands.w	r5, r5, #6
 8001dd4:	d106      	bne.n	8001de4 <_printf_common+0x48>
 8001dd6:	f104 0a19 	add.w	sl, r4, #25
 8001dda:	68e3      	ldr	r3, [r4, #12]
 8001ddc:	6832      	ldr	r2, [r6, #0]
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	42ab      	cmp	r3, r5
 8001de2:	dc26      	bgt.n	8001e32 <_printf_common+0x96>
 8001de4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001de8:	6822      	ldr	r2, [r4, #0]
 8001dea:	3b00      	subs	r3, #0
 8001dec:	bf18      	it	ne
 8001dee:	2301      	movne	r3, #1
 8001df0:	0692      	lsls	r2, r2, #26
 8001df2:	d42b      	bmi.n	8001e4c <_printf_common+0xb0>
 8001df4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001df8:	4641      	mov	r1, r8
 8001dfa:	4638      	mov	r0, r7
 8001dfc:	47c8      	blx	r9
 8001dfe:	3001      	adds	r0, #1
 8001e00:	d01e      	beq.n	8001e40 <_printf_common+0xa4>
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	6922      	ldr	r2, [r4, #16]
 8001e06:	f003 0306 	and.w	r3, r3, #6
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf02      	ittt	eq
 8001e0e:	68e5      	ldreq	r5, [r4, #12]
 8001e10:	6833      	ldreq	r3, [r6, #0]
 8001e12:	1aed      	subeq	r5, r5, r3
 8001e14:	68a3      	ldr	r3, [r4, #8]
 8001e16:	bf0c      	ite	eq
 8001e18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e1c:	2500      	movne	r5, #0
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	bfc4      	itt	gt
 8001e22:	1a9b      	subgt	r3, r3, r2
 8001e24:	18ed      	addgt	r5, r5, r3
 8001e26:	2600      	movs	r6, #0
 8001e28:	341a      	adds	r4, #26
 8001e2a:	42b5      	cmp	r5, r6
 8001e2c:	d11a      	bne.n	8001e64 <_printf_common+0xc8>
 8001e2e:	2000      	movs	r0, #0
 8001e30:	e008      	b.n	8001e44 <_printf_common+0xa8>
 8001e32:	2301      	movs	r3, #1
 8001e34:	4652      	mov	r2, sl
 8001e36:	4641      	mov	r1, r8
 8001e38:	4638      	mov	r0, r7
 8001e3a:	47c8      	blx	r9
 8001e3c:	3001      	adds	r0, #1
 8001e3e:	d103      	bne.n	8001e48 <_printf_common+0xac>
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e48:	3501      	adds	r5, #1
 8001e4a:	e7c6      	b.n	8001dda <_printf_common+0x3e>
 8001e4c:	18e1      	adds	r1, r4, r3
 8001e4e:	1c5a      	adds	r2, r3, #1
 8001e50:	2030      	movs	r0, #48	@ 0x30
 8001e52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001e56:	4422      	add	r2, r4
 8001e58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001e5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001e60:	3302      	adds	r3, #2
 8001e62:	e7c7      	b.n	8001df4 <_printf_common+0x58>
 8001e64:	2301      	movs	r3, #1
 8001e66:	4622      	mov	r2, r4
 8001e68:	4641      	mov	r1, r8
 8001e6a:	4638      	mov	r0, r7
 8001e6c:	47c8      	blx	r9
 8001e6e:	3001      	adds	r0, #1
 8001e70:	d0e6      	beq.n	8001e40 <_printf_common+0xa4>
 8001e72:	3601      	adds	r6, #1
 8001e74:	e7d9      	b.n	8001e2a <_printf_common+0x8e>
	...

08001e78 <_printf_i>:
 8001e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e7c:	7e0f      	ldrb	r7, [r1, #24]
 8001e7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e80:	2f78      	cmp	r7, #120	@ 0x78
 8001e82:	4691      	mov	r9, r2
 8001e84:	4680      	mov	r8, r0
 8001e86:	460c      	mov	r4, r1
 8001e88:	469a      	mov	sl, r3
 8001e8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001e8e:	d807      	bhi.n	8001ea0 <_printf_i+0x28>
 8001e90:	2f62      	cmp	r7, #98	@ 0x62
 8001e92:	d80a      	bhi.n	8001eaa <_printf_i+0x32>
 8001e94:	2f00      	cmp	r7, #0
 8001e96:	f000 80d1 	beq.w	800203c <_printf_i+0x1c4>
 8001e9a:	2f58      	cmp	r7, #88	@ 0x58
 8001e9c:	f000 80b8 	beq.w	8002010 <_printf_i+0x198>
 8001ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001ea4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001ea8:	e03a      	b.n	8001f20 <_printf_i+0xa8>
 8001eaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001eae:	2b15      	cmp	r3, #21
 8001eb0:	d8f6      	bhi.n	8001ea0 <_printf_i+0x28>
 8001eb2:	a101      	add	r1, pc, #4	@ (adr r1, 8001eb8 <_printf_i+0x40>)
 8001eb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001eb8:	08001f11 	.word	0x08001f11
 8001ebc:	08001f25 	.word	0x08001f25
 8001ec0:	08001ea1 	.word	0x08001ea1
 8001ec4:	08001ea1 	.word	0x08001ea1
 8001ec8:	08001ea1 	.word	0x08001ea1
 8001ecc:	08001ea1 	.word	0x08001ea1
 8001ed0:	08001f25 	.word	0x08001f25
 8001ed4:	08001ea1 	.word	0x08001ea1
 8001ed8:	08001ea1 	.word	0x08001ea1
 8001edc:	08001ea1 	.word	0x08001ea1
 8001ee0:	08001ea1 	.word	0x08001ea1
 8001ee4:	08002023 	.word	0x08002023
 8001ee8:	08001f4f 	.word	0x08001f4f
 8001eec:	08001fdd 	.word	0x08001fdd
 8001ef0:	08001ea1 	.word	0x08001ea1
 8001ef4:	08001ea1 	.word	0x08001ea1
 8001ef8:	08002045 	.word	0x08002045
 8001efc:	08001ea1 	.word	0x08001ea1
 8001f00:	08001f4f 	.word	0x08001f4f
 8001f04:	08001ea1 	.word	0x08001ea1
 8001f08:	08001ea1 	.word	0x08001ea1
 8001f0c:	08001fe5 	.word	0x08001fe5
 8001f10:	6833      	ldr	r3, [r6, #0]
 8001f12:	1d1a      	adds	r2, r3, #4
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6032      	str	r2, [r6, #0]
 8001f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f20:	2301      	movs	r3, #1
 8001f22:	e09c      	b.n	800205e <_printf_i+0x1e6>
 8001f24:	6833      	ldr	r3, [r6, #0]
 8001f26:	6820      	ldr	r0, [r4, #0]
 8001f28:	1d19      	adds	r1, r3, #4
 8001f2a:	6031      	str	r1, [r6, #0]
 8001f2c:	0606      	lsls	r6, r0, #24
 8001f2e:	d501      	bpl.n	8001f34 <_printf_i+0xbc>
 8001f30:	681d      	ldr	r5, [r3, #0]
 8001f32:	e003      	b.n	8001f3c <_printf_i+0xc4>
 8001f34:	0645      	lsls	r5, r0, #25
 8001f36:	d5fb      	bpl.n	8001f30 <_printf_i+0xb8>
 8001f38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f3c:	2d00      	cmp	r5, #0
 8001f3e:	da03      	bge.n	8001f48 <_printf_i+0xd0>
 8001f40:	232d      	movs	r3, #45	@ 0x2d
 8001f42:	426d      	negs	r5, r5
 8001f44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f48:	4858      	ldr	r0, [pc, #352]	@ (80020ac <_printf_i+0x234>)
 8001f4a:	230a      	movs	r3, #10
 8001f4c:	e011      	b.n	8001f72 <_printf_i+0xfa>
 8001f4e:	6821      	ldr	r1, [r4, #0]
 8001f50:	6833      	ldr	r3, [r6, #0]
 8001f52:	0608      	lsls	r0, r1, #24
 8001f54:	f853 5b04 	ldr.w	r5, [r3], #4
 8001f58:	d402      	bmi.n	8001f60 <_printf_i+0xe8>
 8001f5a:	0649      	lsls	r1, r1, #25
 8001f5c:	bf48      	it	mi
 8001f5e:	b2ad      	uxthmi	r5, r5
 8001f60:	2f6f      	cmp	r7, #111	@ 0x6f
 8001f62:	4852      	ldr	r0, [pc, #328]	@ (80020ac <_printf_i+0x234>)
 8001f64:	6033      	str	r3, [r6, #0]
 8001f66:	bf14      	ite	ne
 8001f68:	230a      	movne	r3, #10
 8001f6a:	2308      	moveq	r3, #8
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f72:	6866      	ldr	r6, [r4, #4]
 8001f74:	60a6      	str	r6, [r4, #8]
 8001f76:	2e00      	cmp	r6, #0
 8001f78:	db05      	blt.n	8001f86 <_printf_i+0x10e>
 8001f7a:	6821      	ldr	r1, [r4, #0]
 8001f7c:	432e      	orrs	r6, r5
 8001f7e:	f021 0104 	bic.w	r1, r1, #4
 8001f82:	6021      	str	r1, [r4, #0]
 8001f84:	d04b      	beq.n	800201e <_printf_i+0x1a6>
 8001f86:	4616      	mov	r6, r2
 8001f88:	fbb5 f1f3 	udiv	r1, r5, r3
 8001f8c:	fb03 5711 	mls	r7, r3, r1, r5
 8001f90:	5dc7      	ldrb	r7, [r0, r7]
 8001f92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f96:	462f      	mov	r7, r5
 8001f98:	42bb      	cmp	r3, r7
 8001f9a:	460d      	mov	r5, r1
 8001f9c:	d9f4      	bls.n	8001f88 <_printf_i+0x110>
 8001f9e:	2b08      	cmp	r3, #8
 8001fa0:	d10b      	bne.n	8001fba <_printf_i+0x142>
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	07df      	lsls	r7, r3, #31
 8001fa6:	d508      	bpl.n	8001fba <_printf_i+0x142>
 8001fa8:	6923      	ldr	r3, [r4, #16]
 8001faa:	6861      	ldr	r1, [r4, #4]
 8001fac:	4299      	cmp	r1, r3
 8001fae:	bfde      	ittt	le
 8001fb0:	2330      	movle	r3, #48	@ 0x30
 8001fb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001fb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001fba:	1b92      	subs	r2, r2, r6
 8001fbc:	6122      	str	r2, [r4, #16]
 8001fbe:	f8cd a000 	str.w	sl, [sp]
 8001fc2:	464b      	mov	r3, r9
 8001fc4:	aa03      	add	r2, sp, #12
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	4640      	mov	r0, r8
 8001fca:	f7ff fee7 	bl	8001d9c <_printf_common>
 8001fce:	3001      	adds	r0, #1
 8001fd0:	d14a      	bne.n	8002068 <_printf_i+0x1f0>
 8001fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd6:	b004      	add	sp, #16
 8001fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fdc:	6823      	ldr	r3, [r4, #0]
 8001fde:	f043 0320 	orr.w	r3, r3, #32
 8001fe2:	6023      	str	r3, [r4, #0]
 8001fe4:	4832      	ldr	r0, [pc, #200]	@ (80020b0 <_printf_i+0x238>)
 8001fe6:	2778      	movs	r7, #120	@ 0x78
 8001fe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	6831      	ldr	r1, [r6, #0]
 8001ff0:	061f      	lsls	r7, r3, #24
 8001ff2:	f851 5b04 	ldr.w	r5, [r1], #4
 8001ff6:	d402      	bmi.n	8001ffe <_printf_i+0x186>
 8001ff8:	065f      	lsls	r7, r3, #25
 8001ffa:	bf48      	it	mi
 8001ffc:	b2ad      	uxthmi	r5, r5
 8001ffe:	6031      	str	r1, [r6, #0]
 8002000:	07d9      	lsls	r1, r3, #31
 8002002:	bf44      	itt	mi
 8002004:	f043 0320 	orrmi.w	r3, r3, #32
 8002008:	6023      	strmi	r3, [r4, #0]
 800200a:	b11d      	cbz	r5, 8002014 <_printf_i+0x19c>
 800200c:	2310      	movs	r3, #16
 800200e:	e7ad      	b.n	8001f6c <_printf_i+0xf4>
 8002010:	4826      	ldr	r0, [pc, #152]	@ (80020ac <_printf_i+0x234>)
 8002012:	e7e9      	b.n	8001fe8 <_printf_i+0x170>
 8002014:	6823      	ldr	r3, [r4, #0]
 8002016:	f023 0320 	bic.w	r3, r3, #32
 800201a:	6023      	str	r3, [r4, #0]
 800201c:	e7f6      	b.n	800200c <_printf_i+0x194>
 800201e:	4616      	mov	r6, r2
 8002020:	e7bd      	b.n	8001f9e <_printf_i+0x126>
 8002022:	6833      	ldr	r3, [r6, #0]
 8002024:	6825      	ldr	r5, [r4, #0]
 8002026:	6961      	ldr	r1, [r4, #20]
 8002028:	1d18      	adds	r0, r3, #4
 800202a:	6030      	str	r0, [r6, #0]
 800202c:	062e      	lsls	r6, r5, #24
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	d501      	bpl.n	8002036 <_printf_i+0x1be>
 8002032:	6019      	str	r1, [r3, #0]
 8002034:	e002      	b.n	800203c <_printf_i+0x1c4>
 8002036:	0668      	lsls	r0, r5, #25
 8002038:	d5fb      	bpl.n	8002032 <_printf_i+0x1ba>
 800203a:	8019      	strh	r1, [r3, #0]
 800203c:	2300      	movs	r3, #0
 800203e:	6123      	str	r3, [r4, #16]
 8002040:	4616      	mov	r6, r2
 8002042:	e7bc      	b.n	8001fbe <_printf_i+0x146>
 8002044:	6833      	ldr	r3, [r6, #0]
 8002046:	1d1a      	adds	r2, r3, #4
 8002048:	6032      	str	r2, [r6, #0]
 800204a:	681e      	ldr	r6, [r3, #0]
 800204c:	6862      	ldr	r2, [r4, #4]
 800204e:	2100      	movs	r1, #0
 8002050:	4630      	mov	r0, r6
 8002052:	f7fe f8bd 	bl	80001d0 <memchr>
 8002056:	b108      	cbz	r0, 800205c <_printf_i+0x1e4>
 8002058:	1b80      	subs	r0, r0, r6
 800205a:	6060      	str	r0, [r4, #4]
 800205c:	6863      	ldr	r3, [r4, #4]
 800205e:	6123      	str	r3, [r4, #16]
 8002060:	2300      	movs	r3, #0
 8002062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002066:	e7aa      	b.n	8001fbe <_printf_i+0x146>
 8002068:	6923      	ldr	r3, [r4, #16]
 800206a:	4632      	mov	r2, r6
 800206c:	4649      	mov	r1, r9
 800206e:	4640      	mov	r0, r8
 8002070:	47d0      	blx	sl
 8002072:	3001      	adds	r0, #1
 8002074:	d0ad      	beq.n	8001fd2 <_printf_i+0x15a>
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	079b      	lsls	r3, r3, #30
 800207a:	d413      	bmi.n	80020a4 <_printf_i+0x22c>
 800207c:	68e0      	ldr	r0, [r4, #12]
 800207e:	9b03      	ldr	r3, [sp, #12]
 8002080:	4298      	cmp	r0, r3
 8002082:	bfb8      	it	lt
 8002084:	4618      	movlt	r0, r3
 8002086:	e7a6      	b.n	8001fd6 <_printf_i+0x15e>
 8002088:	2301      	movs	r3, #1
 800208a:	4632      	mov	r2, r6
 800208c:	4649      	mov	r1, r9
 800208e:	4640      	mov	r0, r8
 8002090:	47d0      	blx	sl
 8002092:	3001      	adds	r0, #1
 8002094:	d09d      	beq.n	8001fd2 <_printf_i+0x15a>
 8002096:	3501      	adds	r5, #1
 8002098:	68e3      	ldr	r3, [r4, #12]
 800209a:	9903      	ldr	r1, [sp, #12]
 800209c:	1a5b      	subs	r3, r3, r1
 800209e:	42ab      	cmp	r3, r5
 80020a0:	dcf2      	bgt.n	8002088 <_printf_i+0x210>
 80020a2:	e7eb      	b.n	800207c <_printf_i+0x204>
 80020a4:	2500      	movs	r5, #0
 80020a6:	f104 0619 	add.w	r6, r4, #25
 80020aa:	e7f5      	b.n	8002098 <_printf_i+0x220>
 80020ac:	0800413a 	.word	0x0800413a
 80020b0:	0800414b 	.word	0x0800414b

080020b4 <std>:
 80020b4:	2300      	movs	r3, #0
 80020b6:	b510      	push	{r4, lr}
 80020b8:	4604      	mov	r4, r0
 80020ba:	e9c0 3300 	strd	r3, r3, [r0]
 80020be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80020c2:	6083      	str	r3, [r0, #8]
 80020c4:	8181      	strh	r1, [r0, #12]
 80020c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80020c8:	81c2      	strh	r2, [r0, #14]
 80020ca:	6183      	str	r3, [r0, #24]
 80020cc:	4619      	mov	r1, r3
 80020ce:	2208      	movs	r2, #8
 80020d0:	305c      	adds	r0, #92	@ 0x5c
 80020d2:	f000 f8f4 	bl	80022be <memset>
 80020d6:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <std+0x58>)
 80020d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80020da:	4b0d      	ldr	r3, [pc, #52]	@ (8002110 <std+0x5c>)
 80020dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80020de:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <std+0x60>)
 80020e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80020e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <std+0x64>)
 80020e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80020e6:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <std+0x68>)
 80020e8:	6224      	str	r4, [r4, #32]
 80020ea:	429c      	cmp	r4, r3
 80020ec:	d006      	beq.n	80020fc <std+0x48>
 80020ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80020f2:	4294      	cmp	r4, r2
 80020f4:	d002      	beq.n	80020fc <std+0x48>
 80020f6:	33d0      	adds	r3, #208	@ 0xd0
 80020f8:	429c      	cmp	r4, r3
 80020fa:	d105      	bne.n	8002108 <std+0x54>
 80020fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002104:	f000 b958 	b.w	80023b8 <__retarget_lock_init_recursive>
 8002108:	bd10      	pop	{r4, pc}
 800210a:	bf00      	nop
 800210c:	08002239 	.word	0x08002239
 8002110:	0800225b 	.word	0x0800225b
 8002114:	08002293 	.word	0x08002293
 8002118:	080022b7 	.word	0x080022b7
 800211c:	20000208 	.word	0x20000208

08002120 <stdio_exit_handler>:
 8002120:	4a02      	ldr	r2, [pc, #8]	@ (800212c <stdio_exit_handler+0xc>)
 8002122:	4903      	ldr	r1, [pc, #12]	@ (8002130 <stdio_exit_handler+0x10>)
 8002124:	4803      	ldr	r0, [pc, #12]	@ (8002134 <stdio_exit_handler+0x14>)
 8002126:	f000 b869 	b.w	80021fc <_fwalk_sglue>
 800212a:	bf00      	nop
 800212c:	20000004 	.word	0x20000004
 8002130:	08003cf1 	.word	0x08003cf1
 8002134:	20000014 	.word	0x20000014

08002138 <cleanup_stdio>:
 8002138:	6841      	ldr	r1, [r0, #4]
 800213a:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <cleanup_stdio+0x34>)
 800213c:	4299      	cmp	r1, r3
 800213e:	b510      	push	{r4, lr}
 8002140:	4604      	mov	r4, r0
 8002142:	d001      	beq.n	8002148 <cleanup_stdio+0x10>
 8002144:	f001 fdd4 	bl	8003cf0 <_fflush_r>
 8002148:	68a1      	ldr	r1, [r4, #8]
 800214a:	4b09      	ldr	r3, [pc, #36]	@ (8002170 <cleanup_stdio+0x38>)
 800214c:	4299      	cmp	r1, r3
 800214e:	d002      	beq.n	8002156 <cleanup_stdio+0x1e>
 8002150:	4620      	mov	r0, r4
 8002152:	f001 fdcd 	bl	8003cf0 <_fflush_r>
 8002156:	68e1      	ldr	r1, [r4, #12]
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <cleanup_stdio+0x3c>)
 800215a:	4299      	cmp	r1, r3
 800215c:	d004      	beq.n	8002168 <cleanup_stdio+0x30>
 800215e:	4620      	mov	r0, r4
 8002160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002164:	f001 bdc4 	b.w	8003cf0 <_fflush_r>
 8002168:	bd10      	pop	{r4, pc}
 800216a:	bf00      	nop
 800216c:	20000208 	.word	0x20000208
 8002170:	20000270 	.word	0x20000270
 8002174:	200002d8 	.word	0x200002d8

08002178 <global_stdio_init.part.0>:
 8002178:	b510      	push	{r4, lr}
 800217a:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <global_stdio_init.part.0+0x30>)
 800217c:	4c0b      	ldr	r4, [pc, #44]	@ (80021ac <global_stdio_init.part.0+0x34>)
 800217e:	4a0c      	ldr	r2, [pc, #48]	@ (80021b0 <global_stdio_init.part.0+0x38>)
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	4620      	mov	r0, r4
 8002184:	2200      	movs	r2, #0
 8002186:	2104      	movs	r1, #4
 8002188:	f7ff ff94 	bl	80020b4 <std>
 800218c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002190:	2201      	movs	r2, #1
 8002192:	2109      	movs	r1, #9
 8002194:	f7ff ff8e 	bl	80020b4 <std>
 8002198:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800219c:	2202      	movs	r2, #2
 800219e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021a2:	2112      	movs	r1, #18
 80021a4:	f7ff bf86 	b.w	80020b4 <std>
 80021a8:	20000340 	.word	0x20000340
 80021ac:	20000208 	.word	0x20000208
 80021b0:	08002121 	.word	0x08002121

080021b4 <__sfp_lock_acquire>:
 80021b4:	4801      	ldr	r0, [pc, #4]	@ (80021bc <__sfp_lock_acquire+0x8>)
 80021b6:	f000 b900 	b.w	80023ba <__retarget_lock_acquire_recursive>
 80021ba:	bf00      	nop
 80021bc:	20000349 	.word	0x20000349

080021c0 <__sfp_lock_release>:
 80021c0:	4801      	ldr	r0, [pc, #4]	@ (80021c8 <__sfp_lock_release+0x8>)
 80021c2:	f000 b8fb 	b.w	80023bc <__retarget_lock_release_recursive>
 80021c6:	bf00      	nop
 80021c8:	20000349 	.word	0x20000349

080021cc <__sinit>:
 80021cc:	b510      	push	{r4, lr}
 80021ce:	4604      	mov	r4, r0
 80021d0:	f7ff fff0 	bl	80021b4 <__sfp_lock_acquire>
 80021d4:	6a23      	ldr	r3, [r4, #32]
 80021d6:	b11b      	cbz	r3, 80021e0 <__sinit+0x14>
 80021d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021dc:	f7ff bff0 	b.w	80021c0 <__sfp_lock_release>
 80021e0:	4b04      	ldr	r3, [pc, #16]	@ (80021f4 <__sinit+0x28>)
 80021e2:	6223      	str	r3, [r4, #32]
 80021e4:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <__sinit+0x2c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f5      	bne.n	80021d8 <__sinit+0xc>
 80021ec:	f7ff ffc4 	bl	8002178 <global_stdio_init.part.0>
 80021f0:	e7f2      	b.n	80021d8 <__sinit+0xc>
 80021f2:	bf00      	nop
 80021f4:	08002139 	.word	0x08002139
 80021f8:	20000340 	.word	0x20000340

080021fc <_fwalk_sglue>:
 80021fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002200:	4607      	mov	r7, r0
 8002202:	4688      	mov	r8, r1
 8002204:	4614      	mov	r4, r2
 8002206:	2600      	movs	r6, #0
 8002208:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800220c:	f1b9 0901 	subs.w	r9, r9, #1
 8002210:	d505      	bpl.n	800221e <_fwalk_sglue+0x22>
 8002212:	6824      	ldr	r4, [r4, #0]
 8002214:	2c00      	cmp	r4, #0
 8002216:	d1f7      	bne.n	8002208 <_fwalk_sglue+0xc>
 8002218:	4630      	mov	r0, r6
 800221a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800221e:	89ab      	ldrh	r3, [r5, #12]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d907      	bls.n	8002234 <_fwalk_sglue+0x38>
 8002224:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002228:	3301      	adds	r3, #1
 800222a:	d003      	beq.n	8002234 <_fwalk_sglue+0x38>
 800222c:	4629      	mov	r1, r5
 800222e:	4638      	mov	r0, r7
 8002230:	47c0      	blx	r8
 8002232:	4306      	orrs	r6, r0
 8002234:	3568      	adds	r5, #104	@ 0x68
 8002236:	e7e9      	b.n	800220c <_fwalk_sglue+0x10>

08002238 <__sread>:
 8002238:	b510      	push	{r4, lr}
 800223a:	460c      	mov	r4, r1
 800223c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002240:	f000 f86c 	bl	800231c <_read_r>
 8002244:	2800      	cmp	r0, #0
 8002246:	bfab      	itete	ge
 8002248:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800224a:	89a3      	ldrhlt	r3, [r4, #12]
 800224c:	181b      	addge	r3, r3, r0
 800224e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002252:	bfac      	ite	ge
 8002254:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002256:	81a3      	strhlt	r3, [r4, #12]
 8002258:	bd10      	pop	{r4, pc}

0800225a <__swrite>:
 800225a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800225e:	461f      	mov	r7, r3
 8002260:	898b      	ldrh	r3, [r1, #12]
 8002262:	05db      	lsls	r3, r3, #23
 8002264:	4605      	mov	r5, r0
 8002266:	460c      	mov	r4, r1
 8002268:	4616      	mov	r6, r2
 800226a:	d505      	bpl.n	8002278 <__swrite+0x1e>
 800226c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002270:	2302      	movs	r3, #2
 8002272:	2200      	movs	r2, #0
 8002274:	f000 f840 	bl	80022f8 <_lseek_r>
 8002278:	89a3      	ldrh	r3, [r4, #12]
 800227a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800227e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002282:	81a3      	strh	r3, [r4, #12]
 8002284:	4632      	mov	r2, r6
 8002286:	463b      	mov	r3, r7
 8002288:	4628      	mov	r0, r5
 800228a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800228e:	f000 b857 	b.w	8002340 <_write_r>

08002292 <__sseek>:
 8002292:	b510      	push	{r4, lr}
 8002294:	460c      	mov	r4, r1
 8002296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800229a:	f000 f82d 	bl	80022f8 <_lseek_r>
 800229e:	1c43      	adds	r3, r0, #1
 80022a0:	89a3      	ldrh	r3, [r4, #12]
 80022a2:	bf15      	itete	ne
 80022a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80022a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80022aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80022ae:	81a3      	strheq	r3, [r4, #12]
 80022b0:	bf18      	it	ne
 80022b2:	81a3      	strhne	r3, [r4, #12]
 80022b4:	bd10      	pop	{r4, pc}

080022b6 <__sclose>:
 80022b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ba:	f000 b80d 	b.w	80022d8 <_close_r>

080022be <memset>:
 80022be:	4402      	add	r2, r0
 80022c0:	4603      	mov	r3, r0
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d100      	bne.n	80022c8 <memset+0xa>
 80022c6:	4770      	bx	lr
 80022c8:	f803 1b01 	strb.w	r1, [r3], #1
 80022cc:	e7f9      	b.n	80022c2 <memset+0x4>
	...

080022d0 <_localeconv_r>:
 80022d0:	4800      	ldr	r0, [pc, #0]	@ (80022d4 <_localeconv_r+0x4>)
 80022d2:	4770      	bx	lr
 80022d4:	20000150 	.word	0x20000150

080022d8 <_close_r>:
 80022d8:	b538      	push	{r3, r4, r5, lr}
 80022da:	4d06      	ldr	r5, [pc, #24]	@ (80022f4 <_close_r+0x1c>)
 80022dc:	2300      	movs	r3, #0
 80022de:	4604      	mov	r4, r0
 80022e0:	4608      	mov	r0, r1
 80022e2:	602b      	str	r3, [r5, #0]
 80022e4:	f7ff f9da 	bl	800169c <_close>
 80022e8:	1c43      	adds	r3, r0, #1
 80022ea:	d102      	bne.n	80022f2 <_close_r+0x1a>
 80022ec:	682b      	ldr	r3, [r5, #0]
 80022ee:	b103      	cbz	r3, 80022f2 <_close_r+0x1a>
 80022f0:	6023      	str	r3, [r4, #0]
 80022f2:	bd38      	pop	{r3, r4, r5, pc}
 80022f4:	20000344 	.word	0x20000344

080022f8 <_lseek_r>:
 80022f8:	b538      	push	{r3, r4, r5, lr}
 80022fa:	4d07      	ldr	r5, [pc, #28]	@ (8002318 <_lseek_r+0x20>)
 80022fc:	4604      	mov	r4, r0
 80022fe:	4608      	mov	r0, r1
 8002300:	4611      	mov	r1, r2
 8002302:	2200      	movs	r2, #0
 8002304:	602a      	str	r2, [r5, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	f7ff f9ef 	bl	80016ea <_lseek>
 800230c:	1c43      	adds	r3, r0, #1
 800230e:	d102      	bne.n	8002316 <_lseek_r+0x1e>
 8002310:	682b      	ldr	r3, [r5, #0]
 8002312:	b103      	cbz	r3, 8002316 <_lseek_r+0x1e>
 8002314:	6023      	str	r3, [r4, #0]
 8002316:	bd38      	pop	{r3, r4, r5, pc}
 8002318:	20000344 	.word	0x20000344

0800231c <_read_r>:
 800231c:	b538      	push	{r3, r4, r5, lr}
 800231e:	4d07      	ldr	r5, [pc, #28]	@ (800233c <_read_r+0x20>)
 8002320:	4604      	mov	r4, r0
 8002322:	4608      	mov	r0, r1
 8002324:	4611      	mov	r1, r2
 8002326:	2200      	movs	r2, #0
 8002328:	602a      	str	r2, [r5, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	f7ff f97d 	bl	800162a <_read>
 8002330:	1c43      	adds	r3, r0, #1
 8002332:	d102      	bne.n	800233a <_read_r+0x1e>
 8002334:	682b      	ldr	r3, [r5, #0]
 8002336:	b103      	cbz	r3, 800233a <_read_r+0x1e>
 8002338:	6023      	str	r3, [r4, #0]
 800233a:	bd38      	pop	{r3, r4, r5, pc}
 800233c:	20000344 	.word	0x20000344

08002340 <_write_r>:
 8002340:	b538      	push	{r3, r4, r5, lr}
 8002342:	4d07      	ldr	r5, [pc, #28]	@ (8002360 <_write_r+0x20>)
 8002344:	4604      	mov	r4, r0
 8002346:	4608      	mov	r0, r1
 8002348:	4611      	mov	r1, r2
 800234a:	2200      	movs	r2, #0
 800234c:	602a      	str	r2, [r5, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	f7ff f988 	bl	8001664 <_write>
 8002354:	1c43      	adds	r3, r0, #1
 8002356:	d102      	bne.n	800235e <_write_r+0x1e>
 8002358:	682b      	ldr	r3, [r5, #0]
 800235a:	b103      	cbz	r3, 800235e <_write_r+0x1e>
 800235c:	6023      	str	r3, [r4, #0]
 800235e:	bd38      	pop	{r3, r4, r5, pc}
 8002360:	20000344 	.word	0x20000344

08002364 <__errno>:
 8002364:	4b01      	ldr	r3, [pc, #4]	@ (800236c <__errno+0x8>)
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000010 	.word	0x20000010

08002370 <__libc_init_array>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	4d0d      	ldr	r5, [pc, #52]	@ (80023a8 <__libc_init_array+0x38>)
 8002374:	4c0d      	ldr	r4, [pc, #52]	@ (80023ac <__libc_init_array+0x3c>)
 8002376:	1b64      	subs	r4, r4, r5
 8002378:	10a4      	asrs	r4, r4, #2
 800237a:	2600      	movs	r6, #0
 800237c:	42a6      	cmp	r6, r4
 800237e:	d109      	bne.n	8002394 <__libc_init_array+0x24>
 8002380:	4d0b      	ldr	r5, [pc, #44]	@ (80023b0 <__libc_init_array+0x40>)
 8002382:	4c0c      	ldr	r4, [pc, #48]	@ (80023b4 <__libc_init_array+0x44>)
 8002384:	f001 fec2 	bl	800410c <_init>
 8002388:	1b64      	subs	r4, r4, r5
 800238a:	10a4      	asrs	r4, r4, #2
 800238c:	2600      	movs	r6, #0
 800238e:	42a6      	cmp	r6, r4
 8002390:	d105      	bne.n	800239e <__libc_init_array+0x2e>
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	f855 3b04 	ldr.w	r3, [r5], #4
 8002398:	4798      	blx	r3
 800239a:	3601      	adds	r6, #1
 800239c:	e7ee      	b.n	800237c <__libc_init_array+0xc>
 800239e:	f855 3b04 	ldr.w	r3, [r5], #4
 80023a2:	4798      	blx	r3
 80023a4:	3601      	adds	r6, #1
 80023a6:	e7f2      	b.n	800238e <__libc_init_array+0x1e>
 80023a8:	080044a4 	.word	0x080044a4
 80023ac:	080044a4 	.word	0x080044a4
 80023b0:	080044a4 	.word	0x080044a4
 80023b4:	080044a8 	.word	0x080044a8

080023b8 <__retarget_lock_init_recursive>:
 80023b8:	4770      	bx	lr

080023ba <__retarget_lock_acquire_recursive>:
 80023ba:	4770      	bx	lr

080023bc <__retarget_lock_release_recursive>:
 80023bc:	4770      	bx	lr

080023be <quorem>:
 80023be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023c2:	6903      	ldr	r3, [r0, #16]
 80023c4:	690c      	ldr	r4, [r1, #16]
 80023c6:	42a3      	cmp	r3, r4
 80023c8:	4607      	mov	r7, r0
 80023ca:	db7e      	blt.n	80024ca <quorem+0x10c>
 80023cc:	3c01      	subs	r4, #1
 80023ce:	f101 0814 	add.w	r8, r1, #20
 80023d2:	00a3      	lsls	r3, r4, #2
 80023d4:	f100 0514 	add.w	r5, r0, #20
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80023e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80023e8:	3301      	adds	r3, #1
 80023ea:	429a      	cmp	r2, r3
 80023ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80023f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80023f4:	d32e      	bcc.n	8002454 <quorem+0x96>
 80023f6:	f04f 0a00 	mov.w	sl, #0
 80023fa:	46c4      	mov	ip, r8
 80023fc:	46ae      	mov	lr, r5
 80023fe:	46d3      	mov	fp, sl
 8002400:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002404:	b298      	uxth	r0, r3
 8002406:	fb06 a000 	mla	r0, r6, r0, sl
 800240a:	0c02      	lsrs	r2, r0, #16
 800240c:	0c1b      	lsrs	r3, r3, #16
 800240e:	fb06 2303 	mla	r3, r6, r3, r2
 8002412:	f8de 2000 	ldr.w	r2, [lr]
 8002416:	b280      	uxth	r0, r0
 8002418:	b292      	uxth	r2, r2
 800241a:	1a12      	subs	r2, r2, r0
 800241c:	445a      	add	r2, fp
 800241e:	f8de 0000 	ldr.w	r0, [lr]
 8002422:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002426:	b29b      	uxth	r3, r3
 8002428:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800242c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002430:	b292      	uxth	r2, r2
 8002432:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002436:	45e1      	cmp	r9, ip
 8002438:	f84e 2b04 	str.w	r2, [lr], #4
 800243c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002440:	d2de      	bcs.n	8002400 <quorem+0x42>
 8002442:	9b00      	ldr	r3, [sp, #0]
 8002444:	58eb      	ldr	r3, [r5, r3]
 8002446:	b92b      	cbnz	r3, 8002454 <quorem+0x96>
 8002448:	9b01      	ldr	r3, [sp, #4]
 800244a:	3b04      	subs	r3, #4
 800244c:	429d      	cmp	r5, r3
 800244e:	461a      	mov	r2, r3
 8002450:	d32f      	bcc.n	80024b2 <quorem+0xf4>
 8002452:	613c      	str	r4, [r7, #16]
 8002454:	4638      	mov	r0, r7
 8002456:	f001 f97d 	bl	8003754 <__mcmp>
 800245a:	2800      	cmp	r0, #0
 800245c:	db25      	blt.n	80024aa <quorem+0xec>
 800245e:	4629      	mov	r1, r5
 8002460:	2000      	movs	r0, #0
 8002462:	f858 2b04 	ldr.w	r2, [r8], #4
 8002466:	f8d1 c000 	ldr.w	ip, [r1]
 800246a:	fa1f fe82 	uxth.w	lr, r2
 800246e:	fa1f f38c 	uxth.w	r3, ip
 8002472:	eba3 030e 	sub.w	r3, r3, lr
 8002476:	4403      	add	r3, r0
 8002478:	0c12      	lsrs	r2, r2, #16
 800247a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800247e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002482:	b29b      	uxth	r3, r3
 8002484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002488:	45c1      	cmp	r9, r8
 800248a:	f841 3b04 	str.w	r3, [r1], #4
 800248e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002492:	d2e6      	bcs.n	8002462 <quorem+0xa4>
 8002494:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002498:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800249c:	b922      	cbnz	r2, 80024a8 <quorem+0xea>
 800249e:	3b04      	subs	r3, #4
 80024a0:	429d      	cmp	r5, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	d30b      	bcc.n	80024be <quorem+0x100>
 80024a6:	613c      	str	r4, [r7, #16]
 80024a8:	3601      	adds	r6, #1
 80024aa:	4630      	mov	r0, r6
 80024ac:	b003      	add	sp, #12
 80024ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	3b04      	subs	r3, #4
 80024b6:	2a00      	cmp	r2, #0
 80024b8:	d1cb      	bne.n	8002452 <quorem+0x94>
 80024ba:	3c01      	subs	r4, #1
 80024bc:	e7c6      	b.n	800244c <quorem+0x8e>
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	3b04      	subs	r3, #4
 80024c2:	2a00      	cmp	r2, #0
 80024c4:	d1ef      	bne.n	80024a6 <quorem+0xe8>
 80024c6:	3c01      	subs	r4, #1
 80024c8:	e7ea      	b.n	80024a0 <quorem+0xe2>
 80024ca:	2000      	movs	r0, #0
 80024cc:	e7ee      	b.n	80024ac <quorem+0xee>
	...

080024d0 <_dtoa_r>:
 80024d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024d4:	69c7      	ldr	r7, [r0, #28]
 80024d6:	b097      	sub	sp, #92	@ 0x5c
 80024d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80024dc:	ec55 4b10 	vmov	r4, r5, d0
 80024e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80024e2:	9107      	str	r1, [sp, #28]
 80024e4:	4681      	mov	r9, r0
 80024e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80024e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80024ea:	b97f      	cbnz	r7, 800250c <_dtoa_r+0x3c>
 80024ec:	2010      	movs	r0, #16
 80024ee:	f000 fe09 	bl	8003104 <malloc>
 80024f2:	4602      	mov	r2, r0
 80024f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80024f8:	b920      	cbnz	r0, 8002504 <_dtoa_r+0x34>
 80024fa:	4ba9      	ldr	r3, [pc, #676]	@ (80027a0 <_dtoa_r+0x2d0>)
 80024fc:	21ef      	movs	r1, #239	@ 0xef
 80024fe:	48a9      	ldr	r0, [pc, #676]	@ (80027a4 <_dtoa_r+0x2d4>)
 8002500:	f001 fcd0 	bl	8003ea4 <__assert_func>
 8002504:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002508:	6007      	str	r7, [r0, #0]
 800250a:	60c7      	str	r7, [r0, #12]
 800250c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002510:	6819      	ldr	r1, [r3, #0]
 8002512:	b159      	cbz	r1, 800252c <_dtoa_r+0x5c>
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	604a      	str	r2, [r1, #4]
 8002518:	2301      	movs	r3, #1
 800251a:	4093      	lsls	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
 800251e:	4648      	mov	r0, r9
 8002520:	f000 fee6 	bl	80032f0 <_Bfree>
 8002524:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	1e2b      	subs	r3, r5, #0
 800252e:	bfb9      	ittee	lt
 8002530:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002534:	9305      	strlt	r3, [sp, #20]
 8002536:	2300      	movge	r3, #0
 8002538:	6033      	strge	r3, [r6, #0]
 800253a:	9f05      	ldr	r7, [sp, #20]
 800253c:	4b9a      	ldr	r3, [pc, #616]	@ (80027a8 <_dtoa_r+0x2d8>)
 800253e:	bfbc      	itt	lt
 8002540:	2201      	movlt	r2, #1
 8002542:	6032      	strlt	r2, [r6, #0]
 8002544:	43bb      	bics	r3, r7
 8002546:	d112      	bne.n	800256e <_dtoa_r+0x9e>
 8002548:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800254a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800254e:	6013      	str	r3, [r2, #0]
 8002550:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002554:	4323      	orrs	r3, r4
 8002556:	f000 855a 	beq.w	800300e <_dtoa_r+0xb3e>
 800255a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800255c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80027bc <_dtoa_r+0x2ec>
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 855c 	beq.w	800301e <_dtoa_r+0xb4e>
 8002566:	f10a 0303 	add.w	r3, sl, #3
 800256a:	f000 bd56 	b.w	800301a <_dtoa_r+0xb4a>
 800256e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8002572:	2200      	movs	r2, #0
 8002574:	ec51 0b17 	vmov	r0, r1, d7
 8002578:	2300      	movs	r3, #0
 800257a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800257e:	f7fe faa3 	bl	8000ac8 <__aeabi_dcmpeq>
 8002582:	4680      	mov	r8, r0
 8002584:	b158      	cbz	r0, 800259e <_dtoa_r+0xce>
 8002586:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002588:	2301      	movs	r3, #1
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800258e:	b113      	cbz	r3, 8002596 <_dtoa_r+0xc6>
 8002590:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8002592:	4b86      	ldr	r3, [pc, #536]	@ (80027ac <_dtoa_r+0x2dc>)
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80027c0 <_dtoa_r+0x2f0>
 800259a:	f000 bd40 	b.w	800301e <_dtoa_r+0xb4e>
 800259e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80025a2:	aa14      	add	r2, sp, #80	@ 0x50
 80025a4:	a915      	add	r1, sp, #84	@ 0x54
 80025a6:	4648      	mov	r0, r9
 80025a8:	f001 f984 	bl	80038b4 <__d2b>
 80025ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80025b0:	9002      	str	r0, [sp, #8]
 80025b2:	2e00      	cmp	r6, #0
 80025b4:	d078      	beq.n	80026a8 <_dtoa_r+0x1d8>
 80025b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80025b8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80025bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80025c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80025c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80025cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80025d0:	4619      	mov	r1, r3
 80025d2:	2200      	movs	r2, #0
 80025d4:	4b76      	ldr	r3, [pc, #472]	@ (80027b0 <_dtoa_r+0x2e0>)
 80025d6:	f7fd fe57 	bl	8000288 <__aeabi_dsub>
 80025da:	a36b      	add	r3, pc, #428	@ (adr r3, 8002788 <_dtoa_r+0x2b8>)
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f7fe f80a 	bl	80005f8 <__aeabi_dmul>
 80025e4:	a36a      	add	r3, pc, #424	@ (adr r3, 8002790 <_dtoa_r+0x2c0>)
 80025e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ea:	f7fd fe4f 	bl	800028c <__adddf3>
 80025ee:	4604      	mov	r4, r0
 80025f0:	4630      	mov	r0, r6
 80025f2:	460d      	mov	r5, r1
 80025f4:	f7fd ff96 	bl	8000524 <__aeabi_i2d>
 80025f8:	a367      	add	r3, pc, #412	@ (adr r3, 8002798 <_dtoa_r+0x2c8>)
 80025fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fe:	f7fd fffb 	bl	80005f8 <__aeabi_dmul>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4620      	mov	r0, r4
 8002608:	4629      	mov	r1, r5
 800260a:	f7fd fe3f 	bl	800028c <__adddf3>
 800260e:	4604      	mov	r4, r0
 8002610:	460d      	mov	r5, r1
 8002612:	f7fe faa1 	bl	8000b58 <__aeabi_d2iz>
 8002616:	2200      	movs	r2, #0
 8002618:	4607      	mov	r7, r0
 800261a:	2300      	movs	r3, #0
 800261c:	4620      	mov	r0, r4
 800261e:	4629      	mov	r1, r5
 8002620:	f7fe fa5c 	bl	8000adc <__aeabi_dcmplt>
 8002624:	b140      	cbz	r0, 8002638 <_dtoa_r+0x168>
 8002626:	4638      	mov	r0, r7
 8002628:	f7fd ff7c 	bl	8000524 <__aeabi_i2d>
 800262c:	4622      	mov	r2, r4
 800262e:	462b      	mov	r3, r5
 8002630:	f7fe fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8002634:	b900      	cbnz	r0, 8002638 <_dtoa_r+0x168>
 8002636:	3f01      	subs	r7, #1
 8002638:	2f16      	cmp	r7, #22
 800263a:	d852      	bhi.n	80026e2 <_dtoa_r+0x212>
 800263c:	4b5d      	ldr	r3, [pc, #372]	@ (80027b4 <_dtoa_r+0x2e4>)
 800263e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002646:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800264a:	f7fe fa47 	bl	8000adc <__aeabi_dcmplt>
 800264e:	2800      	cmp	r0, #0
 8002650:	d049      	beq.n	80026e6 <_dtoa_r+0x216>
 8002652:	3f01      	subs	r7, #1
 8002654:	2300      	movs	r3, #0
 8002656:	9310      	str	r3, [sp, #64]	@ 0x40
 8002658:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800265a:	1b9b      	subs	r3, r3, r6
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	bf45      	ittet	mi
 8002660:	f1c3 0301 	rsbmi	r3, r3, #1
 8002664:	9300      	strmi	r3, [sp, #0]
 8002666:	2300      	movpl	r3, #0
 8002668:	2300      	movmi	r3, #0
 800266a:	9206      	str	r2, [sp, #24]
 800266c:	bf54      	ite	pl
 800266e:	9300      	strpl	r3, [sp, #0]
 8002670:	9306      	strmi	r3, [sp, #24]
 8002672:	2f00      	cmp	r7, #0
 8002674:	db39      	blt.n	80026ea <_dtoa_r+0x21a>
 8002676:	9b06      	ldr	r3, [sp, #24]
 8002678:	970d      	str	r7, [sp, #52]	@ 0x34
 800267a:	443b      	add	r3, r7
 800267c:	9306      	str	r3, [sp, #24]
 800267e:	2300      	movs	r3, #0
 8002680:	9308      	str	r3, [sp, #32]
 8002682:	9b07      	ldr	r3, [sp, #28]
 8002684:	2b09      	cmp	r3, #9
 8002686:	d863      	bhi.n	8002750 <_dtoa_r+0x280>
 8002688:	2b05      	cmp	r3, #5
 800268a:	bfc4      	itt	gt
 800268c:	3b04      	subgt	r3, #4
 800268e:	9307      	strgt	r3, [sp, #28]
 8002690:	9b07      	ldr	r3, [sp, #28]
 8002692:	f1a3 0302 	sub.w	r3, r3, #2
 8002696:	bfcc      	ite	gt
 8002698:	2400      	movgt	r4, #0
 800269a:	2401      	movle	r4, #1
 800269c:	2b03      	cmp	r3, #3
 800269e:	d863      	bhi.n	8002768 <_dtoa_r+0x298>
 80026a0:	e8df f003 	tbb	[pc, r3]
 80026a4:	2b375452 	.word	0x2b375452
 80026a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80026ac:	441e      	add	r6, r3
 80026ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80026b2:	2b20      	cmp	r3, #32
 80026b4:	bfc1      	itttt	gt
 80026b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80026ba:	409f      	lslgt	r7, r3
 80026bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80026c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80026c4:	bfd6      	itet	le
 80026c6:	f1c3 0320 	rsble	r3, r3, #32
 80026ca:	ea47 0003 	orrgt.w	r0, r7, r3
 80026ce:	fa04 f003 	lslle.w	r0, r4, r3
 80026d2:	f7fd ff17 	bl	8000504 <__aeabi_ui2d>
 80026d6:	2201      	movs	r2, #1
 80026d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80026dc:	3e01      	subs	r6, #1
 80026de:	9212      	str	r2, [sp, #72]	@ 0x48
 80026e0:	e776      	b.n	80025d0 <_dtoa_r+0x100>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e7b7      	b.n	8002656 <_dtoa_r+0x186>
 80026e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80026e8:	e7b6      	b.n	8002658 <_dtoa_r+0x188>
 80026ea:	9b00      	ldr	r3, [sp, #0]
 80026ec:	1bdb      	subs	r3, r3, r7
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	427b      	negs	r3, r7
 80026f2:	9308      	str	r3, [sp, #32]
 80026f4:	2300      	movs	r3, #0
 80026f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80026f8:	e7c3      	b.n	8002682 <_dtoa_r+0x1b2>
 80026fa:	2301      	movs	r3, #1
 80026fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80026fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002700:	eb07 0b03 	add.w	fp, r7, r3
 8002704:	f10b 0301 	add.w	r3, fp, #1
 8002708:	2b01      	cmp	r3, #1
 800270a:	9303      	str	r3, [sp, #12]
 800270c:	bfb8      	it	lt
 800270e:	2301      	movlt	r3, #1
 8002710:	e006      	b.n	8002720 <_dtoa_r+0x250>
 8002712:	2301      	movs	r3, #1
 8002714:	9309      	str	r3, [sp, #36]	@ 0x24
 8002716:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002718:	2b00      	cmp	r3, #0
 800271a:	dd28      	ble.n	800276e <_dtoa_r+0x29e>
 800271c:	469b      	mov	fp, r3
 800271e:	9303      	str	r3, [sp, #12]
 8002720:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8002724:	2100      	movs	r1, #0
 8002726:	2204      	movs	r2, #4
 8002728:	f102 0514 	add.w	r5, r2, #20
 800272c:	429d      	cmp	r5, r3
 800272e:	d926      	bls.n	800277e <_dtoa_r+0x2ae>
 8002730:	6041      	str	r1, [r0, #4]
 8002732:	4648      	mov	r0, r9
 8002734:	f000 fd9c 	bl	8003270 <_Balloc>
 8002738:	4682      	mov	sl, r0
 800273a:	2800      	cmp	r0, #0
 800273c:	d142      	bne.n	80027c4 <_dtoa_r+0x2f4>
 800273e:	4b1e      	ldr	r3, [pc, #120]	@ (80027b8 <_dtoa_r+0x2e8>)
 8002740:	4602      	mov	r2, r0
 8002742:	f240 11af 	movw	r1, #431	@ 0x1af
 8002746:	e6da      	b.n	80024fe <_dtoa_r+0x2e>
 8002748:	2300      	movs	r3, #0
 800274a:	e7e3      	b.n	8002714 <_dtoa_r+0x244>
 800274c:	2300      	movs	r3, #0
 800274e:	e7d5      	b.n	80026fc <_dtoa_r+0x22c>
 8002750:	2401      	movs	r4, #1
 8002752:	2300      	movs	r3, #0
 8002754:	9307      	str	r3, [sp, #28]
 8002756:	9409      	str	r4, [sp, #36]	@ 0x24
 8002758:	f04f 3bff 	mov.w	fp, #4294967295
 800275c:	2200      	movs	r2, #0
 800275e:	f8cd b00c 	str.w	fp, [sp, #12]
 8002762:	2312      	movs	r3, #18
 8002764:	920c      	str	r2, [sp, #48]	@ 0x30
 8002766:	e7db      	b.n	8002720 <_dtoa_r+0x250>
 8002768:	2301      	movs	r3, #1
 800276a:	9309      	str	r3, [sp, #36]	@ 0x24
 800276c:	e7f4      	b.n	8002758 <_dtoa_r+0x288>
 800276e:	f04f 0b01 	mov.w	fp, #1
 8002772:	f8cd b00c 	str.w	fp, [sp, #12]
 8002776:	465b      	mov	r3, fp
 8002778:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800277c:	e7d0      	b.n	8002720 <_dtoa_r+0x250>
 800277e:	3101      	adds	r1, #1
 8002780:	0052      	lsls	r2, r2, #1
 8002782:	e7d1      	b.n	8002728 <_dtoa_r+0x258>
 8002784:	f3af 8000 	nop.w
 8002788:	636f4361 	.word	0x636f4361
 800278c:	3fd287a7 	.word	0x3fd287a7
 8002790:	8b60c8b3 	.word	0x8b60c8b3
 8002794:	3fc68a28 	.word	0x3fc68a28
 8002798:	509f79fb 	.word	0x509f79fb
 800279c:	3fd34413 	.word	0x3fd34413
 80027a0:	08004169 	.word	0x08004169
 80027a4:	08004180 	.word	0x08004180
 80027a8:	7ff00000 	.word	0x7ff00000
 80027ac:	08004139 	.word	0x08004139
 80027b0:	3ff80000 	.word	0x3ff80000
 80027b4:	080042d0 	.word	0x080042d0
 80027b8:	080041d8 	.word	0x080041d8
 80027bc:	08004165 	.word	0x08004165
 80027c0:	08004138 	.word	0x08004138
 80027c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80027c8:	6018      	str	r0, [r3, #0]
 80027ca:	9b03      	ldr	r3, [sp, #12]
 80027cc:	2b0e      	cmp	r3, #14
 80027ce:	f200 80a1 	bhi.w	8002914 <_dtoa_r+0x444>
 80027d2:	2c00      	cmp	r4, #0
 80027d4:	f000 809e 	beq.w	8002914 <_dtoa_r+0x444>
 80027d8:	2f00      	cmp	r7, #0
 80027da:	dd33      	ble.n	8002844 <_dtoa_r+0x374>
 80027dc:	4b9c      	ldr	r3, [pc, #624]	@ (8002a50 <_dtoa_r+0x580>)
 80027de:	f007 020f 	and.w	r2, r7, #15
 80027e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80027e6:	ed93 7b00 	vldr	d7, [r3]
 80027ea:	05f8      	lsls	r0, r7, #23
 80027ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80027f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80027f4:	d516      	bpl.n	8002824 <_dtoa_r+0x354>
 80027f6:	4b97      	ldr	r3, [pc, #604]	@ (8002a54 <_dtoa_r+0x584>)
 80027f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80027fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002800:	f7fe f824 	bl	800084c <__aeabi_ddiv>
 8002804:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002808:	f004 040f 	and.w	r4, r4, #15
 800280c:	2603      	movs	r6, #3
 800280e:	4d91      	ldr	r5, [pc, #580]	@ (8002a54 <_dtoa_r+0x584>)
 8002810:	b954      	cbnz	r4, 8002828 <_dtoa_r+0x358>
 8002812:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800281a:	f7fe f817 	bl	800084c <__aeabi_ddiv>
 800281e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002822:	e028      	b.n	8002876 <_dtoa_r+0x3a6>
 8002824:	2602      	movs	r6, #2
 8002826:	e7f2      	b.n	800280e <_dtoa_r+0x33e>
 8002828:	07e1      	lsls	r1, r4, #31
 800282a:	d508      	bpl.n	800283e <_dtoa_r+0x36e>
 800282c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8002830:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002834:	f7fd fee0 	bl	80005f8 <__aeabi_dmul>
 8002838:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800283c:	3601      	adds	r6, #1
 800283e:	1064      	asrs	r4, r4, #1
 8002840:	3508      	adds	r5, #8
 8002842:	e7e5      	b.n	8002810 <_dtoa_r+0x340>
 8002844:	f000 80af 	beq.w	80029a6 <_dtoa_r+0x4d6>
 8002848:	427c      	negs	r4, r7
 800284a:	4b81      	ldr	r3, [pc, #516]	@ (8002a50 <_dtoa_r+0x580>)
 800284c:	4d81      	ldr	r5, [pc, #516]	@ (8002a54 <_dtoa_r+0x584>)
 800284e:	f004 020f 	and.w	r2, r4, #15
 8002852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800285e:	f7fd fecb 	bl	80005f8 <__aeabi_dmul>
 8002862:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002866:	1124      	asrs	r4, r4, #4
 8002868:	2300      	movs	r3, #0
 800286a:	2602      	movs	r6, #2
 800286c:	2c00      	cmp	r4, #0
 800286e:	f040 808f 	bne.w	8002990 <_dtoa_r+0x4c0>
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1d3      	bne.n	800281e <_dtoa_r+0x34e>
 8002876:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002878:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 8094 	beq.w	80029aa <_dtoa_r+0x4da>
 8002882:	4b75      	ldr	r3, [pc, #468]	@ (8002a58 <_dtoa_r+0x588>)
 8002884:	2200      	movs	r2, #0
 8002886:	4620      	mov	r0, r4
 8002888:	4629      	mov	r1, r5
 800288a:	f7fe f927 	bl	8000adc <__aeabi_dcmplt>
 800288e:	2800      	cmp	r0, #0
 8002890:	f000 808b 	beq.w	80029aa <_dtoa_r+0x4da>
 8002894:	9b03      	ldr	r3, [sp, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 8087 	beq.w	80029aa <_dtoa_r+0x4da>
 800289c:	f1bb 0f00 	cmp.w	fp, #0
 80028a0:	dd34      	ble.n	800290c <_dtoa_r+0x43c>
 80028a2:	4620      	mov	r0, r4
 80028a4:	4b6d      	ldr	r3, [pc, #436]	@ (8002a5c <_dtoa_r+0x58c>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	4629      	mov	r1, r5
 80028aa:	f7fd fea5 	bl	80005f8 <__aeabi_dmul>
 80028ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80028b2:	f107 38ff 	add.w	r8, r7, #4294967295
 80028b6:	3601      	adds	r6, #1
 80028b8:	465c      	mov	r4, fp
 80028ba:	4630      	mov	r0, r6
 80028bc:	f7fd fe32 	bl	8000524 <__aeabi_i2d>
 80028c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80028c4:	f7fd fe98 	bl	80005f8 <__aeabi_dmul>
 80028c8:	4b65      	ldr	r3, [pc, #404]	@ (8002a60 <_dtoa_r+0x590>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	f7fd fcde 	bl	800028c <__adddf3>
 80028d0:	4605      	mov	r5, r0
 80028d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80028d6:	2c00      	cmp	r4, #0
 80028d8:	d16a      	bne.n	80029b0 <_dtoa_r+0x4e0>
 80028da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80028de:	4b61      	ldr	r3, [pc, #388]	@ (8002a64 <_dtoa_r+0x594>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	f7fd fcd1 	bl	8000288 <__aeabi_dsub>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80028ee:	462a      	mov	r2, r5
 80028f0:	4633      	mov	r3, r6
 80028f2:	f7fe f911 	bl	8000b18 <__aeabi_dcmpgt>
 80028f6:	2800      	cmp	r0, #0
 80028f8:	f040 8298 	bne.w	8002e2c <_dtoa_r+0x95c>
 80028fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002900:	462a      	mov	r2, r5
 8002902:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8002906:	f7fe f8e9 	bl	8000adc <__aeabi_dcmplt>
 800290a:	bb38      	cbnz	r0, 800295c <_dtoa_r+0x48c>
 800290c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8002910:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002914:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8002916:	2b00      	cmp	r3, #0
 8002918:	f2c0 8157 	blt.w	8002bca <_dtoa_r+0x6fa>
 800291c:	2f0e      	cmp	r7, #14
 800291e:	f300 8154 	bgt.w	8002bca <_dtoa_r+0x6fa>
 8002922:	4b4b      	ldr	r3, [pc, #300]	@ (8002a50 <_dtoa_r+0x580>)
 8002924:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002928:	ed93 7b00 	vldr	d7, [r3]
 800292c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800292e:	2b00      	cmp	r3, #0
 8002930:	ed8d 7b00 	vstr	d7, [sp]
 8002934:	f280 80e5 	bge.w	8002b02 <_dtoa_r+0x632>
 8002938:	9b03      	ldr	r3, [sp, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	f300 80e1 	bgt.w	8002b02 <_dtoa_r+0x632>
 8002940:	d10c      	bne.n	800295c <_dtoa_r+0x48c>
 8002942:	4b48      	ldr	r3, [pc, #288]	@ (8002a64 <_dtoa_r+0x594>)
 8002944:	2200      	movs	r2, #0
 8002946:	ec51 0b17 	vmov	r0, r1, d7
 800294a:	f7fd fe55 	bl	80005f8 <__aeabi_dmul>
 800294e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002952:	f7fe f8d7 	bl	8000b04 <__aeabi_dcmpge>
 8002956:	2800      	cmp	r0, #0
 8002958:	f000 8266 	beq.w	8002e28 <_dtoa_r+0x958>
 800295c:	2400      	movs	r4, #0
 800295e:	4625      	mov	r5, r4
 8002960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002962:	4656      	mov	r6, sl
 8002964:	ea6f 0803 	mvn.w	r8, r3
 8002968:	2700      	movs	r7, #0
 800296a:	4621      	mov	r1, r4
 800296c:	4648      	mov	r0, r9
 800296e:	f000 fcbf 	bl	80032f0 <_Bfree>
 8002972:	2d00      	cmp	r5, #0
 8002974:	f000 80bd 	beq.w	8002af2 <_dtoa_r+0x622>
 8002978:	b12f      	cbz	r7, 8002986 <_dtoa_r+0x4b6>
 800297a:	42af      	cmp	r7, r5
 800297c:	d003      	beq.n	8002986 <_dtoa_r+0x4b6>
 800297e:	4639      	mov	r1, r7
 8002980:	4648      	mov	r0, r9
 8002982:	f000 fcb5 	bl	80032f0 <_Bfree>
 8002986:	4629      	mov	r1, r5
 8002988:	4648      	mov	r0, r9
 800298a:	f000 fcb1 	bl	80032f0 <_Bfree>
 800298e:	e0b0      	b.n	8002af2 <_dtoa_r+0x622>
 8002990:	07e2      	lsls	r2, r4, #31
 8002992:	d505      	bpl.n	80029a0 <_dtoa_r+0x4d0>
 8002994:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002998:	f7fd fe2e 	bl	80005f8 <__aeabi_dmul>
 800299c:	3601      	adds	r6, #1
 800299e:	2301      	movs	r3, #1
 80029a0:	1064      	asrs	r4, r4, #1
 80029a2:	3508      	adds	r5, #8
 80029a4:	e762      	b.n	800286c <_dtoa_r+0x39c>
 80029a6:	2602      	movs	r6, #2
 80029a8:	e765      	b.n	8002876 <_dtoa_r+0x3a6>
 80029aa:	9c03      	ldr	r4, [sp, #12]
 80029ac:	46b8      	mov	r8, r7
 80029ae:	e784      	b.n	80028ba <_dtoa_r+0x3ea>
 80029b0:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <_dtoa_r+0x580>)
 80029b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80029b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80029b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029bc:	4454      	add	r4, sl
 80029be:	2900      	cmp	r1, #0
 80029c0:	d054      	beq.n	8002a6c <_dtoa_r+0x59c>
 80029c2:	4929      	ldr	r1, [pc, #164]	@ (8002a68 <_dtoa_r+0x598>)
 80029c4:	2000      	movs	r0, #0
 80029c6:	f7fd ff41 	bl	800084c <__aeabi_ddiv>
 80029ca:	4633      	mov	r3, r6
 80029cc:	462a      	mov	r2, r5
 80029ce:	f7fd fc5b 	bl	8000288 <__aeabi_dsub>
 80029d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80029d6:	4656      	mov	r6, sl
 80029d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80029dc:	f7fe f8bc 	bl	8000b58 <__aeabi_d2iz>
 80029e0:	4605      	mov	r5, r0
 80029e2:	f7fd fd9f 	bl	8000524 <__aeabi_i2d>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80029ee:	f7fd fc4b 	bl	8000288 <__aeabi_dsub>
 80029f2:	3530      	adds	r5, #48	@ 0x30
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80029fc:	f806 5b01 	strb.w	r5, [r6], #1
 8002a00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002a04:	f7fe f86a 	bl	8000adc <__aeabi_dcmplt>
 8002a08:	2800      	cmp	r0, #0
 8002a0a:	d172      	bne.n	8002af2 <_dtoa_r+0x622>
 8002a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a10:	4911      	ldr	r1, [pc, #68]	@ (8002a58 <_dtoa_r+0x588>)
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7fd fc38 	bl	8000288 <__aeabi_dsub>
 8002a18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002a1c:	f7fe f85e 	bl	8000adc <__aeabi_dcmplt>
 8002a20:	2800      	cmp	r0, #0
 8002a22:	f040 80b4 	bne.w	8002b8e <_dtoa_r+0x6be>
 8002a26:	42a6      	cmp	r6, r4
 8002a28:	f43f af70 	beq.w	800290c <_dtoa_r+0x43c>
 8002a2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8002a30:	4b0a      	ldr	r3, [pc, #40]	@ (8002a5c <_dtoa_r+0x58c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	f7fd fde0 	bl	80005f8 <__aeabi_dmul>
 8002a38:	4b08      	ldr	r3, [pc, #32]	@ (8002a5c <_dtoa_r+0x58c>)
 8002a3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002a3e:	2200      	movs	r2, #0
 8002a40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002a44:	f7fd fdd8 	bl	80005f8 <__aeabi_dmul>
 8002a48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a4c:	e7c4      	b.n	80029d8 <_dtoa_r+0x508>
 8002a4e:	bf00      	nop
 8002a50:	080042d0 	.word	0x080042d0
 8002a54:	080042a8 	.word	0x080042a8
 8002a58:	3ff00000 	.word	0x3ff00000
 8002a5c:	40240000 	.word	0x40240000
 8002a60:	401c0000 	.word	0x401c0000
 8002a64:	40140000 	.word	0x40140000
 8002a68:	3fe00000 	.word	0x3fe00000
 8002a6c:	4631      	mov	r1, r6
 8002a6e:	4628      	mov	r0, r5
 8002a70:	f7fd fdc2 	bl	80005f8 <__aeabi_dmul>
 8002a74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002a78:	9413      	str	r4, [sp, #76]	@ 0x4c
 8002a7a:	4656      	mov	r6, sl
 8002a7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002a80:	f7fe f86a 	bl	8000b58 <__aeabi_d2iz>
 8002a84:	4605      	mov	r5, r0
 8002a86:	f7fd fd4d 	bl	8000524 <__aeabi_i2d>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002a92:	f7fd fbf9 	bl	8000288 <__aeabi_dsub>
 8002a96:	3530      	adds	r5, #48	@ 0x30
 8002a98:	f806 5b01 	strb.w	r5, [r6], #1
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	42a6      	cmp	r6, r4
 8002aa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	d124      	bne.n	8002af6 <_dtoa_r+0x626>
 8002aac:	4baf      	ldr	r3, [pc, #700]	@ (8002d6c <_dtoa_r+0x89c>)
 8002aae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8002ab2:	f7fd fbeb 	bl	800028c <__adddf3>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002abe:	f7fe f82b 	bl	8000b18 <__aeabi_dcmpgt>
 8002ac2:	2800      	cmp	r0, #0
 8002ac4:	d163      	bne.n	8002b8e <_dtoa_r+0x6be>
 8002ac6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002aca:	49a8      	ldr	r1, [pc, #672]	@ (8002d6c <_dtoa_r+0x89c>)
 8002acc:	2000      	movs	r0, #0
 8002ace:	f7fd fbdb 	bl	8000288 <__aeabi_dsub>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ada:	f7fd ffff 	bl	8000adc <__aeabi_dcmplt>
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	f43f af14 	beq.w	800290c <_dtoa_r+0x43c>
 8002ae4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8002ae6:	1e73      	subs	r3, r6, #1
 8002ae8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8002aea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8002aee:	2b30      	cmp	r3, #48	@ 0x30
 8002af0:	d0f8      	beq.n	8002ae4 <_dtoa_r+0x614>
 8002af2:	4647      	mov	r7, r8
 8002af4:	e03b      	b.n	8002b6e <_dtoa_r+0x69e>
 8002af6:	4b9e      	ldr	r3, [pc, #632]	@ (8002d70 <_dtoa_r+0x8a0>)
 8002af8:	f7fd fd7e 	bl	80005f8 <__aeabi_dmul>
 8002afc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002b00:	e7bc      	b.n	8002a7c <_dtoa_r+0x5ac>
 8002b02:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8002b06:	4656      	mov	r6, sl
 8002b08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	4629      	mov	r1, r5
 8002b10:	f7fd fe9c 	bl	800084c <__aeabi_ddiv>
 8002b14:	f7fe f820 	bl	8000b58 <__aeabi_d2iz>
 8002b18:	4680      	mov	r8, r0
 8002b1a:	f7fd fd03 	bl	8000524 <__aeabi_i2d>
 8002b1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b22:	f7fd fd69 	bl	80005f8 <__aeabi_dmul>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	4629      	mov	r1, r5
 8002b2e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8002b32:	f7fd fba9 	bl	8000288 <__aeabi_dsub>
 8002b36:	f806 4b01 	strb.w	r4, [r6], #1
 8002b3a:	9d03      	ldr	r5, [sp, #12]
 8002b3c:	eba6 040a 	sub.w	r4, r6, sl
 8002b40:	42a5      	cmp	r5, r4
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	d133      	bne.n	8002bb0 <_dtoa_r+0x6e0>
 8002b48:	f7fd fba0 	bl	800028c <__adddf3>
 8002b4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b50:	4604      	mov	r4, r0
 8002b52:	460d      	mov	r5, r1
 8002b54:	f7fd ffe0 	bl	8000b18 <__aeabi_dcmpgt>
 8002b58:	b9c0      	cbnz	r0, 8002b8c <_dtoa_r+0x6bc>
 8002b5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b5e:	4620      	mov	r0, r4
 8002b60:	4629      	mov	r1, r5
 8002b62:	f7fd ffb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8002b66:	b110      	cbz	r0, 8002b6e <_dtoa_r+0x69e>
 8002b68:	f018 0f01 	tst.w	r8, #1
 8002b6c:	d10e      	bne.n	8002b8c <_dtoa_r+0x6bc>
 8002b6e:	9902      	ldr	r1, [sp, #8]
 8002b70:	4648      	mov	r0, r9
 8002b72:	f000 fbbd 	bl	80032f0 <_Bfree>
 8002b76:	2300      	movs	r3, #0
 8002b78:	7033      	strb	r3, [r6, #0]
 8002b7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002b7c:	3701      	adds	r7, #1
 8002b7e:	601f      	str	r7, [r3, #0]
 8002b80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 824b 	beq.w	800301e <_dtoa_r+0xb4e>
 8002b88:	601e      	str	r6, [r3, #0]
 8002b8a:	e248      	b.n	800301e <_dtoa_r+0xb4e>
 8002b8c:	46b8      	mov	r8, r7
 8002b8e:	4633      	mov	r3, r6
 8002b90:	461e      	mov	r6, r3
 8002b92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002b96:	2a39      	cmp	r2, #57	@ 0x39
 8002b98:	d106      	bne.n	8002ba8 <_dtoa_r+0x6d8>
 8002b9a:	459a      	cmp	sl, r3
 8002b9c:	d1f8      	bne.n	8002b90 <_dtoa_r+0x6c0>
 8002b9e:	2230      	movs	r2, #48	@ 0x30
 8002ba0:	f108 0801 	add.w	r8, r8, #1
 8002ba4:	f88a 2000 	strb.w	r2, [sl]
 8002ba8:	781a      	ldrb	r2, [r3, #0]
 8002baa:	3201      	adds	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
 8002bae:	e7a0      	b.n	8002af2 <_dtoa_r+0x622>
 8002bb0:	4b6f      	ldr	r3, [pc, #444]	@ (8002d70 <_dtoa_r+0x8a0>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f7fd fd20 	bl	80005f8 <__aeabi_dmul>
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2300      	movs	r3, #0
 8002bbc:	4604      	mov	r4, r0
 8002bbe:	460d      	mov	r5, r1
 8002bc0:	f7fd ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 8002bc4:	2800      	cmp	r0, #0
 8002bc6:	d09f      	beq.n	8002b08 <_dtoa_r+0x638>
 8002bc8:	e7d1      	b.n	8002b6e <_dtoa_r+0x69e>
 8002bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002bcc:	2a00      	cmp	r2, #0
 8002bce:	f000 80ea 	beq.w	8002da6 <_dtoa_r+0x8d6>
 8002bd2:	9a07      	ldr	r2, [sp, #28]
 8002bd4:	2a01      	cmp	r2, #1
 8002bd6:	f300 80cd 	bgt.w	8002d74 <_dtoa_r+0x8a4>
 8002bda:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002bdc:	2a00      	cmp	r2, #0
 8002bde:	f000 80c1 	beq.w	8002d64 <_dtoa_r+0x894>
 8002be2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8002be6:	9c08      	ldr	r4, [sp, #32]
 8002be8:	9e00      	ldr	r6, [sp, #0]
 8002bea:	9a00      	ldr	r2, [sp, #0]
 8002bec:	441a      	add	r2, r3
 8002bee:	9200      	str	r2, [sp, #0]
 8002bf0:	9a06      	ldr	r2, [sp, #24]
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	441a      	add	r2, r3
 8002bf6:	4648      	mov	r0, r9
 8002bf8:	9206      	str	r2, [sp, #24]
 8002bfa:	f000 fc2d 	bl	8003458 <__i2b>
 8002bfe:	4605      	mov	r5, r0
 8002c00:	b166      	cbz	r6, 8002c1c <_dtoa_r+0x74c>
 8002c02:	9b06      	ldr	r3, [sp, #24]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	dd09      	ble.n	8002c1c <_dtoa_r+0x74c>
 8002c08:	42b3      	cmp	r3, r6
 8002c0a:	9a00      	ldr	r2, [sp, #0]
 8002c0c:	bfa8      	it	ge
 8002c0e:	4633      	movge	r3, r6
 8002c10:	1ad2      	subs	r2, r2, r3
 8002c12:	9200      	str	r2, [sp, #0]
 8002c14:	9a06      	ldr	r2, [sp, #24]
 8002c16:	1af6      	subs	r6, r6, r3
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	9306      	str	r3, [sp, #24]
 8002c1c:	9b08      	ldr	r3, [sp, #32]
 8002c1e:	b30b      	cbz	r3, 8002c64 <_dtoa_r+0x794>
 8002c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 80c6 	beq.w	8002db4 <_dtoa_r+0x8e4>
 8002c28:	2c00      	cmp	r4, #0
 8002c2a:	f000 80c0 	beq.w	8002dae <_dtoa_r+0x8de>
 8002c2e:	4629      	mov	r1, r5
 8002c30:	4622      	mov	r2, r4
 8002c32:	4648      	mov	r0, r9
 8002c34:	f000 fcc8 	bl	80035c8 <__pow5mult>
 8002c38:	9a02      	ldr	r2, [sp, #8]
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	4605      	mov	r5, r0
 8002c3e:	4648      	mov	r0, r9
 8002c40:	f000 fc20 	bl	8003484 <__multiply>
 8002c44:	9902      	ldr	r1, [sp, #8]
 8002c46:	4680      	mov	r8, r0
 8002c48:	4648      	mov	r0, r9
 8002c4a:	f000 fb51 	bl	80032f0 <_Bfree>
 8002c4e:	9b08      	ldr	r3, [sp, #32]
 8002c50:	1b1b      	subs	r3, r3, r4
 8002c52:	9308      	str	r3, [sp, #32]
 8002c54:	f000 80b1 	beq.w	8002dba <_dtoa_r+0x8ea>
 8002c58:	9a08      	ldr	r2, [sp, #32]
 8002c5a:	4641      	mov	r1, r8
 8002c5c:	4648      	mov	r0, r9
 8002c5e:	f000 fcb3 	bl	80035c8 <__pow5mult>
 8002c62:	9002      	str	r0, [sp, #8]
 8002c64:	2101      	movs	r1, #1
 8002c66:	4648      	mov	r0, r9
 8002c68:	f000 fbf6 	bl	8003458 <__i2b>
 8002c6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002c6e:	4604      	mov	r4, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 81d8 	beq.w	8003026 <_dtoa_r+0xb56>
 8002c76:	461a      	mov	r2, r3
 8002c78:	4601      	mov	r1, r0
 8002c7a:	4648      	mov	r0, r9
 8002c7c:	f000 fca4 	bl	80035c8 <__pow5mult>
 8002c80:	9b07      	ldr	r3, [sp, #28]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	4604      	mov	r4, r0
 8002c86:	f300 809f 	bgt.w	8002dc8 <_dtoa_r+0x8f8>
 8002c8a:	9b04      	ldr	r3, [sp, #16]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f040 8097 	bne.w	8002dc0 <_dtoa_r+0x8f0>
 8002c92:	9b05      	ldr	r3, [sp, #20]
 8002c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f040 8093 	bne.w	8002dc4 <_dtoa_r+0x8f4>
 8002c9e:	9b05      	ldr	r3, [sp, #20]
 8002ca0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ca4:	0d1b      	lsrs	r3, r3, #20
 8002ca6:	051b      	lsls	r3, r3, #20
 8002ca8:	b133      	cbz	r3, 8002cb8 <_dtoa_r+0x7e8>
 8002caa:	9b00      	ldr	r3, [sp, #0]
 8002cac:	3301      	adds	r3, #1
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	9b06      	ldr	r3, [sp, #24]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	9306      	str	r3, [sp, #24]
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	9308      	str	r3, [sp, #32]
 8002cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 81b8 	beq.w	8003032 <_dtoa_r+0xb62>
 8002cc2:	6923      	ldr	r3, [r4, #16]
 8002cc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002cc8:	6918      	ldr	r0, [r3, #16]
 8002cca:	f000 fb79 	bl	80033c0 <__hi0bits>
 8002cce:	f1c0 0020 	rsb	r0, r0, #32
 8002cd2:	9b06      	ldr	r3, [sp, #24]
 8002cd4:	4418      	add	r0, r3
 8002cd6:	f010 001f 	ands.w	r0, r0, #31
 8002cda:	f000 8082 	beq.w	8002de2 <_dtoa_r+0x912>
 8002cde:	f1c0 0320 	rsb	r3, r0, #32
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	dd73      	ble.n	8002dce <_dtoa_r+0x8fe>
 8002ce6:	9b00      	ldr	r3, [sp, #0]
 8002ce8:	f1c0 001c 	rsb	r0, r0, #28
 8002cec:	4403      	add	r3, r0
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	9b06      	ldr	r3, [sp, #24]
 8002cf2:	4403      	add	r3, r0
 8002cf4:	4406      	add	r6, r0
 8002cf6:	9306      	str	r3, [sp, #24]
 8002cf8:	9b00      	ldr	r3, [sp, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	dd05      	ble.n	8002d0a <_dtoa_r+0x83a>
 8002cfe:	9902      	ldr	r1, [sp, #8]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4648      	mov	r0, r9
 8002d04:	f000 fcba 	bl	800367c <__lshift>
 8002d08:	9002      	str	r0, [sp, #8]
 8002d0a:	9b06      	ldr	r3, [sp, #24]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	dd05      	ble.n	8002d1c <_dtoa_r+0x84c>
 8002d10:	4621      	mov	r1, r4
 8002d12:	461a      	mov	r2, r3
 8002d14:	4648      	mov	r0, r9
 8002d16:	f000 fcb1 	bl	800367c <__lshift>
 8002d1a:	4604      	mov	r4, r0
 8002d1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d061      	beq.n	8002de6 <_dtoa_r+0x916>
 8002d22:	9802      	ldr	r0, [sp, #8]
 8002d24:	4621      	mov	r1, r4
 8002d26:	f000 fd15 	bl	8003754 <__mcmp>
 8002d2a:	2800      	cmp	r0, #0
 8002d2c:	da5b      	bge.n	8002de6 <_dtoa_r+0x916>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	9902      	ldr	r1, [sp, #8]
 8002d32:	220a      	movs	r2, #10
 8002d34:	4648      	mov	r0, r9
 8002d36:	f000 fafd 	bl	8003334 <__multadd>
 8002d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d3c:	9002      	str	r0, [sp, #8]
 8002d3e:	f107 38ff 	add.w	r8, r7, #4294967295
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 8177 	beq.w	8003036 <_dtoa_r+0xb66>
 8002d48:	4629      	mov	r1, r5
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	220a      	movs	r2, #10
 8002d4e:	4648      	mov	r0, r9
 8002d50:	f000 faf0 	bl	8003334 <__multadd>
 8002d54:	f1bb 0f00 	cmp.w	fp, #0
 8002d58:	4605      	mov	r5, r0
 8002d5a:	dc6f      	bgt.n	8002e3c <_dtoa_r+0x96c>
 8002d5c:	9b07      	ldr	r3, [sp, #28]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	dc49      	bgt.n	8002df6 <_dtoa_r+0x926>
 8002d62:	e06b      	b.n	8002e3c <_dtoa_r+0x96c>
 8002d64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002d66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8002d6a:	e73c      	b.n	8002be6 <_dtoa_r+0x716>
 8002d6c:	3fe00000 	.word	0x3fe00000
 8002d70:	40240000 	.word	0x40240000
 8002d74:	9b03      	ldr	r3, [sp, #12]
 8002d76:	1e5c      	subs	r4, r3, #1
 8002d78:	9b08      	ldr	r3, [sp, #32]
 8002d7a:	42a3      	cmp	r3, r4
 8002d7c:	db09      	blt.n	8002d92 <_dtoa_r+0x8c2>
 8002d7e:	1b1c      	subs	r4, r3, r4
 8002d80:	9b03      	ldr	r3, [sp, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f6bf af30 	bge.w	8002be8 <_dtoa_r+0x718>
 8002d88:	9b00      	ldr	r3, [sp, #0]
 8002d8a:	9a03      	ldr	r2, [sp, #12]
 8002d8c:	1a9e      	subs	r6, r3, r2
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e72b      	b.n	8002bea <_dtoa_r+0x71a>
 8002d92:	9b08      	ldr	r3, [sp, #32]
 8002d94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8002d96:	9408      	str	r4, [sp, #32]
 8002d98:	1ae3      	subs	r3, r4, r3
 8002d9a:	441a      	add	r2, r3
 8002d9c:	9e00      	ldr	r6, [sp, #0]
 8002d9e:	9b03      	ldr	r3, [sp, #12]
 8002da0:	920d      	str	r2, [sp, #52]	@ 0x34
 8002da2:	2400      	movs	r4, #0
 8002da4:	e721      	b.n	8002bea <_dtoa_r+0x71a>
 8002da6:	9c08      	ldr	r4, [sp, #32]
 8002da8:	9e00      	ldr	r6, [sp, #0]
 8002daa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8002dac:	e728      	b.n	8002c00 <_dtoa_r+0x730>
 8002dae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8002db2:	e751      	b.n	8002c58 <_dtoa_r+0x788>
 8002db4:	9a08      	ldr	r2, [sp, #32]
 8002db6:	9902      	ldr	r1, [sp, #8]
 8002db8:	e750      	b.n	8002c5c <_dtoa_r+0x78c>
 8002dba:	f8cd 8008 	str.w	r8, [sp, #8]
 8002dbe:	e751      	b.n	8002c64 <_dtoa_r+0x794>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	e779      	b.n	8002cb8 <_dtoa_r+0x7e8>
 8002dc4:	9b04      	ldr	r3, [sp, #16]
 8002dc6:	e777      	b.n	8002cb8 <_dtoa_r+0x7e8>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	9308      	str	r3, [sp, #32]
 8002dcc:	e779      	b.n	8002cc2 <_dtoa_r+0x7f2>
 8002dce:	d093      	beq.n	8002cf8 <_dtoa_r+0x828>
 8002dd0:	9a00      	ldr	r2, [sp, #0]
 8002dd2:	331c      	adds	r3, #28
 8002dd4:	441a      	add	r2, r3
 8002dd6:	9200      	str	r2, [sp, #0]
 8002dd8:	9a06      	ldr	r2, [sp, #24]
 8002dda:	441a      	add	r2, r3
 8002ddc:	441e      	add	r6, r3
 8002dde:	9206      	str	r2, [sp, #24]
 8002de0:	e78a      	b.n	8002cf8 <_dtoa_r+0x828>
 8002de2:	4603      	mov	r3, r0
 8002de4:	e7f4      	b.n	8002dd0 <_dtoa_r+0x900>
 8002de6:	9b03      	ldr	r3, [sp, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	46b8      	mov	r8, r7
 8002dec:	dc20      	bgt.n	8002e30 <_dtoa_r+0x960>
 8002dee:	469b      	mov	fp, r3
 8002df0:	9b07      	ldr	r3, [sp, #28]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	dd1e      	ble.n	8002e34 <_dtoa_r+0x964>
 8002df6:	f1bb 0f00 	cmp.w	fp, #0
 8002dfa:	f47f adb1 	bne.w	8002960 <_dtoa_r+0x490>
 8002dfe:	4621      	mov	r1, r4
 8002e00:	465b      	mov	r3, fp
 8002e02:	2205      	movs	r2, #5
 8002e04:	4648      	mov	r0, r9
 8002e06:	f000 fa95 	bl	8003334 <__multadd>
 8002e0a:	4601      	mov	r1, r0
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	9802      	ldr	r0, [sp, #8]
 8002e10:	f000 fca0 	bl	8003754 <__mcmp>
 8002e14:	2800      	cmp	r0, #0
 8002e16:	f77f ada3 	ble.w	8002960 <_dtoa_r+0x490>
 8002e1a:	4656      	mov	r6, sl
 8002e1c:	2331      	movs	r3, #49	@ 0x31
 8002e1e:	f806 3b01 	strb.w	r3, [r6], #1
 8002e22:	f108 0801 	add.w	r8, r8, #1
 8002e26:	e59f      	b.n	8002968 <_dtoa_r+0x498>
 8002e28:	9c03      	ldr	r4, [sp, #12]
 8002e2a:	46b8      	mov	r8, r7
 8002e2c:	4625      	mov	r5, r4
 8002e2e:	e7f4      	b.n	8002e1a <_dtoa_r+0x94a>
 8002e30:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8002e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 8101 	beq.w	800303e <_dtoa_r+0xb6e>
 8002e3c:	2e00      	cmp	r6, #0
 8002e3e:	dd05      	ble.n	8002e4c <_dtoa_r+0x97c>
 8002e40:	4629      	mov	r1, r5
 8002e42:	4632      	mov	r2, r6
 8002e44:	4648      	mov	r0, r9
 8002e46:	f000 fc19 	bl	800367c <__lshift>
 8002e4a:	4605      	mov	r5, r0
 8002e4c:	9b08      	ldr	r3, [sp, #32]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d05c      	beq.n	8002f0c <_dtoa_r+0xa3c>
 8002e52:	6869      	ldr	r1, [r5, #4]
 8002e54:	4648      	mov	r0, r9
 8002e56:	f000 fa0b 	bl	8003270 <_Balloc>
 8002e5a:	4606      	mov	r6, r0
 8002e5c:	b928      	cbnz	r0, 8002e6a <_dtoa_r+0x99a>
 8002e5e:	4b82      	ldr	r3, [pc, #520]	@ (8003068 <_dtoa_r+0xb98>)
 8002e60:	4602      	mov	r2, r0
 8002e62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8002e66:	f7ff bb4a 	b.w	80024fe <_dtoa_r+0x2e>
 8002e6a:	692a      	ldr	r2, [r5, #16]
 8002e6c:	3202      	adds	r2, #2
 8002e6e:	0092      	lsls	r2, r2, #2
 8002e70:	f105 010c 	add.w	r1, r5, #12
 8002e74:	300c      	adds	r0, #12
 8002e76:	f001 f807 	bl	8003e88 <memcpy>
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	4631      	mov	r1, r6
 8002e7e:	4648      	mov	r0, r9
 8002e80:	f000 fbfc 	bl	800367c <__lshift>
 8002e84:	f10a 0301 	add.w	r3, sl, #1
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	eb0a 030b 	add.w	r3, sl, fp
 8002e8e:	9308      	str	r3, [sp, #32]
 8002e90:	9b04      	ldr	r3, [sp, #16]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	462f      	mov	r7, r5
 8002e98:	9306      	str	r3, [sp, #24]
 8002e9a:	4605      	mov	r5, r0
 8002e9c:	9b00      	ldr	r3, [sp, #0]
 8002e9e:	9802      	ldr	r0, [sp, #8]
 8002ea0:	4621      	mov	r1, r4
 8002ea2:	f103 3bff 	add.w	fp, r3, #4294967295
 8002ea6:	f7ff fa8a 	bl	80023be <quorem>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	3330      	adds	r3, #48	@ 0x30
 8002eae:	9003      	str	r0, [sp, #12]
 8002eb0:	4639      	mov	r1, r7
 8002eb2:	9802      	ldr	r0, [sp, #8]
 8002eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eb6:	f000 fc4d 	bl	8003754 <__mcmp>
 8002eba:	462a      	mov	r2, r5
 8002ebc:	9004      	str	r0, [sp, #16]
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	4648      	mov	r0, r9
 8002ec2:	f000 fc63 	bl	800378c <__mdiff>
 8002ec6:	68c2      	ldr	r2, [r0, #12]
 8002ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002eca:	4606      	mov	r6, r0
 8002ecc:	bb02      	cbnz	r2, 8002f10 <_dtoa_r+0xa40>
 8002ece:	4601      	mov	r1, r0
 8002ed0:	9802      	ldr	r0, [sp, #8]
 8002ed2:	f000 fc3f 	bl	8003754 <__mcmp>
 8002ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ed8:	4602      	mov	r2, r0
 8002eda:	4631      	mov	r1, r6
 8002edc:	4648      	mov	r0, r9
 8002ede:	920c      	str	r2, [sp, #48]	@ 0x30
 8002ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ee2:	f000 fa05 	bl	80032f0 <_Bfree>
 8002ee6:	9b07      	ldr	r3, [sp, #28]
 8002ee8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8002eea:	9e00      	ldr	r6, [sp, #0]
 8002eec:	ea42 0103 	orr.w	r1, r2, r3
 8002ef0:	9b06      	ldr	r3, [sp, #24]
 8002ef2:	4319      	orrs	r1, r3
 8002ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ef6:	d10d      	bne.n	8002f14 <_dtoa_r+0xa44>
 8002ef8:	2b39      	cmp	r3, #57	@ 0x39
 8002efa:	d027      	beq.n	8002f4c <_dtoa_r+0xa7c>
 8002efc:	9a04      	ldr	r2, [sp, #16]
 8002efe:	2a00      	cmp	r2, #0
 8002f00:	dd01      	ble.n	8002f06 <_dtoa_r+0xa36>
 8002f02:	9b03      	ldr	r3, [sp, #12]
 8002f04:	3331      	adds	r3, #49	@ 0x31
 8002f06:	f88b 3000 	strb.w	r3, [fp]
 8002f0a:	e52e      	b.n	800296a <_dtoa_r+0x49a>
 8002f0c:	4628      	mov	r0, r5
 8002f0e:	e7b9      	b.n	8002e84 <_dtoa_r+0x9b4>
 8002f10:	2201      	movs	r2, #1
 8002f12:	e7e2      	b.n	8002eda <_dtoa_r+0xa0a>
 8002f14:	9904      	ldr	r1, [sp, #16]
 8002f16:	2900      	cmp	r1, #0
 8002f18:	db04      	blt.n	8002f24 <_dtoa_r+0xa54>
 8002f1a:	9807      	ldr	r0, [sp, #28]
 8002f1c:	4301      	orrs	r1, r0
 8002f1e:	9806      	ldr	r0, [sp, #24]
 8002f20:	4301      	orrs	r1, r0
 8002f22:	d120      	bne.n	8002f66 <_dtoa_r+0xa96>
 8002f24:	2a00      	cmp	r2, #0
 8002f26:	ddee      	ble.n	8002f06 <_dtoa_r+0xa36>
 8002f28:	9902      	ldr	r1, [sp, #8]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	4648      	mov	r0, r9
 8002f30:	f000 fba4 	bl	800367c <__lshift>
 8002f34:	4621      	mov	r1, r4
 8002f36:	9002      	str	r0, [sp, #8]
 8002f38:	f000 fc0c 	bl	8003754 <__mcmp>
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	9b00      	ldr	r3, [sp, #0]
 8002f40:	dc02      	bgt.n	8002f48 <_dtoa_r+0xa78>
 8002f42:	d1e0      	bne.n	8002f06 <_dtoa_r+0xa36>
 8002f44:	07da      	lsls	r2, r3, #31
 8002f46:	d5de      	bpl.n	8002f06 <_dtoa_r+0xa36>
 8002f48:	2b39      	cmp	r3, #57	@ 0x39
 8002f4a:	d1da      	bne.n	8002f02 <_dtoa_r+0xa32>
 8002f4c:	2339      	movs	r3, #57	@ 0x39
 8002f4e:	f88b 3000 	strb.w	r3, [fp]
 8002f52:	4633      	mov	r3, r6
 8002f54:	461e      	mov	r6, r3
 8002f56:	3b01      	subs	r3, #1
 8002f58:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8002f5c:	2a39      	cmp	r2, #57	@ 0x39
 8002f5e:	d04e      	beq.n	8002ffe <_dtoa_r+0xb2e>
 8002f60:	3201      	adds	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	e501      	b.n	800296a <_dtoa_r+0x49a>
 8002f66:	2a00      	cmp	r2, #0
 8002f68:	dd03      	ble.n	8002f72 <_dtoa_r+0xaa2>
 8002f6a:	2b39      	cmp	r3, #57	@ 0x39
 8002f6c:	d0ee      	beq.n	8002f4c <_dtoa_r+0xa7c>
 8002f6e:	3301      	adds	r3, #1
 8002f70:	e7c9      	b.n	8002f06 <_dtoa_r+0xa36>
 8002f72:	9a00      	ldr	r2, [sp, #0]
 8002f74:	9908      	ldr	r1, [sp, #32]
 8002f76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002f7a:	428a      	cmp	r2, r1
 8002f7c:	d028      	beq.n	8002fd0 <_dtoa_r+0xb00>
 8002f7e:	9902      	ldr	r1, [sp, #8]
 8002f80:	2300      	movs	r3, #0
 8002f82:	220a      	movs	r2, #10
 8002f84:	4648      	mov	r0, r9
 8002f86:	f000 f9d5 	bl	8003334 <__multadd>
 8002f8a:	42af      	cmp	r7, r5
 8002f8c:	9002      	str	r0, [sp, #8]
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	f04f 020a 	mov.w	r2, #10
 8002f96:	4639      	mov	r1, r7
 8002f98:	4648      	mov	r0, r9
 8002f9a:	d107      	bne.n	8002fac <_dtoa_r+0xadc>
 8002f9c:	f000 f9ca 	bl	8003334 <__multadd>
 8002fa0:	4607      	mov	r7, r0
 8002fa2:	4605      	mov	r5, r0
 8002fa4:	9b00      	ldr	r3, [sp, #0]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	e777      	b.n	8002e9c <_dtoa_r+0x9cc>
 8002fac:	f000 f9c2 	bl	8003334 <__multadd>
 8002fb0:	4629      	mov	r1, r5
 8002fb2:	4607      	mov	r7, r0
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	220a      	movs	r2, #10
 8002fb8:	4648      	mov	r0, r9
 8002fba:	f000 f9bb 	bl	8003334 <__multadd>
 8002fbe:	4605      	mov	r5, r0
 8002fc0:	e7f0      	b.n	8002fa4 <_dtoa_r+0xad4>
 8002fc2:	f1bb 0f00 	cmp.w	fp, #0
 8002fc6:	bfcc      	ite	gt
 8002fc8:	465e      	movgt	r6, fp
 8002fca:	2601      	movle	r6, #1
 8002fcc:	4456      	add	r6, sl
 8002fce:	2700      	movs	r7, #0
 8002fd0:	9902      	ldr	r1, [sp, #8]
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4648      	mov	r0, r9
 8002fd8:	f000 fb50 	bl	800367c <__lshift>
 8002fdc:	4621      	mov	r1, r4
 8002fde:	9002      	str	r0, [sp, #8]
 8002fe0:	f000 fbb8 	bl	8003754 <__mcmp>
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	dcb4      	bgt.n	8002f52 <_dtoa_r+0xa82>
 8002fe8:	d102      	bne.n	8002ff0 <_dtoa_r+0xb20>
 8002fea:	9b00      	ldr	r3, [sp, #0]
 8002fec:	07db      	lsls	r3, r3, #31
 8002fee:	d4b0      	bmi.n	8002f52 <_dtoa_r+0xa82>
 8002ff0:	4633      	mov	r3, r6
 8002ff2:	461e      	mov	r6, r3
 8002ff4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002ff8:	2a30      	cmp	r2, #48	@ 0x30
 8002ffa:	d0fa      	beq.n	8002ff2 <_dtoa_r+0xb22>
 8002ffc:	e4b5      	b.n	800296a <_dtoa_r+0x49a>
 8002ffe:	459a      	cmp	sl, r3
 8003000:	d1a8      	bne.n	8002f54 <_dtoa_r+0xa84>
 8003002:	2331      	movs	r3, #49	@ 0x31
 8003004:	f108 0801 	add.w	r8, r8, #1
 8003008:	f88a 3000 	strb.w	r3, [sl]
 800300c:	e4ad      	b.n	800296a <_dtoa_r+0x49a>
 800300e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003010:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800306c <_dtoa_r+0xb9c>
 8003014:	b11b      	cbz	r3, 800301e <_dtoa_r+0xb4e>
 8003016:	f10a 0308 	add.w	r3, sl, #8
 800301a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	4650      	mov	r0, sl
 8003020:	b017      	add	sp, #92	@ 0x5c
 8003022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003026:	9b07      	ldr	r3, [sp, #28]
 8003028:	2b01      	cmp	r3, #1
 800302a:	f77f ae2e 	ble.w	8002c8a <_dtoa_r+0x7ba>
 800302e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003030:	9308      	str	r3, [sp, #32]
 8003032:	2001      	movs	r0, #1
 8003034:	e64d      	b.n	8002cd2 <_dtoa_r+0x802>
 8003036:	f1bb 0f00 	cmp.w	fp, #0
 800303a:	f77f aed9 	ble.w	8002df0 <_dtoa_r+0x920>
 800303e:	4656      	mov	r6, sl
 8003040:	9802      	ldr	r0, [sp, #8]
 8003042:	4621      	mov	r1, r4
 8003044:	f7ff f9bb 	bl	80023be <quorem>
 8003048:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800304c:	f806 3b01 	strb.w	r3, [r6], #1
 8003050:	eba6 020a 	sub.w	r2, r6, sl
 8003054:	4593      	cmp	fp, r2
 8003056:	ddb4      	ble.n	8002fc2 <_dtoa_r+0xaf2>
 8003058:	9902      	ldr	r1, [sp, #8]
 800305a:	2300      	movs	r3, #0
 800305c:	220a      	movs	r2, #10
 800305e:	4648      	mov	r0, r9
 8003060:	f000 f968 	bl	8003334 <__multadd>
 8003064:	9002      	str	r0, [sp, #8]
 8003066:	e7eb      	b.n	8003040 <_dtoa_r+0xb70>
 8003068:	080041d8 	.word	0x080041d8
 800306c:	0800415c 	.word	0x0800415c

08003070 <_free_r>:
 8003070:	b538      	push	{r3, r4, r5, lr}
 8003072:	4605      	mov	r5, r0
 8003074:	2900      	cmp	r1, #0
 8003076:	d041      	beq.n	80030fc <_free_r+0x8c>
 8003078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800307c:	1f0c      	subs	r4, r1, #4
 800307e:	2b00      	cmp	r3, #0
 8003080:	bfb8      	it	lt
 8003082:	18e4      	addlt	r4, r4, r3
 8003084:	f000 f8e8 	bl	8003258 <__malloc_lock>
 8003088:	4a1d      	ldr	r2, [pc, #116]	@ (8003100 <_free_r+0x90>)
 800308a:	6813      	ldr	r3, [r2, #0]
 800308c:	b933      	cbnz	r3, 800309c <_free_r+0x2c>
 800308e:	6063      	str	r3, [r4, #4]
 8003090:	6014      	str	r4, [r2, #0]
 8003092:	4628      	mov	r0, r5
 8003094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003098:	f000 b8e4 	b.w	8003264 <__malloc_unlock>
 800309c:	42a3      	cmp	r3, r4
 800309e:	d908      	bls.n	80030b2 <_free_r+0x42>
 80030a0:	6820      	ldr	r0, [r4, #0]
 80030a2:	1821      	adds	r1, r4, r0
 80030a4:	428b      	cmp	r3, r1
 80030a6:	bf01      	itttt	eq
 80030a8:	6819      	ldreq	r1, [r3, #0]
 80030aa:	685b      	ldreq	r3, [r3, #4]
 80030ac:	1809      	addeq	r1, r1, r0
 80030ae:	6021      	streq	r1, [r4, #0]
 80030b0:	e7ed      	b.n	800308e <_free_r+0x1e>
 80030b2:	461a      	mov	r2, r3
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	b10b      	cbz	r3, 80030bc <_free_r+0x4c>
 80030b8:	42a3      	cmp	r3, r4
 80030ba:	d9fa      	bls.n	80030b2 <_free_r+0x42>
 80030bc:	6811      	ldr	r1, [r2, #0]
 80030be:	1850      	adds	r0, r2, r1
 80030c0:	42a0      	cmp	r0, r4
 80030c2:	d10b      	bne.n	80030dc <_free_r+0x6c>
 80030c4:	6820      	ldr	r0, [r4, #0]
 80030c6:	4401      	add	r1, r0
 80030c8:	1850      	adds	r0, r2, r1
 80030ca:	4283      	cmp	r3, r0
 80030cc:	6011      	str	r1, [r2, #0]
 80030ce:	d1e0      	bne.n	8003092 <_free_r+0x22>
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	6053      	str	r3, [r2, #4]
 80030d6:	4408      	add	r0, r1
 80030d8:	6010      	str	r0, [r2, #0]
 80030da:	e7da      	b.n	8003092 <_free_r+0x22>
 80030dc:	d902      	bls.n	80030e4 <_free_r+0x74>
 80030de:	230c      	movs	r3, #12
 80030e0:	602b      	str	r3, [r5, #0]
 80030e2:	e7d6      	b.n	8003092 <_free_r+0x22>
 80030e4:	6820      	ldr	r0, [r4, #0]
 80030e6:	1821      	adds	r1, r4, r0
 80030e8:	428b      	cmp	r3, r1
 80030ea:	bf04      	itt	eq
 80030ec:	6819      	ldreq	r1, [r3, #0]
 80030ee:	685b      	ldreq	r3, [r3, #4]
 80030f0:	6063      	str	r3, [r4, #4]
 80030f2:	bf04      	itt	eq
 80030f4:	1809      	addeq	r1, r1, r0
 80030f6:	6021      	streq	r1, [r4, #0]
 80030f8:	6054      	str	r4, [r2, #4]
 80030fa:	e7ca      	b.n	8003092 <_free_r+0x22>
 80030fc:	bd38      	pop	{r3, r4, r5, pc}
 80030fe:	bf00      	nop
 8003100:	20000350 	.word	0x20000350

08003104 <malloc>:
 8003104:	4b02      	ldr	r3, [pc, #8]	@ (8003110 <malloc+0xc>)
 8003106:	4601      	mov	r1, r0
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	f000 b825 	b.w	8003158 <_malloc_r>
 800310e:	bf00      	nop
 8003110:	20000010 	.word	0x20000010

08003114 <sbrk_aligned>:
 8003114:	b570      	push	{r4, r5, r6, lr}
 8003116:	4e0f      	ldr	r6, [pc, #60]	@ (8003154 <sbrk_aligned+0x40>)
 8003118:	460c      	mov	r4, r1
 800311a:	6831      	ldr	r1, [r6, #0]
 800311c:	4605      	mov	r5, r0
 800311e:	b911      	cbnz	r1, 8003126 <sbrk_aligned+0x12>
 8003120:	f000 fea2 	bl	8003e68 <_sbrk_r>
 8003124:	6030      	str	r0, [r6, #0]
 8003126:	4621      	mov	r1, r4
 8003128:	4628      	mov	r0, r5
 800312a:	f000 fe9d 	bl	8003e68 <_sbrk_r>
 800312e:	1c43      	adds	r3, r0, #1
 8003130:	d103      	bne.n	800313a <sbrk_aligned+0x26>
 8003132:	f04f 34ff 	mov.w	r4, #4294967295
 8003136:	4620      	mov	r0, r4
 8003138:	bd70      	pop	{r4, r5, r6, pc}
 800313a:	1cc4      	adds	r4, r0, #3
 800313c:	f024 0403 	bic.w	r4, r4, #3
 8003140:	42a0      	cmp	r0, r4
 8003142:	d0f8      	beq.n	8003136 <sbrk_aligned+0x22>
 8003144:	1a21      	subs	r1, r4, r0
 8003146:	4628      	mov	r0, r5
 8003148:	f000 fe8e 	bl	8003e68 <_sbrk_r>
 800314c:	3001      	adds	r0, #1
 800314e:	d1f2      	bne.n	8003136 <sbrk_aligned+0x22>
 8003150:	e7ef      	b.n	8003132 <sbrk_aligned+0x1e>
 8003152:	bf00      	nop
 8003154:	2000034c 	.word	0x2000034c

08003158 <_malloc_r>:
 8003158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800315c:	1ccd      	adds	r5, r1, #3
 800315e:	f025 0503 	bic.w	r5, r5, #3
 8003162:	3508      	adds	r5, #8
 8003164:	2d0c      	cmp	r5, #12
 8003166:	bf38      	it	cc
 8003168:	250c      	movcc	r5, #12
 800316a:	2d00      	cmp	r5, #0
 800316c:	4606      	mov	r6, r0
 800316e:	db01      	blt.n	8003174 <_malloc_r+0x1c>
 8003170:	42a9      	cmp	r1, r5
 8003172:	d904      	bls.n	800317e <_malloc_r+0x26>
 8003174:	230c      	movs	r3, #12
 8003176:	6033      	str	r3, [r6, #0]
 8003178:	2000      	movs	r0, #0
 800317a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800317e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003254 <_malloc_r+0xfc>
 8003182:	f000 f869 	bl	8003258 <__malloc_lock>
 8003186:	f8d8 3000 	ldr.w	r3, [r8]
 800318a:	461c      	mov	r4, r3
 800318c:	bb44      	cbnz	r4, 80031e0 <_malloc_r+0x88>
 800318e:	4629      	mov	r1, r5
 8003190:	4630      	mov	r0, r6
 8003192:	f7ff ffbf 	bl	8003114 <sbrk_aligned>
 8003196:	1c43      	adds	r3, r0, #1
 8003198:	4604      	mov	r4, r0
 800319a:	d158      	bne.n	800324e <_malloc_r+0xf6>
 800319c:	f8d8 4000 	ldr.w	r4, [r8]
 80031a0:	4627      	mov	r7, r4
 80031a2:	2f00      	cmp	r7, #0
 80031a4:	d143      	bne.n	800322e <_malloc_r+0xd6>
 80031a6:	2c00      	cmp	r4, #0
 80031a8:	d04b      	beq.n	8003242 <_malloc_r+0xea>
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	4639      	mov	r1, r7
 80031ae:	4630      	mov	r0, r6
 80031b0:	eb04 0903 	add.w	r9, r4, r3
 80031b4:	f000 fe58 	bl	8003e68 <_sbrk_r>
 80031b8:	4581      	cmp	r9, r0
 80031ba:	d142      	bne.n	8003242 <_malloc_r+0xea>
 80031bc:	6821      	ldr	r1, [r4, #0]
 80031be:	1a6d      	subs	r5, r5, r1
 80031c0:	4629      	mov	r1, r5
 80031c2:	4630      	mov	r0, r6
 80031c4:	f7ff ffa6 	bl	8003114 <sbrk_aligned>
 80031c8:	3001      	adds	r0, #1
 80031ca:	d03a      	beq.n	8003242 <_malloc_r+0xea>
 80031cc:	6823      	ldr	r3, [r4, #0]
 80031ce:	442b      	add	r3, r5
 80031d0:	6023      	str	r3, [r4, #0]
 80031d2:	f8d8 3000 	ldr.w	r3, [r8]
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	bb62      	cbnz	r2, 8003234 <_malloc_r+0xdc>
 80031da:	f8c8 7000 	str.w	r7, [r8]
 80031de:	e00f      	b.n	8003200 <_malloc_r+0xa8>
 80031e0:	6822      	ldr	r2, [r4, #0]
 80031e2:	1b52      	subs	r2, r2, r5
 80031e4:	d420      	bmi.n	8003228 <_malloc_r+0xd0>
 80031e6:	2a0b      	cmp	r2, #11
 80031e8:	d917      	bls.n	800321a <_malloc_r+0xc2>
 80031ea:	1961      	adds	r1, r4, r5
 80031ec:	42a3      	cmp	r3, r4
 80031ee:	6025      	str	r5, [r4, #0]
 80031f0:	bf18      	it	ne
 80031f2:	6059      	strne	r1, [r3, #4]
 80031f4:	6863      	ldr	r3, [r4, #4]
 80031f6:	bf08      	it	eq
 80031f8:	f8c8 1000 	streq.w	r1, [r8]
 80031fc:	5162      	str	r2, [r4, r5]
 80031fe:	604b      	str	r3, [r1, #4]
 8003200:	4630      	mov	r0, r6
 8003202:	f000 f82f 	bl	8003264 <__malloc_unlock>
 8003206:	f104 000b 	add.w	r0, r4, #11
 800320a:	1d23      	adds	r3, r4, #4
 800320c:	f020 0007 	bic.w	r0, r0, #7
 8003210:	1ac2      	subs	r2, r0, r3
 8003212:	bf1c      	itt	ne
 8003214:	1a1b      	subne	r3, r3, r0
 8003216:	50a3      	strne	r3, [r4, r2]
 8003218:	e7af      	b.n	800317a <_malloc_r+0x22>
 800321a:	6862      	ldr	r2, [r4, #4]
 800321c:	42a3      	cmp	r3, r4
 800321e:	bf0c      	ite	eq
 8003220:	f8c8 2000 	streq.w	r2, [r8]
 8003224:	605a      	strne	r2, [r3, #4]
 8003226:	e7eb      	b.n	8003200 <_malloc_r+0xa8>
 8003228:	4623      	mov	r3, r4
 800322a:	6864      	ldr	r4, [r4, #4]
 800322c:	e7ae      	b.n	800318c <_malloc_r+0x34>
 800322e:	463c      	mov	r4, r7
 8003230:	687f      	ldr	r7, [r7, #4]
 8003232:	e7b6      	b.n	80031a2 <_malloc_r+0x4a>
 8003234:	461a      	mov	r2, r3
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	42a3      	cmp	r3, r4
 800323a:	d1fb      	bne.n	8003234 <_malloc_r+0xdc>
 800323c:	2300      	movs	r3, #0
 800323e:	6053      	str	r3, [r2, #4]
 8003240:	e7de      	b.n	8003200 <_malloc_r+0xa8>
 8003242:	230c      	movs	r3, #12
 8003244:	6033      	str	r3, [r6, #0]
 8003246:	4630      	mov	r0, r6
 8003248:	f000 f80c 	bl	8003264 <__malloc_unlock>
 800324c:	e794      	b.n	8003178 <_malloc_r+0x20>
 800324e:	6005      	str	r5, [r0, #0]
 8003250:	e7d6      	b.n	8003200 <_malloc_r+0xa8>
 8003252:	bf00      	nop
 8003254:	20000350 	.word	0x20000350

08003258 <__malloc_lock>:
 8003258:	4801      	ldr	r0, [pc, #4]	@ (8003260 <__malloc_lock+0x8>)
 800325a:	f7ff b8ae 	b.w	80023ba <__retarget_lock_acquire_recursive>
 800325e:	bf00      	nop
 8003260:	20000348 	.word	0x20000348

08003264 <__malloc_unlock>:
 8003264:	4801      	ldr	r0, [pc, #4]	@ (800326c <__malloc_unlock+0x8>)
 8003266:	f7ff b8a9 	b.w	80023bc <__retarget_lock_release_recursive>
 800326a:	bf00      	nop
 800326c:	20000348 	.word	0x20000348

08003270 <_Balloc>:
 8003270:	b570      	push	{r4, r5, r6, lr}
 8003272:	69c6      	ldr	r6, [r0, #28]
 8003274:	4604      	mov	r4, r0
 8003276:	460d      	mov	r5, r1
 8003278:	b976      	cbnz	r6, 8003298 <_Balloc+0x28>
 800327a:	2010      	movs	r0, #16
 800327c:	f7ff ff42 	bl	8003104 <malloc>
 8003280:	4602      	mov	r2, r0
 8003282:	61e0      	str	r0, [r4, #28]
 8003284:	b920      	cbnz	r0, 8003290 <_Balloc+0x20>
 8003286:	4b18      	ldr	r3, [pc, #96]	@ (80032e8 <_Balloc+0x78>)
 8003288:	4818      	ldr	r0, [pc, #96]	@ (80032ec <_Balloc+0x7c>)
 800328a:	216b      	movs	r1, #107	@ 0x6b
 800328c:	f000 fe0a 	bl	8003ea4 <__assert_func>
 8003290:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003294:	6006      	str	r6, [r0, #0]
 8003296:	60c6      	str	r6, [r0, #12]
 8003298:	69e6      	ldr	r6, [r4, #28]
 800329a:	68f3      	ldr	r3, [r6, #12]
 800329c:	b183      	cbz	r3, 80032c0 <_Balloc+0x50>
 800329e:	69e3      	ldr	r3, [r4, #28]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80032a6:	b9b8      	cbnz	r0, 80032d8 <_Balloc+0x68>
 80032a8:	2101      	movs	r1, #1
 80032aa:	fa01 f605 	lsl.w	r6, r1, r5
 80032ae:	1d72      	adds	r2, r6, #5
 80032b0:	0092      	lsls	r2, r2, #2
 80032b2:	4620      	mov	r0, r4
 80032b4:	f000 fe14 	bl	8003ee0 <_calloc_r>
 80032b8:	b160      	cbz	r0, 80032d4 <_Balloc+0x64>
 80032ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80032be:	e00e      	b.n	80032de <_Balloc+0x6e>
 80032c0:	2221      	movs	r2, #33	@ 0x21
 80032c2:	2104      	movs	r1, #4
 80032c4:	4620      	mov	r0, r4
 80032c6:	f000 fe0b 	bl	8003ee0 <_calloc_r>
 80032ca:	69e3      	ldr	r3, [r4, #28]
 80032cc:	60f0      	str	r0, [r6, #12]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1e4      	bne.n	800329e <_Balloc+0x2e>
 80032d4:	2000      	movs	r0, #0
 80032d6:	bd70      	pop	{r4, r5, r6, pc}
 80032d8:	6802      	ldr	r2, [r0, #0]
 80032da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80032de:	2300      	movs	r3, #0
 80032e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80032e4:	e7f7      	b.n	80032d6 <_Balloc+0x66>
 80032e6:	bf00      	nop
 80032e8:	08004169 	.word	0x08004169
 80032ec:	080041e9 	.word	0x080041e9

080032f0 <_Bfree>:
 80032f0:	b570      	push	{r4, r5, r6, lr}
 80032f2:	69c6      	ldr	r6, [r0, #28]
 80032f4:	4605      	mov	r5, r0
 80032f6:	460c      	mov	r4, r1
 80032f8:	b976      	cbnz	r6, 8003318 <_Bfree+0x28>
 80032fa:	2010      	movs	r0, #16
 80032fc:	f7ff ff02 	bl	8003104 <malloc>
 8003300:	4602      	mov	r2, r0
 8003302:	61e8      	str	r0, [r5, #28]
 8003304:	b920      	cbnz	r0, 8003310 <_Bfree+0x20>
 8003306:	4b09      	ldr	r3, [pc, #36]	@ (800332c <_Bfree+0x3c>)
 8003308:	4809      	ldr	r0, [pc, #36]	@ (8003330 <_Bfree+0x40>)
 800330a:	218f      	movs	r1, #143	@ 0x8f
 800330c:	f000 fdca 	bl	8003ea4 <__assert_func>
 8003310:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003314:	6006      	str	r6, [r0, #0]
 8003316:	60c6      	str	r6, [r0, #12]
 8003318:	b13c      	cbz	r4, 800332a <_Bfree+0x3a>
 800331a:	69eb      	ldr	r3, [r5, #28]
 800331c:	6862      	ldr	r2, [r4, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003324:	6021      	str	r1, [r4, #0]
 8003326:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800332a:	bd70      	pop	{r4, r5, r6, pc}
 800332c:	08004169 	.word	0x08004169
 8003330:	080041e9 	.word	0x080041e9

08003334 <__multadd>:
 8003334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003338:	690d      	ldr	r5, [r1, #16]
 800333a:	4607      	mov	r7, r0
 800333c:	460c      	mov	r4, r1
 800333e:	461e      	mov	r6, r3
 8003340:	f101 0c14 	add.w	ip, r1, #20
 8003344:	2000      	movs	r0, #0
 8003346:	f8dc 3000 	ldr.w	r3, [ip]
 800334a:	b299      	uxth	r1, r3
 800334c:	fb02 6101 	mla	r1, r2, r1, r6
 8003350:	0c1e      	lsrs	r6, r3, #16
 8003352:	0c0b      	lsrs	r3, r1, #16
 8003354:	fb02 3306 	mla	r3, r2, r6, r3
 8003358:	b289      	uxth	r1, r1
 800335a:	3001      	adds	r0, #1
 800335c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003360:	4285      	cmp	r5, r0
 8003362:	f84c 1b04 	str.w	r1, [ip], #4
 8003366:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800336a:	dcec      	bgt.n	8003346 <__multadd+0x12>
 800336c:	b30e      	cbz	r6, 80033b2 <__multadd+0x7e>
 800336e:	68a3      	ldr	r3, [r4, #8]
 8003370:	42ab      	cmp	r3, r5
 8003372:	dc19      	bgt.n	80033a8 <__multadd+0x74>
 8003374:	6861      	ldr	r1, [r4, #4]
 8003376:	4638      	mov	r0, r7
 8003378:	3101      	adds	r1, #1
 800337a:	f7ff ff79 	bl	8003270 <_Balloc>
 800337e:	4680      	mov	r8, r0
 8003380:	b928      	cbnz	r0, 800338e <__multadd+0x5a>
 8003382:	4602      	mov	r2, r0
 8003384:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <__multadd+0x84>)
 8003386:	480d      	ldr	r0, [pc, #52]	@ (80033bc <__multadd+0x88>)
 8003388:	21ba      	movs	r1, #186	@ 0xba
 800338a:	f000 fd8b 	bl	8003ea4 <__assert_func>
 800338e:	6922      	ldr	r2, [r4, #16]
 8003390:	3202      	adds	r2, #2
 8003392:	f104 010c 	add.w	r1, r4, #12
 8003396:	0092      	lsls	r2, r2, #2
 8003398:	300c      	adds	r0, #12
 800339a:	f000 fd75 	bl	8003e88 <memcpy>
 800339e:	4621      	mov	r1, r4
 80033a0:	4638      	mov	r0, r7
 80033a2:	f7ff ffa5 	bl	80032f0 <_Bfree>
 80033a6:	4644      	mov	r4, r8
 80033a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80033ac:	3501      	adds	r5, #1
 80033ae:	615e      	str	r6, [r3, #20]
 80033b0:	6125      	str	r5, [r4, #16]
 80033b2:	4620      	mov	r0, r4
 80033b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033b8:	080041d8 	.word	0x080041d8
 80033bc:	080041e9 	.word	0x080041e9

080033c0 <__hi0bits>:
 80033c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80033c4:	4603      	mov	r3, r0
 80033c6:	bf36      	itet	cc
 80033c8:	0403      	lslcc	r3, r0, #16
 80033ca:	2000      	movcs	r0, #0
 80033cc:	2010      	movcc	r0, #16
 80033ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033d2:	bf3c      	itt	cc
 80033d4:	021b      	lslcc	r3, r3, #8
 80033d6:	3008      	addcc	r0, #8
 80033d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033dc:	bf3c      	itt	cc
 80033de:	011b      	lslcc	r3, r3, #4
 80033e0:	3004      	addcc	r0, #4
 80033e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033e6:	bf3c      	itt	cc
 80033e8:	009b      	lslcc	r3, r3, #2
 80033ea:	3002      	addcc	r0, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	db05      	blt.n	80033fc <__hi0bits+0x3c>
 80033f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80033f4:	f100 0001 	add.w	r0, r0, #1
 80033f8:	bf08      	it	eq
 80033fa:	2020      	moveq	r0, #32
 80033fc:	4770      	bx	lr

080033fe <__lo0bits>:
 80033fe:	6803      	ldr	r3, [r0, #0]
 8003400:	4602      	mov	r2, r0
 8003402:	f013 0007 	ands.w	r0, r3, #7
 8003406:	d00b      	beq.n	8003420 <__lo0bits+0x22>
 8003408:	07d9      	lsls	r1, r3, #31
 800340a:	d421      	bmi.n	8003450 <__lo0bits+0x52>
 800340c:	0798      	lsls	r0, r3, #30
 800340e:	bf49      	itett	mi
 8003410:	085b      	lsrmi	r3, r3, #1
 8003412:	089b      	lsrpl	r3, r3, #2
 8003414:	2001      	movmi	r0, #1
 8003416:	6013      	strmi	r3, [r2, #0]
 8003418:	bf5c      	itt	pl
 800341a:	6013      	strpl	r3, [r2, #0]
 800341c:	2002      	movpl	r0, #2
 800341e:	4770      	bx	lr
 8003420:	b299      	uxth	r1, r3
 8003422:	b909      	cbnz	r1, 8003428 <__lo0bits+0x2a>
 8003424:	0c1b      	lsrs	r3, r3, #16
 8003426:	2010      	movs	r0, #16
 8003428:	b2d9      	uxtb	r1, r3
 800342a:	b909      	cbnz	r1, 8003430 <__lo0bits+0x32>
 800342c:	3008      	adds	r0, #8
 800342e:	0a1b      	lsrs	r3, r3, #8
 8003430:	0719      	lsls	r1, r3, #28
 8003432:	bf04      	itt	eq
 8003434:	091b      	lsreq	r3, r3, #4
 8003436:	3004      	addeq	r0, #4
 8003438:	0799      	lsls	r1, r3, #30
 800343a:	bf04      	itt	eq
 800343c:	089b      	lsreq	r3, r3, #2
 800343e:	3002      	addeq	r0, #2
 8003440:	07d9      	lsls	r1, r3, #31
 8003442:	d403      	bmi.n	800344c <__lo0bits+0x4e>
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	f100 0001 	add.w	r0, r0, #1
 800344a:	d003      	beq.n	8003454 <__lo0bits+0x56>
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	4770      	bx	lr
 8003450:	2000      	movs	r0, #0
 8003452:	4770      	bx	lr
 8003454:	2020      	movs	r0, #32
 8003456:	4770      	bx	lr

08003458 <__i2b>:
 8003458:	b510      	push	{r4, lr}
 800345a:	460c      	mov	r4, r1
 800345c:	2101      	movs	r1, #1
 800345e:	f7ff ff07 	bl	8003270 <_Balloc>
 8003462:	4602      	mov	r2, r0
 8003464:	b928      	cbnz	r0, 8003472 <__i2b+0x1a>
 8003466:	4b05      	ldr	r3, [pc, #20]	@ (800347c <__i2b+0x24>)
 8003468:	4805      	ldr	r0, [pc, #20]	@ (8003480 <__i2b+0x28>)
 800346a:	f240 1145 	movw	r1, #325	@ 0x145
 800346e:	f000 fd19 	bl	8003ea4 <__assert_func>
 8003472:	2301      	movs	r3, #1
 8003474:	6144      	str	r4, [r0, #20]
 8003476:	6103      	str	r3, [r0, #16]
 8003478:	bd10      	pop	{r4, pc}
 800347a:	bf00      	nop
 800347c:	080041d8 	.word	0x080041d8
 8003480:	080041e9 	.word	0x080041e9

08003484 <__multiply>:
 8003484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003488:	4617      	mov	r7, r2
 800348a:	690a      	ldr	r2, [r1, #16]
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	429a      	cmp	r2, r3
 8003490:	bfa8      	it	ge
 8003492:	463b      	movge	r3, r7
 8003494:	4689      	mov	r9, r1
 8003496:	bfa4      	itt	ge
 8003498:	460f      	movge	r7, r1
 800349a:	4699      	movge	r9, r3
 800349c:	693d      	ldr	r5, [r7, #16]
 800349e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	eb05 060a 	add.w	r6, r5, sl
 80034aa:	42b3      	cmp	r3, r6
 80034ac:	b085      	sub	sp, #20
 80034ae:	bfb8      	it	lt
 80034b0:	3101      	addlt	r1, #1
 80034b2:	f7ff fedd 	bl	8003270 <_Balloc>
 80034b6:	b930      	cbnz	r0, 80034c6 <__multiply+0x42>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b41      	ldr	r3, [pc, #260]	@ (80035c0 <__multiply+0x13c>)
 80034bc:	4841      	ldr	r0, [pc, #260]	@ (80035c4 <__multiply+0x140>)
 80034be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80034c2:	f000 fcef 	bl	8003ea4 <__assert_func>
 80034c6:	f100 0414 	add.w	r4, r0, #20
 80034ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80034ce:	4623      	mov	r3, r4
 80034d0:	2200      	movs	r2, #0
 80034d2:	4573      	cmp	r3, lr
 80034d4:	d320      	bcc.n	8003518 <__multiply+0x94>
 80034d6:	f107 0814 	add.w	r8, r7, #20
 80034da:	f109 0114 	add.w	r1, r9, #20
 80034de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80034e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80034e6:	9302      	str	r3, [sp, #8]
 80034e8:	1beb      	subs	r3, r5, r7
 80034ea:	3b15      	subs	r3, #21
 80034ec:	f023 0303 	bic.w	r3, r3, #3
 80034f0:	3304      	adds	r3, #4
 80034f2:	3715      	adds	r7, #21
 80034f4:	42bd      	cmp	r5, r7
 80034f6:	bf38      	it	cc
 80034f8:	2304      	movcc	r3, #4
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	9b02      	ldr	r3, [sp, #8]
 80034fe:	9103      	str	r1, [sp, #12]
 8003500:	428b      	cmp	r3, r1
 8003502:	d80c      	bhi.n	800351e <__multiply+0x9a>
 8003504:	2e00      	cmp	r6, #0
 8003506:	dd03      	ble.n	8003510 <__multiply+0x8c>
 8003508:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800350c:	2b00      	cmp	r3, #0
 800350e:	d055      	beq.n	80035bc <__multiply+0x138>
 8003510:	6106      	str	r6, [r0, #16]
 8003512:	b005      	add	sp, #20
 8003514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003518:	f843 2b04 	str.w	r2, [r3], #4
 800351c:	e7d9      	b.n	80034d2 <__multiply+0x4e>
 800351e:	f8b1 a000 	ldrh.w	sl, [r1]
 8003522:	f1ba 0f00 	cmp.w	sl, #0
 8003526:	d01f      	beq.n	8003568 <__multiply+0xe4>
 8003528:	46c4      	mov	ip, r8
 800352a:	46a1      	mov	r9, r4
 800352c:	2700      	movs	r7, #0
 800352e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003532:	f8d9 3000 	ldr.w	r3, [r9]
 8003536:	fa1f fb82 	uxth.w	fp, r2
 800353a:	b29b      	uxth	r3, r3
 800353c:	fb0a 330b 	mla	r3, sl, fp, r3
 8003540:	443b      	add	r3, r7
 8003542:	f8d9 7000 	ldr.w	r7, [r9]
 8003546:	0c12      	lsrs	r2, r2, #16
 8003548:	0c3f      	lsrs	r7, r7, #16
 800354a:	fb0a 7202 	mla	r2, sl, r2, r7
 800354e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8003552:	b29b      	uxth	r3, r3
 8003554:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003558:	4565      	cmp	r5, ip
 800355a:	f849 3b04 	str.w	r3, [r9], #4
 800355e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8003562:	d8e4      	bhi.n	800352e <__multiply+0xaa>
 8003564:	9b01      	ldr	r3, [sp, #4]
 8003566:	50e7      	str	r7, [r4, r3]
 8003568:	9b03      	ldr	r3, [sp, #12]
 800356a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800356e:	3104      	adds	r1, #4
 8003570:	f1b9 0f00 	cmp.w	r9, #0
 8003574:	d020      	beq.n	80035b8 <__multiply+0x134>
 8003576:	6823      	ldr	r3, [r4, #0]
 8003578:	4647      	mov	r7, r8
 800357a:	46a4      	mov	ip, r4
 800357c:	f04f 0a00 	mov.w	sl, #0
 8003580:	f8b7 b000 	ldrh.w	fp, [r7]
 8003584:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8003588:	fb09 220b 	mla	r2, r9, fp, r2
 800358c:	4452      	add	r2, sl
 800358e:	b29b      	uxth	r3, r3
 8003590:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003594:	f84c 3b04 	str.w	r3, [ip], #4
 8003598:	f857 3b04 	ldr.w	r3, [r7], #4
 800359c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80035a0:	f8bc 3000 	ldrh.w	r3, [ip]
 80035a4:	fb09 330a 	mla	r3, r9, sl, r3
 80035a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80035ac:	42bd      	cmp	r5, r7
 80035ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80035b2:	d8e5      	bhi.n	8003580 <__multiply+0xfc>
 80035b4:	9a01      	ldr	r2, [sp, #4]
 80035b6:	50a3      	str	r3, [r4, r2]
 80035b8:	3404      	adds	r4, #4
 80035ba:	e79f      	b.n	80034fc <__multiply+0x78>
 80035bc:	3e01      	subs	r6, #1
 80035be:	e7a1      	b.n	8003504 <__multiply+0x80>
 80035c0:	080041d8 	.word	0x080041d8
 80035c4:	080041e9 	.word	0x080041e9

080035c8 <__pow5mult>:
 80035c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035cc:	4615      	mov	r5, r2
 80035ce:	f012 0203 	ands.w	r2, r2, #3
 80035d2:	4607      	mov	r7, r0
 80035d4:	460e      	mov	r6, r1
 80035d6:	d007      	beq.n	80035e8 <__pow5mult+0x20>
 80035d8:	4c25      	ldr	r4, [pc, #148]	@ (8003670 <__pow5mult+0xa8>)
 80035da:	3a01      	subs	r2, #1
 80035dc:	2300      	movs	r3, #0
 80035de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80035e2:	f7ff fea7 	bl	8003334 <__multadd>
 80035e6:	4606      	mov	r6, r0
 80035e8:	10ad      	asrs	r5, r5, #2
 80035ea:	d03d      	beq.n	8003668 <__pow5mult+0xa0>
 80035ec:	69fc      	ldr	r4, [r7, #28]
 80035ee:	b97c      	cbnz	r4, 8003610 <__pow5mult+0x48>
 80035f0:	2010      	movs	r0, #16
 80035f2:	f7ff fd87 	bl	8003104 <malloc>
 80035f6:	4602      	mov	r2, r0
 80035f8:	61f8      	str	r0, [r7, #28]
 80035fa:	b928      	cbnz	r0, 8003608 <__pow5mult+0x40>
 80035fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003674 <__pow5mult+0xac>)
 80035fe:	481e      	ldr	r0, [pc, #120]	@ (8003678 <__pow5mult+0xb0>)
 8003600:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8003604:	f000 fc4e 	bl	8003ea4 <__assert_func>
 8003608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800360c:	6004      	str	r4, [r0, #0]
 800360e:	60c4      	str	r4, [r0, #12]
 8003610:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8003614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003618:	b94c      	cbnz	r4, 800362e <__pow5mult+0x66>
 800361a:	f240 2171 	movw	r1, #625	@ 0x271
 800361e:	4638      	mov	r0, r7
 8003620:	f7ff ff1a 	bl	8003458 <__i2b>
 8003624:	2300      	movs	r3, #0
 8003626:	f8c8 0008 	str.w	r0, [r8, #8]
 800362a:	4604      	mov	r4, r0
 800362c:	6003      	str	r3, [r0, #0]
 800362e:	f04f 0900 	mov.w	r9, #0
 8003632:	07eb      	lsls	r3, r5, #31
 8003634:	d50a      	bpl.n	800364c <__pow5mult+0x84>
 8003636:	4631      	mov	r1, r6
 8003638:	4622      	mov	r2, r4
 800363a:	4638      	mov	r0, r7
 800363c:	f7ff ff22 	bl	8003484 <__multiply>
 8003640:	4631      	mov	r1, r6
 8003642:	4680      	mov	r8, r0
 8003644:	4638      	mov	r0, r7
 8003646:	f7ff fe53 	bl	80032f0 <_Bfree>
 800364a:	4646      	mov	r6, r8
 800364c:	106d      	asrs	r5, r5, #1
 800364e:	d00b      	beq.n	8003668 <__pow5mult+0xa0>
 8003650:	6820      	ldr	r0, [r4, #0]
 8003652:	b938      	cbnz	r0, 8003664 <__pow5mult+0x9c>
 8003654:	4622      	mov	r2, r4
 8003656:	4621      	mov	r1, r4
 8003658:	4638      	mov	r0, r7
 800365a:	f7ff ff13 	bl	8003484 <__multiply>
 800365e:	6020      	str	r0, [r4, #0]
 8003660:	f8c0 9000 	str.w	r9, [r0]
 8003664:	4604      	mov	r4, r0
 8003666:	e7e4      	b.n	8003632 <__pow5mult+0x6a>
 8003668:	4630      	mov	r0, r6
 800366a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800366e:	bf00      	nop
 8003670:	0800429c 	.word	0x0800429c
 8003674:	08004169 	.word	0x08004169
 8003678:	080041e9 	.word	0x080041e9

0800367c <__lshift>:
 800367c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003680:	460c      	mov	r4, r1
 8003682:	6849      	ldr	r1, [r1, #4]
 8003684:	6923      	ldr	r3, [r4, #16]
 8003686:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800368a:	68a3      	ldr	r3, [r4, #8]
 800368c:	4607      	mov	r7, r0
 800368e:	4691      	mov	r9, r2
 8003690:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003694:	f108 0601 	add.w	r6, r8, #1
 8003698:	42b3      	cmp	r3, r6
 800369a:	db0b      	blt.n	80036b4 <__lshift+0x38>
 800369c:	4638      	mov	r0, r7
 800369e:	f7ff fde7 	bl	8003270 <_Balloc>
 80036a2:	4605      	mov	r5, r0
 80036a4:	b948      	cbnz	r0, 80036ba <__lshift+0x3e>
 80036a6:	4602      	mov	r2, r0
 80036a8:	4b28      	ldr	r3, [pc, #160]	@ (800374c <__lshift+0xd0>)
 80036aa:	4829      	ldr	r0, [pc, #164]	@ (8003750 <__lshift+0xd4>)
 80036ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80036b0:	f000 fbf8 	bl	8003ea4 <__assert_func>
 80036b4:	3101      	adds	r1, #1
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	e7ee      	b.n	8003698 <__lshift+0x1c>
 80036ba:	2300      	movs	r3, #0
 80036bc:	f100 0114 	add.w	r1, r0, #20
 80036c0:	f100 0210 	add.w	r2, r0, #16
 80036c4:	4618      	mov	r0, r3
 80036c6:	4553      	cmp	r3, sl
 80036c8:	db33      	blt.n	8003732 <__lshift+0xb6>
 80036ca:	6920      	ldr	r0, [r4, #16]
 80036cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80036d0:	f104 0314 	add.w	r3, r4, #20
 80036d4:	f019 091f 	ands.w	r9, r9, #31
 80036d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80036dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80036e0:	d02b      	beq.n	800373a <__lshift+0xbe>
 80036e2:	f1c9 0e20 	rsb	lr, r9, #32
 80036e6:	468a      	mov	sl, r1
 80036e8:	2200      	movs	r2, #0
 80036ea:	6818      	ldr	r0, [r3, #0]
 80036ec:	fa00 f009 	lsl.w	r0, r0, r9
 80036f0:	4310      	orrs	r0, r2
 80036f2:	f84a 0b04 	str.w	r0, [sl], #4
 80036f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80036fa:	459c      	cmp	ip, r3
 80036fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8003700:	d8f3      	bhi.n	80036ea <__lshift+0x6e>
 8003702:	ebac 0304 	sub.w	r3, ip, r4
 8003706:	3b15      	subs	r3, #21
 8003708:	f023 0303 	bic.w	r3, r3, #3
 800370c:	3304      	adds	r3, #4
 800370e:	f104 0015 	add.w	r0, r4, #21
 8003712:	4560      	cmp	r0, ip
 8003714:	bf88      	it	hi
 8003716:	2304      	movhi	r3, #4
 8003718:	50ca      	str	r2, [r1, r3]
 800371a:	b10a      	cbz	r2, 8003720 <__lshift+0xa4>
 800371c:	f108 0602 	add.w	r6, r8, #2
 8003720:	3e01      	subs	r6, #1
 8003722:	4638      	mov	r0, r7
 8003724:	612e      	str	r6, [r5, #16]
 8003726:	4621      	mov	r1, r4
 8003728:	f7ff fde2 	bl	80032f0 <_Bfree>
 800372c:	4628      	mov	r0, r5
 800372e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003732:	f842 0f04 	str.w	r0, [r2, #4]!
 8003736:	3301      	adds	r3, #1
 8003738:	e7c5      	b.n	80036c6 <__lshift+0x4a>
 800373a:	3904      	subs	r1, #4
 800373c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003740:	f841 2f04 	str.w	r2, [r1, #4]!
 8003744:	459c      	cmp	ip, r3
 8003746:	d8f9      	bhi.n	800373c <__lshift+0xc0>
 8003748:	e7ea      	b.n	8003720 <__lshift+0xa4>
 800374a:	bf00      	nop
 800374c:	080041d8 	.word	0x080041d8
 8003750:	080041e9 	.word	0x080041e9

08003754 <__mcmp>:
 8003754:	690a      	ldr	r2, [r1, #16]
 8003756:	4603      	mov	r3, r0
 8003758:	6900      	ldr	r0, [r0, #16]
 800375a:	1a80      	subs	r0, r0, r2
 800375c:	b530      	push	{r4, r5, lr}
 800375e:	d10e      	bne.n	800377e <__mcmp+0x2a>
 8003760:	3314      	adds	r3, #20
 8003762:	3114      	adds	r1, #20
 8003764:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003768:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800376c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003770:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003774:	4295      	cmp	r5, r2
 8003776:	d003      	beq.n	8003780 <__mcmp+0x2c>
 8003778:	d205      	bcs.n	8003786 <__mcmp+0x32>
 800377a:	f04f 30ff 	mov.w	r0, #4294967295
 800377e:	bd30      	pop	{r4, r5, pc}
 8003780:	42a3      	cmp	r3, r4
 8003782:	d3f3      	bcc.n	800376c <__mcmp+0x18>
 8003784:	e7fb      	b.n	800377e <__mcmp+0x2a>
 8003786:	2001      	movs	r0, #1
 8003788:	e7f9      	b.n	800377e <__mcmp+0x2a>
	...

0800378c <__mdiff>:
 800378c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003790:	4689      	mov	r9, r1
 8003792:	4606      	mov	r6, r0
 8003794:	4611      	mov	r1, r2
 8003796:	4648      	mov	r0, r9
 8003798:	4614      	mov	r4, r2
 800379a:	f7ff ffdb 	bl	8003754 <__mcmp>
 800379e:	1e05      	subs	r5, r0, #0
 80037a0:	d112      	bne.n	80037c8 <__mdiff+0x3c>
 80037a2:	4629      	mov	r1, r5
 80037a4:	4630      	mov	r0, r6
 80037a6:	f7ff fd63 	bl	8003270 <_Balloc>
 80037aa:	4602      	mov	r2, r0
 80037ac:	b928      	cbnz	r0, 80037ba <__mdiff+0x2e>
 80037ae:	4b3f      	ldr	r3, [pc, #252]	@ (80038ac <__mdiff+0x120>)
 80037b0:	f240 2137 	movw	r1, #567	@ 0x237
 80037b4:	483e      	ldr	r0, [pc, #248]	@ (80038b0 <__mdiff+0x124>)
 80037b6:	f000 fb75 	bl	8003ea4 <__assert_func>
 80037ba:	2301      	movs	r3, #1
 80037bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80037c0:	4610      	mov	r0, r2
 80037c2:	b003      	add	sp, #12
 80037c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037c8:	bfbc      	itt	lt
 80037ca:	464b      	movlt	r3, r9
 80037cc:	46a1      	movlt	r9, r4
 80037ce:	4630      	mov	r0, r6
 80037d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80037d4:	bfba      	itte	lt
 80037d6:	461c      	movlt	r4, r3
 80037d8:	2501      	movlt	r5, #1
 80037da:	2500      	movge	r5, #0
 80037dc:	f7ff fd48 	bl	8003270 <_Balloc>
 80037e0:	4602      	mov	r2, r0
 80037e2:	b918      	cbnz	r0, 80037ec <__mdiff+0x60>
 80037e4:	4b31      	ldr	r3, [pc, #196]	@ (80038ac <__mdiff+0x120>)
 80037e6:	f240 2145 	movw	r1, #581	@ 0x245
 80037ea:	e7e3      	b.n	80037b4 <__mdiff+0x28>
 80037ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80037f0:	6926      	ldr	r6, [r4, #16]
 80037f2:	60c5      	str	r5, [r0, #12]
 80037f4:	f109 0310 	add.w	r3, r9, #16
 80037f8:	f109 0514 	add.w	r5, r9, #20
 80037fc:	f104 0e14 	add.w	lr, r4, #20
 8003800:	f100 0b14 	add.w	fp, r0, #20
 8003804:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8003808:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800380c:	9301      	str	r3, [sp, #4]
 800380e:	46d9      	mov	r9, fp
 8003810:	f04f 0c00 	mov.w	ip, #0
 8003814:	9b01      	ldr	r3, [sp, #4]
 8003816:	f85e 0b04 	ldr.w	r0, [lr], #4
 800381a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800381e:	9301      	str	r3, [sp, #4]
 8003820:	fa1f f38a 	uxth.w	r3, sl
 8003824:	4619      	mov	r1, r3
 8003826:	b283      	uxth	r3, r0
 8003828:	1acb      	subs	r3, r1, r3
 800382a:	0c00      	lsrs	r0, r0, #16
 800382c:	4463      	add	r3, ip
 800382e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8003832:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8003836:	b29b      	uxth	r3, r3
 8003838:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800383c:	4576      	cmp	r6, lr
 800383e:	f849 3b04 	str.w	r3, [r9], #4
 8003842:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003846:	d8e5      	bhi.n	8003814 <__mdiff+0x88>
 8003848:	1b33      	subs	r3, r6, r4
 800384a:	3b15      	subs	r3, #21
 800384c:	f023 0303 	bic.w	r3, r3, #3
 8003850:	3415      	adds	r4, #21
 8003852:	3304      	adds	r3, #4
 8003854:	42a6      	cmp	r6, r4
 8003856:	bf38      	it	cc
 8003858:	2304      	movcc	r3, #4
 800385a:	441d      	add	r5, r3
 800385c:	445b      	add	r3, fp
 800385e:	461e      	mov	r6, r3
 8003860:	462c      	mov	r4, r5
 8003862:	4544      	cmp	r4, r8
 8003864:	d30e      	bcc.n	8003884 <__mdiff+0xf8>
 8003866:	f108 0103 	add.w	r1, r8, #3
 800386a:	1b49      	subs	r1, r1, r5
 800386c:	f021 0103 	bic.w	r1, r1, #3
 8003870:	3d03      	subs	r5, #3
 8003872:	45a8      	cmp	r8, r5
 8003874:	bf38      	it	cc
 8003876:	2100      	movcc	r1, #0
 8003878:	440b      	add	r3, r1
 800387a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800387e:	b191      	cbz	r1, 80038a6 <__mdiff+0x11a>
 8003880:	6117      	str	r7, [r2, #16]
 8003882:	e79d      	b.n	80037c0 <__mdiff+0x34>
 8003884:	f854 1b04 	ldr.w	r1, [r4], #4
 8003888:	46e6      	mov	lr, ip
 800388a:	0c08      	lsrs	r0, r1, #16
 800388c:	fa1c fc81 	uxtah	ip, ip, r1
 8003890:	4471      	add	r1, lr
 8003892:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8003896:	b289      	uxth	r1, r1
 8003898:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800389c:	f846 1b04 	str.w	r1, [r6], #4
 80038a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80038a4:	e7dd      	b.n	8003862 <__mdiff+0xd6>
 80038a6:	3f01      	subs	r7, #1
 80038a8:	e7e7      	b.n	800387a <__mdiff+0xee>
 80038aa:	bf00      	nop
 80038ac:	080041d8 	.word	0x080041d8
 80038b0:	080041e9 	.word	0x080041e9

080038b4 <__d2b>:
 80038b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80038b8:	460f      	mov	r7, r1
 80038ba:	2101      	movs	r1, #1
 80038bc:	ec59 8b10 	vmov	r8, r9, d0
 80038c0:	4616      	mov	r6, r2
 80038c2:	f7ff fcd5 	bl	8003270 <_Balloc>
 80038c6:	4604      	mov	r4, r0
 80038c8:	b930      	cbnz	r0, 80038d8 <__d2b+0x24>
 80038ca:	4602      	mov	r2, r0
 80038cc:	4b23      	ldr	r3, [pc, #140]	@ (800395c <__d2b+0xa8>)
 80038ce:	4824      	ldr	r0, [pc, #144]	@ (8003960 <__d2b+0xac>)
 80038d0:	f240 310f 	movw	r1, #783	@ 0x30f
 80038d4:	f000 fae6 	bl	8003ea4 <__assert_func>
 80038d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80038dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80038e0:	b10d      	cbz	r5, 80038e6 <__d2b+0x32>
 80038e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038e6:	9301      	str	r3, [sp, #4]
 80038e8:	f1b8 0300 	subs.w	r3, r8, #0
 80038ec:	d023      	beq.n	8003936 <__d2b+0x82>
 80038ee:	4668      	mov	r0, sp
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	f7ff fd84 	bl	80033fe <__lo0bits>
 80038f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80038fa:	b1d0      	cbz	r0, 8003932 <__d2b+0x7e>
 80038fc:	f1c0 0320 	rsb	r3, r0, #32
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	430b      	orrs	r3, r1
 8003906:	40c2      	lsrs	r2, r0
 8003908:	6163      	str	r3, [r4, #20]
 800390a:	9201      	str	r2, [sp, #4]
 800390c:	9b01      	ldr	r3, [sp, #4]
 800390e:	61a3      	str	r3, [r4, #24]
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf0c      	ite	eq
 8003914:	2201      	moveq	r2, #1
 8003916:	2202      	movne	r2, #2
 8003918:	6122      	str	r2, [r4, #16]
 800391a:	b1a5      	cbz	r5, 8003946 <__d2b+0x92>
 800391c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8003920:	4405      	add	r5, r0
 8003922:	603d      	str	r5, [r7, #0]
 8003924:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8003928:	6030      	str	r0, [r6, #0]
 800392a:	4620      	mov	r0, r4
 800392c:	b003      	add	sp, #12
 800392e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003932:	6161      	str	r1, [r4, #20]
 8003934:	e7ea      	b.n	800390c <__d2b+0x58>
 8003936:	a801      	add	r0, sp, #4
 8003938:	f7ff fd61 	bl	80033fe <__lo0bits>
 800393c:	9b01      	ldr	r3, [sp, #4]
 800393e:	6163      	str	r3, [r4, #20]
 8003940:	3020      	adds	r0, #32
 8003942:	2201      	movs	r2, #1
 8003944:	e7e8      	b.n	8003918 <__d2b+0x64>
 8003946:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800394a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800394e:	6038      	str	r0, [r7, #0]
 8003950:	6918      	ldr	r0, [r3, #16]
 8003952:	f7ff fd35 	bl	80033c0 <__hi0bits>
 8003956:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800395a:	e7e5      	b.n	8003928 <__d2b+0x74>
 800395c:	080041d8 	.word	0x080041d8
 8003960:	080041e9 	.word	0x080041e9

08003964 <__sfputc_r>:
 8003964:	6893      	ldr	r3, [r2, #8]
 8003966:	3b01      	subs	r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	b410      	push	{r4}
 800396c:	6093      	str	r3, [r2, #8]
 800396e:	da08      	bge.n	8003982 <__sfputc_r+0x1e>
 8003970:	6994      	ldr	r4, [r2, #24]
 8003972:	42a3      	cmp	r3, r4
 8003974:	db01      	blt.n	800397a <__sfputc_r+0x16>
 8003976:	290a      	cmp	r1, #10
 8003978:	d103      	bne.n	8003982 <__sfputc_r+0x1e>
 800397a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800397e:	f000 b9df 	b.w	8003d40 <__swbuf_r>
 8003982:	6813      	ldr	r3, [r2, #0]
 8003984:	1c58      	adds	r0, r3, #1
 8003986:	6010      	str	r0, [r2, #0]
 8003988:	7019      	strb	r1, [r3, #0]
 800398a:	4608      	mov	r0, r1
 800398c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003990:	4770      	bx	lr

08003992 <__sfputs_r>:
 8003992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003994:	4606      	mov	r6, r0
 8003996:	460f      	mov	r7, r1
 8003998:	4614      	mov	r4, r2
 800399a:	18d5      	adds	r5, r2, r3
 800399c:	42ac      	cmp	r4, r5
 800399e:	d101      	bne.n	80039a4 <__sfputs_r+0x12>
 80039a0:	2000      	movs	r0, #0
 80039a2:	e007      	b.n	80039b4 <__sfputs_r+0x22>
 80039a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039a8:	463a      	mov	r2, r7
 80039aa:	4630      	mov	r0, r6
 80039ac:	f7ff ffda 	bl	8003964 <__sfputc_r>
 80039b0:	1c43      	adds	r3, r0, #1
 80039b2:	d1f3      	bne.n	800399c <__sfputs_r+0xa>
 80039b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080039b8 <_vfiprintf_r>:
 80039b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039bc:	460d      	mov	r5, r1
 80039be:	b09d      	sub	sp, #116	@ 0x74
 80039c0:	4614      	mov	r4, r2
 80039c2:	4698      	mov	r8, r3
 80039c4:	4606      	mov	r6, r0
 80039c6:	b118      	cbz	r0, 80039d0 <_vfiprintf_r+0x18>
 80039c8:	6a03      	ldr	r3, [r0, #32]
 80039ca:	b90b      	cbnz	r3, 80039d0 <_vfiprintf_r+0x18>
 80039cc:	f7fe fbfe 	bl	80021cc <__sinit>
 80039d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039d2:	07d9      	lsls	r1, r3, #31
 80039d4:	d405      	bmi.n	80039e2 <_vfiprintf_r+0x2a>
 80039d6:	89ab      	ldrh	r3, [r5, #12]
 80039d8:	059a      	lsls	r2, r3, #22
 80039da:	d402      	bmi.n	80039e2 <_vfiprintf_r+0x2a>
 80039dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039de:	f7fe fcec 	bl	80023ba <__retarget_lock_acquire_recursive>
 80039e2:	89ab      	ldrh	r3, [r5, #12]
 80039e4:	071b      	lsls	r3, r3, #28
 80039e6:	d501      	bpl.n	80039ec <_vfiprintf_r+0x34>
 80039e8:	692b      	ldr	r3, [r5, #16]
 80039ea:	b99b      	cbnz	r3, 8003a14 <_vfiprintf_r+0x5c>
 80039ec:	4629      	mov	r1, r5
 80039ee:	4630      	mov	r0, r6
 80039f0:	f000 f9e4 	bl	8003dbc <__swsetup_r>
 80039f4:	b170      	cbz	r0, 8003a14 <_vfiprintf_r+0x5c>
 80039f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039f8:	07dc      	lsls	r4, r3, #31
 80039fa:	d504      	bpl.n	8003a06 <_vfiprintf_r+0x4e>
 80039fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003a00:	b01d      	add	sp, #116	@ 0x74
 8003a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a06:	89ab      	ldrh	r3, [r5, #12]
 8003a08:	0598      	lsls	r0, r3, #22
 8003a0a:	d4f7      	bmi.n	80039fc <_vfiprintf_r+0x44>
 8003a0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a0e:	f7fe fcd5 	bl	80023bc <__retarget_lock_release_recursive>
 8003a12:	e7f3      	b.n	80039fc <_vfiprintf_r+0x44>
 8003a14:	2300      	movs	r3, #0
 8003a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a18:	2320      	movs	r3, #32
 8003a1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a22:	2330      	movs	r3, #48	@ 0x30
 8003a24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003bd4 <_vfiprintf_r+0x21c>
 8003a28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a2c:	f04f 0901 	mov.w	r9, #1
 8003a30:	4623      	mov	r3, r4
 8003a32:	469a      	mov	sl, r3
 8003a34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a38:	b10a      	cbz	r2, 8003a3e <_vfiprintf_r+0x86>
 8003a3a:	2a25      	cmp	r2, #37	@ 0x25
 8003a3c:	d1f9      	bne.n	8003a32 <_vfiprintf_r+0x7a>
 8003a3e:	ebba 0b04 	subs.w	fp, sl, r4
 8003a42:	d00b      	beq.n	8003a5c <_vfiprintf_r+0xa4>
 8003a44:	465b      	mov	r3, fp
 8003a46:	4622      	mov	r2, r4
 8003a48:	4629      	mov	r1, r5
 8003a4a:	4630      	mov	r0, r6
 8003a4c:	f7ff ffa1 	bl	8003992 <__sfputs_r>
 8003a50:	3001      	adds	r0, #1
 8003a52:	f000 80a7 	beq.w	8003ba4 <_vfiprintf_r+0x1ec>
 8003a56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a58:	445a      	add	r2, fp
 8003a5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 809f 	beq.w	8003ba4 <_vfiprintf_r+0x1ec>
 8003a66:	2300      	movs	r3, #0
 8003a68:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a70:	f10a 0a01 	add.w	sl, sl, #1
 8003a74:	9304      	str	r3, [sp, #16]
 8003a76:	9307      	str	r3, [sp, #28]
 8003a78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a7e:	4654      	mov	r4, sl
 8003a80:	2205      	movs	r2, #5
 8003a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a86:	4853      	ldr	r0, [pc, #332]	@ (8003bd4 <_vfiprintf_r+0x21c>)
 8003a88:	f7fc fba2 	bl	80001d0 <memchr>
 8003a8c:	9a04      	ldr	r2, [sp, #16]
 8003a8e:	b9d8      	cbnz	r0, 8003ac8 <_vfiprintf_r+0x110>
 8003a90:	06d1      	lsls	r1, r2, #27
 8003a92:	bf44      	itt	mi
 8003a94:	2320      	movmi	r3, #32
 8003a96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a9a:	0713      	lsls	r3, r2, #28
 8003a9c:	bf44      	itt	mi
 8003a9e:	232b      	movmi	r3, #43	@ 0x2b
 8003aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8003aa8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003aaa:	d015      	beq.n	8003ad8 <_vfiprintf_r+0x120>
 8003aac:	9a07      	ldr	r2, [sp, #28]
 8003aae:	4654      	mov	r4, sl
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f04f 0c0a 	mov.w	ip, #10
 8003ab6:	4621      	mov	r1, r4
 8003ab8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003abc:	3b30      	subs	r3, #48	@ 0x30
 8003abe:	2b09      	cmp	r3, #9
 8003ac0:	d94b      	bls.n	8003b5a <_vfiprintf_r+0x1a2>
 8003ac2:	b1b0      	cbz	r0, 8003af2 <_vfiprintf_r+0x13a>
 8003ac4:	9207      	str	r2, [sp, #28]
 8003ac6:	e014      	b.n	8003af2 <_vfiprintf_r+0x13a>
 8003ac8:	eba0 0308 	sub.w	r3, r0, r8
 8003acc:	fa09 f303 	lsl.w	r3, r9, r3
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	9304      	str	r3, [sp, #16]
 8003ad4:	46a2      	mov	sl, r4
 8003ad6:	e7d2      	b.n	8003a7e <_vfiprintf_r+0xc6>
 8003ad8:	9b03      	ldr	r3, [sp, #12]
 8003ada:	1d19      	adds	r1, r3, #4
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	9103      	str	r1, [sp, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	bfbb      	ittet	lt
 8003ae4:	425b      	neglt	r3, r3
 8003ae6:	f042 0202 	orrlt.w	r2, r2, #2
 8003aea:	9307      	strge	r3, [sp, #28]
 8003aec:	9307      	strlt	r3, [sp, #28]
 8003aee:	bfb8      	it	lt
 8003af0:	9204      	strlt	r2, [sp, #16]
 8003af2:	7823      	ldrb	r3, [r4, #0]
 8003af4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003af6:	d10a      	bne.n	8003b0e <_vfiprintf_r+0x156>
 8003af8:	7863      	ldrb	r3, [r4, #1]
 8003afa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003afc:	d132      	bne.n	8003b64 <_vfiprintf_r+0x1ac>
 8003afe:	9b03      	ldr	r3, [sp, #12]
 8003b00:	1d1a      	adds	r2, r3, #4
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	9203      	str	r2, [sp, #12]
 8003b06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b0a:	3402      	adds	r4, #2
 8003b0c:	9305      	str	r3, [sp, #20]
 8003b0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003be4 <_vfiprintf_r+0x22c>
 8003b12:	7821      	ldrb	r1, [r4, #0]
 8003b14:	2203      	movs	r2, #3
 8003b16:	4650      	mov	r0, sl
 8003b18:	f7fc fb5a 	bl	80001d0 <memchr>
 8003b1c:	b138      	cbz	r0, 8003b2e <_vfiprintf_r+0x176>
 8003b1e:	9b04      	ldr	r3, [sp, #16]
 8003b20:	eba0 000a 	sub.w	r0, r0, sl
 8003b24:	2240      	movs	r2, #64	@ 0x40
 8003b26:	4082      	lsls	r2, r0
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	3401      	adds	r4, #1
 8003b2c:	9304      	str	r3, [sp, #16]
 8003b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b32:	4829      	ldr	r0, [pc, #164]	@ (8003bd8 <_vfiprintf_r+0x220>)
 8003b34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b38:	2206      	movs	r2, #6
 8003b3a:	f7fc fb49 	bl	80001d0 <memchr>
 8003b3e:	2800      	cmp	r0, #0
 8003b40:	d03f      	beq.n	8003bc2 <_vfiprintf_r+0x20a>
 8003b42:	4b26      	ldr	r3, [pc, #152]	@ (8003bdc <_vfiprintf_r+0x224>)
 8003b44:	bb1b      	cbnz	r3, 8003b8e <_vfiprintf_r+0x1d6>
 8003b46:	9b03      	ldr	r3, [sp, #12]
 8003b48:	3307      	adds	r3, #7
 8003b4a:	f023 0307 	bic.w	r3, r3, #7
 8003b4e:	3308      	adds	r3, #8
 8003b50:	9303      	str	r3, [sp, #12]
 8003b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b54:	443b      	add	r3, r7
 8003b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b58:	e76a      	b.n	8003a30 <_vfiprintf_r+0x78>
 8003b5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b5e:	460c      	mov	r4, r1
 8003b60:	2001      	movs	r0, #1
 8003b62:	e7a8      	b.n	8003ab6 <_vfiprintf_r+0xfe>
 8003b64:	2300      	movs	r3, #0
 8003b66:	3401      	adds	r4, #1
 8003b68:	9305      	str	r3, [sp, #20]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	f04f 0c0a 	mov.w	ip, #10
 8003b70:	4620      	mov	r0, r4
 8003b72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b76:	3a30      	subs	r2, #48	@ 0x30
 8003b78:	2a09      	cmp	r2, #9
 8003b7a:	d903      	bls.n	8003b84 <_vfiprintf_r+0x1cc>
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d0c6      	beq.n	8003b0e <_vfiprintf_r+0x156>
 8003b80:	9105      	str	r1, [sp, #20]
 8003b82:	e7c4      	b.n	8003b0e <_vfiprintf_r+0x156>
 8003b84:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b88:	4604      	mov	r4, r0
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e7f0      	b.n	8003b70 <_vfiprintf_r+0x1b8>
 8003b8e:	ab03      	add	r3, sp, #12
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	462a      	mov	r2, r5
 8003b94:	4b12      	ldr	r3, [pc, #72]	@ (8003be0 <_vfiprintf_r+0x228>)
 8003b96:	a904      	add	r1, sp, #16
 8003b98:	4630      	mov	r0, r6
 8003b9a:	f7fd fed5 	bl	8001948 <_printf_float>
 8003b9e:	4607      	mov	r7, r0
 8003ba0:	1c78      	adds	r0, r7, #1
 8003ba2:	d1d6      	bne.n	8003b52 <_vfiprintf_r+0x19a>
 8003ba4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ba6:	07d9      	lsls	r1, r3, #31
 8003ba8:	d405      	bmi.n	8003bb6 <_vfiprintf_r+0x1fe>
 8003baa:	89ab      	ldrh	r3, [r5, #12]
 8003bac:	059a      	lsls	r2, r3, #22
 8003bae:	d402      	bmi.n	8003bb6 <_vfiprintf_r+0x1fe>
 8003bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bb2:	f7fe fc03 	bl	80023bc <__retarget_lock_release_recursive>
 8003bb6:	89ab      	ldrh	r3, [r5, #12]
 8003bb8:	065b      	lsls	r3, r3, #25
 8003bba:	f53f af1f 	bmi.w	80039fc <_vfiprintf_r+0x44>
 8003bbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003bc0:	e71e      	b.n	8003a00 <_vfiprintf_r+0x48>
 8003bc2:	ab03      	add	r3, sp, #12
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	462a      	mov	r2, r5
 8003bc8:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <_vfiprintf_r+0x228>)
 8003bca:	a904      	add	r1, sp, #16
 8003bcc:	4630      	mov	r0, r6
 8003bce:	f7fe f953 	bl	8001e78 <_printf_i>
 8003bd2:	e7e4      	b.n	8003b9e <_vfiprintf_r+0x1e6>
 8003bd4:	08004242 	.word	0x08004242
 8003bd8:	0800424c 	.word	0x0800424c
 8003bdc:	08001949 	.word	0x08001949
 8003be0:	08003993 	.word	0x08003993
 8003be4:	08004248 	.word	0x08004248

08003be8 <__sflush_r>:
 8003be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf0:	0716      	lsls	r6, r2, #28
 8003bf2:	4605      	mov	r5, r0
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	d454      	bmi.n	8003ca2 <__sflush_r+0xba>
 8003bf8:	684b      	ldr	r3, [r1, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	dc02      	bgt.n	8003c04 <__sflush_r+0x1c>
 8003bfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	dd48      	ble.n	8003c96 <__sflush_r+0xae>
 8003c04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c06:	2e00      	cmp	r6, #0
 8003c08:	d045      	beq.n	8003c96 <__sflush_r+0xae>
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c10:	682f      	ldr	r7, [r5, #0]
 8003c12:	6a21      	ldr	r1, [r4, #32]
 8003c14:	602b      	str	r3, [r5, #0]
 8003c16:	d030      	beq.n	8003c7a <__sflush_r+0x92>
 8003c18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c1a:	89a3      	ldrh	r3, [r4, #12]
 8003c1c:	0759      	lsls	r1, r3, #29
 8003c1e:	d505      	bpl.n	8003c2c <__sflush_r+0x44>
 8003c20:	6863      	ldr	r3, [r4, #4]
 8003c22:	1ad2      	subs	r2, r2, r3
 8003c24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c26:	b10b      	cbz	r3, 8003c2c <__sflush_r+0x44>
 8003c28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c2a:	1ad2      	subs	r2, r2, r3
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c30:	6a21      	ldr	r1, [r4, #32]
 8003c32:	4628      	mov	r0, r5
 8003c34:	47b0      	blx	r6
 8003c36:	1c43      	adds	r3, r0, #1
 8003c38:	89a3      	ldrh	r3, [r4, #12]
 8003c3a:	d106      	bne.n	8003c4a <__sflush_r+0x62>
 8003c3c:	6829      	ldr	r1, [r5, #0]
 8003c3e:	291d      	cmp	r1, #29
 8003c40:	d82b      	bhi.n	8003c9a <__sflush_r+0xb2>
 8003c42:	4a2a      	ldr	r2, [pc, #168]	@ (8003cec <__sflush_r+0x104>)
 8003c44:	40ca      	lsrs	r2, r1
 8003c46:	07d6      	lsls	r6, r2, #31
 8003c48:	d527      	bpl.n	8003c9a <__sflush_r+0xb2>
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	6062      	str	r2, [r4, #4]
 8003c4e:	04d9      	lsls	r1, r3, #19
 8003c50:	6922      	ldr	r2, [r4, #16]
 8003c52:	6022      	str	r2, [r4, #0]
 8003c54:	d504      	bpl.n	8003c60 <__sflush_r+0x78>
 8003c56:	1c42      	adds	r2, r0, #1
 8003c58:	d101      	bne.n	8003c5e <__sflush_r+0x76>
 8003c5a:	682b      	ldr	r3, [r5, #0]
 8003c5c:	b903      	cbnz	r3, 8003c60 <__sflush_r+0x78>
 8003c5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c62:	602f      	str	r7, [r5, #0]
 8003c64:	b1b9      	cbz	r1, 8003c96 <__sflush_r+0xae>
 8003c66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c6a:	4299      	cmp	r1, r3
 8003c6c:	d002      	beq.n	8003c74 <__sflush_r+0x8c>
 8003c6e:	4628      	mov	r0, r5
 8003c70:	f7ff f9fe 	bl	8003070 <_free_r>
 8003c74:	2300      	movs	r3, #0
 8003c76:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c78:	e00d      	b.n	8003c96 <__sflush_r+0xae>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	47b0      	blx	r6
 8003c80:	4602      	mov	r2, r0
 8003c82:	1c50      	adds	r0, r2, #1
 8003c84:	d1c9      	bne.n	8003c1a <__sflush_r+0x32>
 8003c86:	682b      	ldr	r3, [r5, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0c6      	beq.n	8003c1a <__sflush_r+0x32>
 8003c8c:	2b1d      	cmp	r3, #29
 8003c8e:	d001      	beq.n	8003c94 <__sflush_r+0xac>
 8003c90:	2b16      	cmp	r3, #22
 8003c92:	d11e      	bne.n	8003cd2 <__sflush_r+0xea>
 8003c94:	602f      	str	r7, [r5, #0]
 8003c96:	2000      	movs	r0, #0
 8003c98:	e022      	b.n	8003ce0 <__sflush_r+0xf8>
 8003c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c9e:	b21b      	sxth	r3, r3
 8003ca0:	e01b      	b.n	8003cda <__sflush_r+0xf2>
 8003ca2:	690f      	ldr	r7, [r1, #16]
 8003ca4:	2f00      	cmp	r7, #0
 8003ca6:	d0f6      	beq.n	8003c96 <__sflush_r+0xae>
 8003ca8:	0793      	lsls	r3, r2, #30
 8003caa:	680e      	ldr	r6, [r1, #0]
 8003cac:	bf08      	it	eq
 8003cae:	694b      	ldreq	r3, [r1, #20]
 8003cb0:	600f      	str	r7, [r1, #0]
 8003cb2:	bf18      	it	ne
 8003cb4:	2300      	movne	r3, #0
 8003cb6:	eba6 0807 	sub.w	r8, r6, r7
 8003cba:	608b      	str	r3, [r1, #8]
 8003cbc:	f1b8 0f00 	cmp.w	r8, #0
 8003cc0:	dde9      	ble.n	8003c96 <__sflush_r+0xae>
 8003cc2:	6a21      	ldr	r1, [r4, #32]
 8003cc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003cc6:	4643      	mov	r3, r8
 8003cc8:	463a      	mov	r2, r7
 8003cca:	4628      	mov	r0, r5
 8003ccc:	47b0      	blx	r6
 8003cce:	2800      	cmp	r0, #0
 8003cd0:	dc08      	bgt.n	8003ce4 <__sflush_r+0xfc>
 8003cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cda:	81a3      	strh	r3, [r4, #12]
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ce4:	4407      	add	r7, r0
 8003ce6:	eba8 0800 	sub.w	r8, r8, r0
 8003cea:	e7e7      	b.n	8003cbc <__sflush_r+0xd4>
 8003cec:	20400001 	.word	0x20400001

08003cf0 <_fflush_r>:
 8003cf0:	b538      	push	{r3, r4, r5, lr}
 8003cf2:	690b      	ldr	r3, [r1, #16]
 8003cf4:	4605      	mov	r5, r0
 8003cf6:	460c      	mov	r4, r1
 8003cf8:	b913      	cbnz	r3, 8003d00 <_fflush_r+0x10>
 8003cfa:	2500      	movs	r5, #0
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	bd38      	pop	{r3, r4, r5, pc}
 8003d00:	b118      	cbz	r0, 8003d0a <_fflush_r+0x1a>
 8003d02:	6a03      	ldr	r3, [r0, #32]
 8003d04:	b90b      	cbnz	r3, 8003d0a <_fflush_r+0x1a>
 8003d06:	f7fe fa61 	bl	80021cc <__sinit>
 8003d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f3      	beq.n	8003cfa <_fflush_r+0xa>
 8003d12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d14:	07d0      	lsls	r0, r2, #31
 8003d16:	d404      	bmi.n	8003d22 <_fflush_r+0x32>
 8003d18:	0599      	lsls	r1, r3, #22
 8003d1a:	d402      	bmi.n	8003d22 <_fflush_r+0x32>
 8003d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d1e:	f7fe fb4c 	bl	80023ba <__retarget_lock_acquire_recursive>
 8003d22:	4628      	mov	r0, r5
 8003d24:	4621      	mov	r1, r4
 8003d26:	f7ff ff5f 	bl	8003be8 <__sflush_r>
 8003d2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d2c:	07da      	lsls	r2, r3, #31
 8003d2e:	4605      	mov	r5, r0
 8003d30:	d4e4      	bmi.n	8003cfc <_fflush_r+0xc>
 8003d32:	89a3      	ldrh	r3, [r4, #12]
 8003d34:	059b      	lsls	r3, r3, #22
 8003d36:	d4e1      	bmi.n	8003cfc <_fflush_r+0xc>
 8003d38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d3a:	f7fe fb3f 	bl	80023bc <__retarget_lock_release_recursive>
 8003d3e:	e7dd      	b.n	8003cfc <_fflush_r+0xc>

08003d40 <__swbuf_r>:
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d42:	460e      	mov	r6, r1
 8003d44:	4614      	mov	r4, r2
 8003d46:	4605      	mov	r5, r0
 8003d48:	b118      	cbz	r0, 8003d52 <__swbuf_r+0x12>
 8003d4a:	6a03      	ldr	r3, [r0, #32]
 8003d4c:	b90b      	cbnz	r3, 8003d52 <__swbuf_r+0x12>
 8003d4e:	f7fe fa3d 	bl	80021cc <__sinit>
 8003d52:	69a3      	ldr	r3, [r4, #24]
 8003d54:	60a3      	str	r3, [r4, #8]
 8003d56:	89a3      	ldrh	r3, [r4, #12]
 8003d58:	071a      	lsls	r2, r3, #28
 8003d5a:	d501      	bpl.n	8003d60 <__swbuf_r+0x20>
 8003d5c:	6923      	ldr	r3, [r4, #16]
 8003d5e:	b943      	cbnz	r3, 8003d72 <__swbuf_r+0x32>
 8003d60:	4621      	mov	r1, r4
 8003d62:	4628      	mov	r0, r5
 8003d64:	f000 f82a 	bl	8003dbc <__swsetup_r>
 8003d68:	b118      	cbz	r0, 8003d72 <__swbuf_r+0x32>
 8003d6a:	f04f 37ff 	mov.w	r7, #4294967295
 8003d6e:	4638      	mov	r0, r7
 8003d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	6922      	ldr	r2, [r4, #16]
 8003d76:	1a98      	subs	r0, r3, r2
 8003d78:	6963      	ldr	r3, [r4, #20]
 8003d7a:	b2f6      	uxtb	r6, r6
 8003d7c:	4283      	cmp	r3, r0
 8003d7e:	4637      	mov	r7, r6
 8003d80:	dc05      	bgt.n	8003d8e <__swbuf_r+0x4e>
 8003d82:	4621      	mov	r1, r4
 8003d84:	4628      	mov	r0, r5
 8003d86:	f7ff ffb3 	bl	8003cf0 <_fflush_r>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	d1ed      	bne.n	8003d6a <__swbuf_r+0x2a>
 8003d8e:	68a3      	ldr	r3, [r4, #8]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	60a3      	str	r3, [r4, #8]
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	6022      	str	r2, [r4, #0]
 8003d9a:	701e      	strb	r6, [r3, #0]
 8003d9c:	6962      	ldr	r2, [r4, #20]
 8003d9e:	1c43      	adds	r3, r0, #1
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d004      	beq.n	8003dae <__swbuf_r+0x6e>
 8003da4:	89a3      	ldrh	r3, [r4, #12]
 8003da6:	07db      	lsls	r3, r3, #31
 8003da8:	d5e1      	bpl.n	8003d6e <__swbuf_r+0x2e>
 8003daa:	2e0a      	cmp	r6, #10
 8003dac:	d1df      	bne.n	8003d6e <__swbuf_r+0x2e>
 8003dae:	4621      	mov	r1, r4
 8003db0:	4628      	mov	r0, r5
 8003db2:	f7ff ff9d 	bl	8003cf0 <_fflush_r>
 8003db6:	2800      	cmp	r0, #0
 8003db8:	d0d9      	beq.n	8003d6e <__swbuf_r+0x2e>
 8003dba:	e7d6      	b.n	8003d6a <__swbuf_r+0x2a>

08003dbc <__swsetup_r>:
 8003dbc:	b538      	push	{r3, r4, r5, lr}
 8003dbe:	4b29      	ldr	r3, [pc, #164]	@ (8003e64 <__swsetup_r+0xa8>)
 8003dc0:	4605      	mov	r5, r0
 8003dc2:	6818      	ldr	r0, [r3, #0]
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	b118      	cbz	r0, 8003dd0 <__swsetup_r+0x14>
 8003dc8:	6a03      	ldr	r3, [r0, #32]
 8003dca:	b90b      	cbnz	r3, 8003dd0 <__swsetup_r+0x14>
 8003dcc:	f7fe f9fe 	bl	80021cc <__sinit>
 8003dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd4:	0719      	lsls	r1, r3, #28
 8003dd6:	d422      	bmi.n	8003e1e <__swsetup_r+0x62>
 8003dd8:	06da      	lsls	r2, r3, #27
 8003dda:	d407      	bmi.n	8003dec <__swsetup_r+0x30>
 8003ddc:	2209      	movs	r2, #9
 8003dde:	602a      	str	r2, [r5, #0]
 8003de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003de4:	81a3      	strh	r3, [r4, #12]
 8003de6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dea:	e033      	b.n	8003e54 <__swsetup_r+0x98>
 8003dec:	0758      	lsls	r0, r3, #29
 8003dee:	d512      	bpl.n	8003e16 <__swsetup_r+0x5a>
 8003df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003df2:	b141      	cbz	r1, 8003e06 <__swsetup_r+0x4a>
 8003df4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003df8:	4299      	cmp	r1, r3
 8003dfa:	d002      	beq.n	8003e02 <__swsetup_r+0x46>
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	f7ff f937 	bl	8003070 <_free_r>
 8003e02:	2300      	movs	r3, #0
 8003e04:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e06:	89a3      	ldrh	r3, [r4, #12]
 8003e08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e0c:	81a3      	strh	r3, [r4, #12]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	6063      	str	r3, [r4, #4]
 8003e12:	6923      	ldr	r3, [r4, #16]
 8003e14:	6023      	str	r3, [r4, #0]
 8003e16:	89a3      	ldrh	r3, [r4, #12]
 8003e18:	f043 0308 	orr.w	r3, r3, #8
 8003e1c:	81a3      	strh	r3, [r4, #12]
 8003e1e:	6923      	ldr	r3, [r4, #16]
 8003e20:	b94b      	cbnz	r3, 8003e36 <__swsetup_r+0x7a>
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e2c:	d003      	beq.n	8003e36 <__swsetup_r+0x7a>
 8003e2e:	4621      	mov	r1, r4
 8003e30:	4628      	mov	r0, r5
 8003e32:	f000 f8c1 	bl	8003fb8 <__smakebuf_r>
 8003e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e3a:	f013 0201 	ands.w	r2, r3, #1
 8003e3e:	d00a      	beq.n	8003e56 <__swsetup_r+0x9a>
 8003e40:	2200      	movs	r2, #0
 8003e42:	60a2      	str	r2, [r4, #8]
 8003e44:	6962      	ldr	r2, [r4, #20]
 8003e46:	4252      	negs	r2, r2
 8003e48:	61a2      	str	r2, [r4, #24]
 8003e4a:	6922      	ldr	r2, [r4, #16]
 8003e4c:	b942      	cbnz	r2, 8003e60 <__swsetup_r+0xa4>
 8003e4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e52:	d1c5      	bne.n	8003de0 <__swsetup_r+0x24>
 8003e54:	bd38      	pop	{r3, r4, r5, pc}
 8003e56:	0799      	lsls	r1, r3, #30
 8003e58:	bf58      	it	pl
 8003e5a:	6962      	ldrpl	r2, [r4, #20]
 8003e5c:	60a2      	str	r2, [r4, #8]
 8003e5e:	e7f4      	b.n	8003e4a <__swsetup_r+0x8e>
 8003e60:	2000      	movs	r0, #0
 8003e62:	e7f7      	b.n	8003e54 <__swsetup_r+0x98>
 8003e64:	20000010 	.word	0x20000010

08003e68 <_sbrk_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	4d06      	ldr	r5, [pc, #24]	@ (8003e84 <_sbrk_r+0x1c>)
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	4604      	mov	r4, r0
 8003e70:	4608      	mov	r0, r1
 8003e72:	602b      	str	r3, [r5, #0]
 8003e74:	f7fd fc46 	bl	8001704 <_sbrk>
 8003e78:	1c43      	adds	r3, r0, #1
 8003e7a:	d102      	bne.n	8003e82 <_sbrk_r+0x1a>
 8003e7c:	682b      	ldr	r3, [r5, #0]
 8003e7e:	b103      	cbz	r3, 8003e82 <_sbrk_r+0x1a>
 8003e80:	6023      	str	r3, [r4, #0]
 8003e82:	bd38      	pop	{r3, r4, r5, pc}
 8003e84:	20000344 	.word	0x20000344

08003e88 <memcpy>:
 8003e88:	440a      	add	r2, r1
 8003e8a:	4291      	cmp	r1, r2
 8003e8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e90:	d100      	bne.n	8003e94 <memcpy+0xc>
 8003e92:	4770      	bx	lr
 8003e94:	b510      	push	{r4, lr}
 8003e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e9e:	4291      	cmp	r1, r2
 8003ea0:	d1f9      	bne.n	8003e96 <memcpy+0xe>
 8003ea2:	bd10      	pop	{r4, pc}

08003ea4 <__assert_func>:
 8003ea4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003ea6:	4614      	mov	r4, r2
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	4b09      	ldr	r3, [pc, #36]	@ (8003ed0 <__assert_func+0x2c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4605      	mov	r5, r0
 8003eb0:	68d8      	ldr	r0, [r3, #12]
 8003eb2:	b14c      	cbz	r4, 8003ec8 <__assert_func+0x24>
 8003eb4:	4b07      	ldr	r3, [pc, #28]	@ (8003ed4 <__assert_func+0x30>)
 8003eb6:	9100      	str	r1, [sp, #0]
 8003eb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003ebc:	4906      	ldr	r1, [pc, #24]	@ (8003ed8 <__assert_func+0x34>)
 8003ebe:	462b      	mov	r3, r5
 8003ec0:	f000 f842 	bl	8003f48 <fiprintf>
 8003ec4:	f000 f8d6 	bl	8004074 <abort>
 8003ec8:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <__assert_func+0x38>)
 8003eca:	461c      	mov	r4, r3
 8003ecc:	e7f3      	b.n	8003eb6 <__assert_func+0x12>
 8003ece:	bf00      	nop
 8003ed0:	20000010 	.word	0x20000010
 8003ed4:	0800425d 	.word	0x0800425d
 8003ed8:	0800426a 	.word	0x0800426a
 8003edc:	08004298 	.word	0x08004298

08003ee0 <_calloc_r>:
 8003ee0:	b570      	push	{r4, r5, r6, lr}
 8003ee2:	fba1 5402 	umull	r5, r4, r1, r2
 8003ee6:	b934      	cbnz	r4, 8003ef6 <_calloc_r+0x16>
 8003ee8:	4629      	mov	r1, r5
 8003eea:	f7ff f935 	bl	8003158 <_malloc_r>
 8003eee:	4606      	mov	r6, r0
 8003ef0:	b928      	cbnz	r0, 8003efe <_calloc_r+0x1e>
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	bd70      	pop	{r4, r5, r6, pc}
 8003ef6:	220c      	movs	r2, #12
 8003ef8:	6002      	str	r2, [r0, #0]
 8003efa:	2600      	movs	r6, #0
 8003efc:	e7f9      	b.n	8003ef2 <_calloc_r+0x12>
 8003efe:	462a      	mov	r2, r5
 8003f00:	4621      	mov	r1, r4
 8003f02:	f7fe f9dc 	bl	80022be <memset>
 8003f06:	e7f4      	b.n	8003ef2 <_calloc_r+0x12>

08003f08 <__ascii_mbtowc>:
 8003f08:	b082      	sub	sp, #8
 8003f0a:	b901      	cbnz	r1, 8003f0e <__ascii_mbtowc+0x6>
 8003f0c:	a901      	add	r1, sp, #4
 8003f0e:	b142      	cbz	r2, 8003f22 <__ascii_mbtowc+0x1a>
 8003f10:	b14b      	cbz	r3, 8003f26 <__ascii_mbtowc+0x1e>
 8003f12:	7813      	ldrb	r3, [r2, #0]
 8003f14:	600b      	str	r3, [r1, #0]
 8003f16:	7812      	ldrb	r2, [r2, #0]
 8003f18:	1e10      	subs	r0, r2, #0
 8003f1a:	bf18      	it	ne
 8003f1c:	2001      	movne	r0, #1
 8003f1e:	b002      	add	sp, #8
 8003f20:	4770      	bx	lr
 8003f22:	4610      	mov	r0, r2
 8003f24:	e7fb      	b.n	8003f1e <__ascii_mbtowc+0x16>
 8003f26:	f06f 0001 	mvn.w	r0, #1
 8003f2a:	e7f8      	b.n	8003f1e <__ascii_mbtowc+0x16>

08003f2c <__ascii_wctomb>:
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	4608      	mov	r0, r1
 8003f30:	b141      	cbz	r1, 8003f44 <__ascii_wctomb+0x18>
 8003f32:	2aff      	cmp	r2, #255	@ 0xff
 8003f34:	d904      	bls.n	8003f40 <__ascii_wctomb+0x14>
 8003f36:	228a      	movs	r2, #138	@ 0x8a
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f3e:	4770      	bx	lr
 8003f40:	700a      	strb	r2, [r1, #0]
 8003f42:	2001      	movs	r0, #1
 8003f44:	4770      	bx	lr
	...

08003f48 <fiprintf>:
 8003f48:	b40e      	push	{r1, r2, r3}
 8003f4a:	b503      	push	{r0, r1, lr}
 8003f4c:	4601      	mov	r1, r0
 8003f4e:	ab03      	add	r3, sp, #12
 8003f50:	4805      	ldr	r0, [pc, #20]	@ (8003f68 <fiprintf+0x20>)
 8003f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f56:	6800      	ldr	r0, [r0, #0]
 8003f58:	9301      	str	r3, [sp, #4]
 8003f5a:	f7ff fd2d 	bl	80039b8 <_vfiprintf_r>
 8003f5e:	b002      	add	sp, #8
 8003f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f64:	b003      	add	sp, #12
 8003f66:	4770      	bx	lr
 8003f68:	20000010 	.word	0x20000010

08003f6c <__swhatbuf_r>:
 8003f6c:	b570      	push	{r4, r5, r6, lr}
 8003f6e:	460c      	mov	r4, r1
 8003f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f74:	2900      	cmp	r1, #0
 8003f76:	b096      	sub	sp, #88	@ 0x58
 8003f78:	4615      	mov	r5, r2
 8003f7a:	461e      	mov	r6, r3
 8003f7c:	da0d      	bge.n	8003f9a <__swhatbuf_r+0x2e>
 8003f7e:	89a3      	ldrh	r3, [r4, #12]
 8003f80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f84:	f04f 0100 	mov.w	r1, #0
 8003f88:	bf14      	ite	ne
 8003f8a:	2340      	movne	r3, #64	@ 0x40
 8003f8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f90:	2000      	movs	r0, #0
 8003f92:	6031      	str	r1, [r6, #0]
 8003f94:	602b      	str	r3, [r5, #0]
 8003f96:	b016      	add	sp, #88	@ 0x58
 8003f98:	bd70      	pop	{r4, r5, r6, pc}
 8003f9a:	466a      	mov	r2, sp
 8003f9c:	f000 f848 	bl	8004030 <_fstat_r>
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	dbec      	blt.n	8003f7e <__swhatbuf_r+0x12>
 8003fa4:	9901      	ldr	r1, [sp, #4]
 8003fa6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003faa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003fae:	4259      	negs	r1, r3
 8003fb0:	4159      	adcs	r1, r3
 8003fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fb6:	e7eb      	b.n	8003f90 <__swhatbuf_r+0x24>

08003fb8 <__smakebuf_r>:
 8003fb8:	898b      	ldrh	r3, [r1, #12]
 8003fba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fbc:	079d      	lsls	r5, r3, #30
 8003fbe:	4606      	mov	r6, r0
 8003fc0:	460c      	mov	r4, r1
 8003fc2:	d507      	bpl.n	8003fd4 <__smakebuf_r+0x1c>
 8003fc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003fc8:	6023      	str	r3, [r4, #0]
 8003fca:	6123      	str	r3, [r4, #16]
 8003fcc:	2301      	movs	r3, #1
 8003fce:	6163      	str	r3, [r4, #20]
 8003fd0:	b003      	add	sp, #12
 8003fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd4:	ab01      	add	r3, sp, #4
 8003fd6:	466a      	mov	r2, sp
 8003fd8:	f7ff ffc8 	bl	8003f6c <__swhatbuf_r>
 8003fdc:	9f00      	ldr	r7, [sp, #0]
 8003fde:	4605      	mov	r5, r0
 8003fe0:	4639      	mov	r1, r7
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	f7ff f8b8 	bl	8003158 <_malloc_r>
 8003fe8:	b948      	cbnz	r0, 8003ffe <__smakebuf_r+0x46>
 8003fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fee:	059a      	lsls	r2, r3, #22
 8003ff0:	d4ee      	bmi.n	8003fd0 <__smakebuf_r+0x18>
 8003ff2:	f023 0303 	bic.w	r3, r3, #3
 8003ff6:	f043 0302 	orr.w	r3, r3, #2
 8003ffa:	81a3      	strh	r3, [r4, #12]
 8003ffc:	e7e2      	b.n	8003fc4 <__smakebuf_r+0xc>
 8003ffe:	89a3      	ldrh	r3, [r4, #12]
 8004000:	6020      	str	r0, [r4, #0]
 8004002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004006:	81a3      	strh	r3, [r4, #12]
 8004008:	9b01      	ldr	r3, [sp, #4]
 800400a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800400e:	b15b      	cbz	r3, 8004028 <__smakebuf_r+0x70>
 8004010:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004014:	4630      	mov	r0, r6
 8004016:	f000 f81d 	bl	8004054 <_isatty_r>
 800401a:	b128      	cbz	r0, 8004028 <__smakebuf_r+0x70>
 800401c:	89a3      	ldrh	r3, [r4, #12]
 800401e:	f023 0303 	bic.w	r3, r3, #3
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	81a3      	strh	r3, [r4, #12]
 8004028:	89a3      	ldrh	r3, [r4, #12]
 800402a:	431d      	orrs	r5, r3
 800402c:	81a5      	strh	r5, [r4, #12]
 800402e:	e7cf      	b.n	8003fd0 <__smakebuf_r+0x18>

08004030 <_fstat_r>:
 8004030:	b538      	push	{r3, r4, r5, lr}
 8004032:	4d07      	ldr	r5, [pc, #28]	@ (8004050 <_fstat_r+0x20>)
 8004034:	2300      	movs	r3, #0
 8004036:	4604      	mov	r4, r0
 8004038:	4608      	mov	r0, r1
 800403a:	4611      	mov	r1, r2
 800403c:	602b      	str	r3, [r5, #0]
 800403e:	f7fd fb39 	bl	80016b4 <_fstat>
 8004042:	1c43      	adds	r3, r0, #1
 8004044:	d102      	bne.n	800404c <_fstat_r+0x1c>
 8004046:	682b      	ldr	r3, [r5, #0]
 8004048:	b103      	cbz	r3, 800404c <_fstat_r+0x1c>
 800404a:	6023      	str	r3, [r4, #0]
 800404c:	bd38      	pop	{r3, r4, r5, pc}
 800404e:	bf00      	nop
 8004050:	20000344 	.word	0x20000344

08004054 <_isatty_r>:
 8004054:	b538      	push	{r3, r4, r5, lr}
 8004056:	4d06      	ldr	r5, [pc, #24]	@ (8004070 <_isatty_r+0x1c>)
 8004058:	2300      	movs	r3, #0
 800405a:	4604      	mov	r4, r0
 800405c:	4608      	mov	r0, r1
 800405e:	602b      	str	r3, [r5, #0]
 8004060:	f7fd fb38 	bl	80016d4 <_isatty>
 8004064:	1c43      	adds	r3, r0, #1
 8004066:	d102      	bne.n	800406e <_isatty_r+0x1a>
 8004068:	682b      	ldr	r3, [r5, #0]
 800406a:	b103      	cbz	r3, 800406e <_isatty_r+0x1a>
 800406c:	6023      	str	r3, [r4, #0]
 800406e:	bd38      	pop	{r3, r4, r5, pc}
 8004070:	20000344 	.word	0x20000344

08004074 <abort>:
 8004074:	b508      	push	{r3, lr}
 8004076:	2006      	movs	r0, #6
 8004078:	f000 f82c 	bl	80040d4 <raise>
 800407c:	2001      	movs	r0, #1
 800407e:	f7fd fac9 	bl	8001614 <_exit>

08004082 <_raise_r>:
 8004082:	291f      	cmp	r1, #31
 8004084:	b538      	push	{r3, r4, r5, lr}
 8004086:	4605      	mov	r5, r0
 8004088:	460c      	mov	r4, r1
 800408a:	d904      	bls.n	8004096 <_raise_r+0x14>
 800408c:	2316      	movs	r3, #22
 800408e:	6003      	str	r3, [r0, #0]
 8004090:	f04f 30ff 	mov.w	r0, #4294967295
 8004094:	bd38      	pop	{r3, r4, r5, pc}
 8004096:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004098:	b112      	cbz	r2, 80040a0 <_raise_r+0x1e>
 800409a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800409e:	b94b      	cbnz	r3, 80040b4 <_raise_r+0x32>
 80040a0:	4628      	mov	r0, r5
 80040a2:	f000 f831 	bl	8004108 <_getpid_r>
 80040a6:	4622      	mov	r2, r4
 80040a8:	4601      	mov	r1, r0
 80040aa:	4628      	mov	r0, r5
 80040ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040b0:	f000 b818 	b.w	80040e4 <_kill_r>
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d00a      	beq.n	80040ce <_raise_r+0x4c>
 80040b8:	1c59      	adds	r1, r3, #1
 80040ba:	d103      	bne.n	80040c4 <_raise_r+0x42>
 80040bc:	2316      	movs	r3, #22
 80040be:	6003      	str	r3, [r0, #0]
 80040c0:	2001      	movs	r0, #1
 80040c2:	e7e7      	b.n	8004094 <_raise_r+0x12>
 80040c4:	2100      	movs	r1, #0
 80040c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80040ca:	4620      	mov	r0, r4
 80040cc:	4798      	blx	r3
 80040ce:	2000      	movs	r0, #0
 80040d0:	e7e0      	b.n	8004094 <_raise_r+0x12>
	...

080040d4 <raise>:
 80040d4:	4b02      	ldr	r3, [pc, #8]	@ (80040e0 <raise+0xc>)
 80040d6:	4601      	mov	r1, r0
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	f7ff bfd2 	b.w	8004082 <_raise_r>
 80040de:	bf00      	nop
 80040e0:	20000010 	.word	0x20000010

080040e4 <_kill_r>:
 80040e4:	b538      	push	{r3, r4, r5, lr}
 80040e6:	4d07      	ldr	r5, [pc, #28]	@ (8004104 <_kill_r+0x20>)
 80040e8:	2300      	movs	r3, #0
 80040ea:	4604      	mov	r4, r0
 80040ec:	4608      	mov	r0, r1
 80040ee:	4611      	mov	r1, r2
 80040f0:	602b      	str	r3, [r5, #0]
 80040f2:	f7fd fa7f 	bl	80015f4 <_kill>
 80040f6:	1c43      	adds	r3, r0, #1
 80040f8:	d102      	bne.n	8004100 <_kill_r+0x1c>
 80040fa:	682b      	ldr	r3, [r5, #0]
 80040fc:	b103      	cbz	r3, 8004100 <_kill_r+0x1c>
 80040fe:	6023      	str	r3, [r4, #0]
 8004100:	bd38      	pop	{r3, r4, r5, pc}
 8004102:	bf00      	nop
 8004104:	20000344 	.word	0x20000344

08004108 <_getpid_r>:
 8004108:	f7fd ba6c 	b.w	80015e4 <_getpid>

0800410c <_init>:
 800410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410e:	bf00      	nop
 8004110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004112:	bc08      	pop	{r3}
 8004114:	469e      	mov	lr, r3
 8004116:	4770      	bx	lr

08004118 <_fini>:
 8004118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411a:	bf00      	nop
 800411c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800411e:	bc08      	pop	{r3}
 8004120:	469e      	mov	lr, r3
 8004122:	4770      	bx	lr
