

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Apr 22 19:29:29 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  206490|  206490|  206490|  206490|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+
        |                                                                                              |                                                                                   |     Latency     |     Interval    | Pipeline |
        |                                           Instance                                           |                                       Module                                      |   min  |   max  |   min  |   max  |   Type   |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |  181007|  181007|  181007|  181007|   none   |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_173  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |   25092|   25092|   25092|   25092|   none   |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_243                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |       0|       0|       1|       1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_311                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                        |       0|       0|       1|       1| function |
        |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_379                  |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                  |       2|       2|       1|       1| function |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------+--------+--------+--------+----------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Product1  |  256|  256|         4|          -|          -|    64|    no    |
        |- Accum1    |  128|  128|         2|          -|          -|    64|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      77|
|FIFO             |        -|      -|       -|       -|
|Instance         |       69|      2|   12938|   20426|
|Memory           |        1|      -|      12|      12|
|Multiplexer      |        -|      -|       -|     134|
|Register         |        -|      -|    8543|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       70|      3|   21493|   20649|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        9|   ~0  |       7|      16|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP48E|  FF  |  LUT  |
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_165  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |       60|      1|  9670|  14424|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_173  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        8|      1|  3255|   2013|
    |myproject_mux_646_16_1_1_U213                                                                 |myproject_mux_646_16_1_1                                                           |        0|      0|     0|    273|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_243                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|      0|     0|   1792|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_311                  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                        |        0|      0|     0|   1792|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_379                  |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                  |        1|      0|    13|    132|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+
    |Total                                                                                         |                                                                                   |       69|      2| 12938|  20426|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+-------+

    * DSP48: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_16s_26_1_1_U214  |myproject_mul_mul_12s_16s_26_1_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------+------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+----+----+------+-----+------+-------------+
    |mult_V_U  |myproject_mult_V  |        1|   0|   0|    64|   16|     1|         1024|
    |w6_V_U    |myproject_w6_V    |        0|  12|  12|    64|   12|     1|          768|
    +----------+------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                  |        1|  12|  12|   128|   28|     2|         1792|
    +----------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1726_p2  |     +    |      0|  0|  23|          16|          16|
    |ii_1_fu_1715_p2     |     +    |      0|  0|  15|           7|           1|
    |ii_fu_1609_p2       |     +    |      0|  0|  15|           7|           1|
    |tmp_7_i_fu_1709_p2  |   icmp   |      0|  0|  11|           7|           8|
    |tmp_i_fu_1603_p2    |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  77|          45|          35|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+------+-----------+
    |              Name              | LUT| Input Size| Bits | Total Bits|
    +--------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                       |  56|         13|     1|         13|
    |dense_69_input_V_ap_vld_in_sig  |   9|          2|     1|          2|
    |dense_69_input_V_ap_vld_preg    |   9|          2|     1|          2|
    |dense_69_input_V_blk_n          |   9|          2|     1|          2|
    |dense_69_input_V_in_sig         |   9|          2|  6384|      12768|
    |index_1_reg_154                 |   9|          2|     7|         14|
    |index_reg_131                   |   9|          2|     7|         14|
    |mult_V_address0                 |  15|          3|     6|         18|
    |p_Val2_1_reg_142                |   9|          2|    16|         32|
    +--------------------------------+----+-----------+------+-----------+
    |Total                           | 134|         30|  6424|      12865|
    +--------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                                    Name                                                   |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                                                  |    12|   0|    12|          0|
    |cache_V_reg_2402                                                                                           |    16|   0|    16|          0|
    |dense_69_input_V_ap_vld_preg                                                                               |     1|   0|     1|          0|
    |dense_69_input_V_preg                                                                                      |  6384|   0|  6384|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_165_ap_start_reg  |     1|   0|     1|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_173_ap_start_reg  |     1|   0|     1|          0|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_379_ap_start_reg                  |     1|   0|     1|          0|
    |ii_1_reg_2425                                                                                              |     7|   0|     7|          0|
    |ii_reg_2392                                                                                                |     7|   0|     7|          0|
    |index_1_reg_154                                                                                            |     7|   0|     7|          0|
    |index_reg_131                                                                                              |     7|   0|     7|          0|
    |layer3_out_0_V_reg_1749                                                                                    |    16|   0|    16|          0|
    |layer3_out_10_V_reg_1799                                                                                   |    16|   0|    16|          0|
    |layer3_out_11_V_reg_1804                                                                                   |    16|   0|    16|          0|
    |layer3_out_12_V_reg_1809                                                                                   |    16|   0|    16|          0|
    |layer3_out_13_V_reg_1814                                                                                   |    16|   0|    16|          0|
    |layer3_out_14_V_reg_1819                                                                                   |    16|   0|    16|          0|
    |layer3_out_15_V_reg_1824                                                                                   |    16|   0|    16|          0|
    |layer3_out_16_V_reg_1829                                                                                   |    16|   0|    16|          0|
    |layer3_out_17_V_reg_1834                                                                                   |    16|   0|    16|          0|
    |layer3_out_18_V_reg_1839                                                                                   |    16|   0|    16|          0|
    |layer3_out_19_V_reg_1844                                                                                   |    16|   0|    16|          0|
    |layer3_out_1_V_reg_1754                                                                                    |    16|   0|    16|          0|
    |layer3_out_20_V_reg_1849                                                                                   |    16|   0|    16|          0|
    |layer3_out_21_V_reg_1854                                                                                   |    16|   0|    16|          0|
    |layer3_out_22_V_reg_1859                                                                                   |    16|   0|    16|          0|
    |layer3_out_23_V_reg_1864                                                                                   |    16|   0|    16|          0|
    |layer3_out_24_V_reg_1869                                                                                   |    16|   0|    16|          0|
    |layer3_out_25_V_reg_1874                                                                                   |    16|   0|    16|          0|
    |layer3_out_26_V_reg_1879                                                                                   |    16|   0|    16|          0|
    |layer3_out_27_V_reg_1884                                                                                   |    16|   0|    16|          0|
    |layer3_out_28_V_reg_1889                                                                                   |    16|   0|    16|          0|
    |layer3_out_29_V_reg_1894                                                                                   |    16|   0|    16|          0|
    |layer3_out_2_V_reg_1759                                                                                    |    16|   0|    16|          0|
    |layer3_out_30_V_reg_1899                                                                                   |    16|   0|    16|          0|
    |layer3_out_31_V_reg_1904                                                                                   |    16|   0|    16|          0|
    |layer3_out_32_V_reg_1909                                                                                   |    16|   0|    16|          0|
    |layer3_out_33_V_reg_1914                                                                                   |    16|   0|    16|          0|
    |layer3_out_34_V_reg_1919                                                                                   |    16|   0|    16|          0|
    |layer3_out_35_V_reg_1924                                                                                   |    16|   0|    16|          0|
    |layer3_out_36_V_reg_1929                                                                                   |    16|   0|    16|          0|
    |layer3_out_37_V_reg_1934                                                                                   |    16|   0|    16|          0|
    |layer3_out_38_V_reg_1939                                                                                   |    16|   0|    16|          0|
    |layer3_out_39_V_reg_1944                                                                                   |    16|   0|    16|          0|
    |layer3_out_3_V_reg_1764                                                                                    |    16|   0|    16|          0|
    |layer3_out_40_V_reg_1949                                                                                   |    16|   0|    16|          0|
    |layer3_out_41_V_reg_1954                                                                                   |    16|   0|    16|          0|
    |layer3_out_42_V_reg_1959                                                                                   |    16|   0|    16|          0|
    |layer3_out_43_V_reg_1964                                                                                   |    16|   0|    16|          0|
    |layer3_out_44_V_reg_1969                                                                                   |    16|   0|    16|          0|
    |layer3_out_45_V_reg_1974                                                                                   |    16|   0|    16|          0|
    |layer3_out_46_V_reg_1979                                                                                   |    16|   0|    16|          0|
    |layer3_out_47_V_reg_1984                                                                                   |    16|   0|    16|          0|
    |layer3_out_48_V_reg_1989                                                                                   |    16|   0|    16|          0|
    |layer3_out_49_V_reg_1994                                                                                   |    16|   0|    16|          0|
    |layer3_out_4_V_reg_1769                                                                                    |    16|   0|    16|          0|
    |layer3_out_50_V_reg_1999                                                                                   |    16|   0|    16|          0|
    |layer3_out_51_V_reg_2004                                                                                   |    16|   0|    16|          0|
    |layer3_out_52_V_reg_2009                                                                                   |    16|   0|    16|          0|
    |layer3_out_53_V_reg_2014                                                                                   |    16|   0|    16|          0|
    |layer3_out_54_V_reg_2019                                                                                   |    16|   0|    16|          0|
    |layer3_out_55_V_reg_2024                                                                                   |    16|   0|    16|          0|
    |layer3_out_56_V_reg_2029                                                                                   |    16|   0|    16|          0|
    |layer3_out_57_V_reg_2034                                                                                   |    16|   0|    16|          0|
    |layer3_out_58_V_reg_2039                                                                                   |    16|   0|    16|          0|
    |layer3_out_59_V_reg_2044                                                                                   |    16|   0|    16|          0|
    |layer3_out_5_V_reg_1774                                                                                    |    16|   0|    16|          0|
    |layer3_out_60_V_reg_2049                                                                                   |    16|   0|    16|          0|
    |layer3_out_61_V_reg_2054                                                                                   |    16|   0|    16|          0|
    |layer3_out_62_V_reg_2059                                                                                   |    16|   0|    16|          0|
    |layer3_out_63_V_reg_2064                                                                                   |    16|   0|    16|          0|
    |layer3_out_6_V_reg_1779                                                                                    |    16|   0|    16|          0|
    |layer3_out_7_V_reg_1784                                                                                    |    16|   0|    16|          0|
    |layer3_out_8_V_reg_1789                                                                                    |    16|   0|    16|          0|
    |layer3_out_9_V_reg_1794                                                                                    |    16|   0|    16|          0|
    |layer5_out_0_V_reg_2069                                                                                    |    16|   0|    16|          0|
    |layer5_out_10_V_reg_2119                                                                                   |    16|   0|    16|          0|
    |layer5_out_11_V_reg_2124                                                                                   |    16|   0|    16|          0|
    |layer5_out_12_V_reg_2129                                                                                   |    16|   0|    16|          0|
    |layer5_out_13_V_reg_2134                                                                                   |    16|   0|    16|          0|
    |layer5_out_14_V_reg_2139                                                                                   |    16|   0|    16|          0|
    |layer5_out_15_V_reg_2144                                                                                   |    16|   0|    16|          0|
    |layer5_out_16_V_reg_2149                                                                                   |    16|   0|    16|          0|
    |layer5_out_17_V_reg_2154                                                                                   |    16|   0|    16|          0|
    |layer5_out_18_V_reg_2159                                                                                   |    16|   0|    16|          0|
    |layer5_out_19_V_reg_2164                                                                                   |    16|   0|    16|          0|
    |layer5_out_1_V_reg_2074                                                                                    |    16|   0|    16|          0|
    |layer5_out_20_V_reg_2169                                                                                   |    16|   0|    16|          0|
    |layer5_out_21_V_reg_2174                                                                                   |    16|   0|    16|          0|
    |layer5_out_22_V_reg_2179                                                                                   |    16|   0|    16|          0|
    |layer5_out_23_V_reg_2184                                                                                   |    16|   0|    16|          0|
    |layer5_out_24_V_reg_2189                                                                                   |    16|   0|    16|          0|
    |layer5_out_25_V_reg_2194                                                                                   |    16|   0|    16|          0|
    |layer5_out_26_V_reg_2199                                                                                   |    16|   0|    16|          0|
    |layer5_out_27_V_reg_2204                                                                                   |    16|   0|    16|          0|
    |layer5_out_28_V_reg_2209                                                                                   |    16|   0|    16|          0|
    |layer5_out_29_V_reg_2214                                                                                   |    16|   0|    16|          0|
    |layer5_out_2_V_reg_2079                                                                                    |    16|   0|    16|          0|
    |layer5_out_30_V_reg_2219                                                                                   |    16|   0|    16|          0|
    |layer5_out_31_V_reg_2224                                                                                   |    16|   0|    16|          0|
    |layer5_out_32_V_reg_2229                                                                                   |    16|   0|    16|          0|
    |layer5_out_33_V_reg_2234                                                                                   |    16|   0|    16|          0|
    |layer5_out_34_V_reg_2239                                                                                   |    16|   0|    16|          0|
    |layer5_out_35_V_reg_2244                                                                                   |    16|   0|    16|          0|
    |layer5_out_36_V_reg_2249                                                                                   |    16|   0|    16|          0|
    |layer5_out_37_V_reg_2254                                                                                   |    16|   0|    16|          0|
    |layer5_out_38_V_reg_2259                                                                                   |    16|   0|    16|          0|
    |layer5_out_39_V_reg_2264                                                                                   |    16|   0|    16|          0|
    |layer5_out_3_V_reg_2084                                                                                    |    16|   0|    16|          0|
    |layer5_out_40_V_reg_2269                                                                                   |    16|   0|    16|          0|
    |layer5_out_41_V_reg_2274                                                                                   |    16|   0|    16|          0|
    |layer5_out_42_V_reg_2279                                                                                   |    16|   0|    16|          0|
    |layer5_out_43_V_reg_2284                                                                                   |    16|   0|    16|          0|
    |layer5_out_44_V_reg_2289                                                                                   |    16|   0|    16|          0|
    |layer5_out_45_V_reg_2294                                                                                   |    16|   0|    16|          0|
    |layer5_out_46_V_reg_2299                                                                                   |    16|   0|    16|          0|
    |layer5_out_47_V_reg_2304                                                                                   |    16|   0|    16|          0|
    |layer5_out_48_V_reg_2309                                                                                   |    16|   0|    16|          0|
    |layer5_out_49_V_reg_2314                                                                                   |    16|   0|    16|          0|
    |layer5_out_4_V_reg_2089                                                                                    |    16|   0|    16|          0|
    |layer5_out_50_V_reg_2319                                                                                   |    16|   0|    16|          0|
    |layer5_out_51_V_reg_2324                                                                                   |    16|   0|    16|          0|
    |layer5_out_52_V_reg_2329                                                                                   |    16|   0|    16|          0|
    |layer5_out_53_V_reg_2334                                                                                   |    16|   0|    16|          0|
    |layer5_out_54_V_reg_2339                                                                                   |    16|   0|    16|          0|
    |layer5_out_55_V_reg_2344                                                                                   |    16|   0|    16|          0|
    |layer5_out_56_V_reg_2349                                                                                   |    16|   0|    16|          0|
    |layer5_out_57_V_reg_2354                                                                                   |    16|   0|    16|          0|
    |layer5_out_58_V_reg_2359                                                                                   |    16|   0|    16|          0|
    |layer5_out_59_V_reg_2364                                                                                   |    16|   0|    16|          0|
    |layer5_out_5_V_reg_2094                                                                                    |    16|   0|    16|          0|
    |layer5_out_60_V_reg_2369                                                                                   |    16|   0|    16|          0|
    |layer5_out_61_V_reg_2374                                                                                   |    16|   0|    16|          0|
    |layer5_out_62_V_reg_2379                                                                                   |    16|   0|    16|          0|
    |layer5_out_63_V_reg_2384                                                                                   |    16|   0|    16|          0|
    |layer5_out_6_V_reg_2099                                                                                    |    16|   0|    16|          0|
    |layer5_out_7_V_reg_2104                                                                                    |    16|   0|    16|          0|
    |layer5_out_8_V_reg_2109                                                                                    |    16|   0|    16|          0|
    |layer5_out_9_V_reg_2114                                                                                    |    16|   0|    16|          0|
    |p_Val2_1_reg_142                                                                                           |    16|   0|    16|          0|
    |tmp_5_i_reg_2417                                                                                           |    16|   0|    16|          0|
    |tmp_i_11_reg_2397                                                                                          |     7|   0|    64|         57|
    |w6_V_load_reg_2412                                                                                         |    12|   0|    12|          0|
    +-----------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                                      |  8543|   0|  8600|         57|
    +-----------------------------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |     myproject    | return value |
|dense_69_input_V         |  in |  6384|   ap_vld   | dense_69_input_V |    pointer   |
|dense_69_input_V_ap_vld  |  in |     1|   ap_vld   | dense_69_input_V |    pointer   |
|layer7_out_0_V           | out |    16|   ap_vld   |  layer7_out_0_V  |    pointer   |
|layer7_out_0_V_ap_vld    | out |     1|   ap_vld   |  layer7_out_0_V  |    pointer   |
+-------------------------+-----+------+------------+------------------+--------------+

