###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Tue Mar  4 18:16:21 2025
#  Design:            fifo_top
#  Command:           report_ccopt_clock_trees -summary -file ./Clock_Tree_Synthesis/fifo_top_clock_trees.rpt
###############################################################

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                 Count    Area         Capacitance
-----------------------------------------------------------
Buffers                     2         87.808       0.020
Inverters                   0          0.000       0.000
Integrated Clock Gates      0          0.000       0.000
Discrete Clock Gates        0          0.000       0.000
Clock Logic                 4      65000.000       7.436
All                         6      65087.808       7.456
-----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              168
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                168
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1048.390
Leaf      4246.425
Total     5294.815
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1341.120
Leaf        2814.200
Total       4155.320
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    7.456    0.142    7.599
Leaf     0.365    0.615    0.980
Total    7.821    0.758    8.579
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.365     0.002       0.000      0.002    0.002
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       2.000       5       0.445       0.524      0.005    1.024    {5 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}         -
Leaf        2.000       3       0.437       0.109      0.313    0.516    {3 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------
Name      Type      Inst     Inst Area 
                    Count    (um^2)
---------------------------------------
bufbd7    buffer      2         87.808
pc3c01    logic       2      32500.000
pc3d01    logic       2      32500.000
---------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
read_clk      0     0     0      2       1        20    1831.7     5535.18    32500.000  0.285  3.762  rd_clk_pad
write_clk     0     2     0      2       2        76     790.14    2435.61    32587.808  0.473  4.060  wr_clk_pad
----------------------------------------------------------------------------------------------------------------------

2 clock trees contain a total of 2 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
2 clock trees contain a total of 2 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
read_clk         0             0             0            0           0          0         20       0       0       0         0         0
write_clk        0             0             0            0           0          0        148       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max       Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (pF)   (pF)
                                                                         (Ohms)                         
-------------------------------------------------------------------------------------------------------------
  0     2     0      4       2        1.2       76      56     1831.705    553.518    65087.808  0.758  7.821
-------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        168       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000   472.306  1831.705  574.221
Source-sink manhattan distance (um)   0.000   472.755  1848.245  580.800
Source-sink resistance (Ohm)          0.002   158.943   553.518  175.817
------------------------------------------------------------------------

Transition distribution for all half-corners:
=============================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       2.000       5       0.445       0.524      0.005    1.024    {5 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}         -
Leaf        2.000       3       0.437       0.109      0.313    0.516    {3 <= 1.200ns, 0 <= 1.600ns, 0 <= 1.800ns, 0 <= 1.900ns, 0 <= 2.000ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
read_clk            1                 0               0             0            0
write_clk           1                 0               0             0            0
---------------------------------------------------------------------------------------
Total               2                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 2 clock tree pins with max capacitance violations.
Found a total of 2 max capacitance violations.
Total violation amount 5.476pF.

Max capacitance violation summary across all clock trees - Top 2 violations:
============================================================================

Target and measured capacitances (in pF):

------------------------------------------------------------------------------------------------
Half corner           Violation  Capacitance  Capacitance  Target                     Pin
                      amount     target       achieved     source                     
------------------------------------------------------------------------------------------------
max_delay:setup.late    2.738       0.800        3.538     library_or_sdc_constraint  wr_clk_pad
max_delay:setup.late    2.738       0.800        3.538     library_or_sdc_constraint  rd_clk_pad
------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner          Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------
read_clk    max_delay:setup.early     0.225          0.238         0.214          0.336      ignored          -      ignored          -
read_clk    max_delay:setup.late      0.292          0.313         0.591          1.001      explicit      2.000     explicit      2.000
read_clk    min_delay:hold.early      0.225          0.238         0.214          0.336      ignored          -      ignored          -
read_clk    min_delay:hold.late       0.292          0.313         0.591          1.001      explicit      2.000     explicit      2.000
write_clk   max_delay:setup.early     0.254          0.223         0.222          0.345      ignored          -      ignored          -
write_clk   max_delay:setup.late      0.516          0.404         0.606          1.024      explicit      2.000     explicit      2.000
write_clk   min_delay:hold.early      0.254          0.223         0.222          0.345      ignored          -      ignored          -
write_clk   min_delay:hold.late       0.516          0.404         0.606          1.024      explicit      2.000     explicit      2.000
--------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -12.462       -4.688       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner max_delay:setup.late

Top Underslews:

---------------------------------------
Driving node             Underslew (ns)
---------------------------------------
write_clk                    -1.995
pc3c01_2                     -1.809
pc3c01_1                     -1.687
CTS_ccl_a_buf_00061          -1.518
m/CTS_ccl_a_buf_00062        -1.484
pc3d01_1                     -0.999
pc3d01_2                     -0.976
---------------------------------------

