
Program_nRF.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000007c  00800100  00000f02  00000f96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f02  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  0080017c  0080017c  00001012  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001012  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001044  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  00001084  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002303  00000000  00000000  000012ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d7b  00000000  00000000  000035af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000102e  00000000  00000000  0000432a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000644  00000000  00000000  00005358  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008aa  00000000  00000000  0000599c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001668  00000000  00000000  00006246  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d8  00000000  00000000  000078ae  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 18 01 	jmp	0x230	; 0x230 <__vector_2>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e0       	ldi	r30, 0x02	; 2
  7c:	ff e0       	ldi	r31, 0x0F	; 15
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 37       	cpi	r26, 0x7C	; 124
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ac e7       	ldi	r26, 0x7C	; 124
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ae 38       	cpi	r26, 0x8E	; 142
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 27 01 	call	0x24e	; 0x24e <main>
  9e:	0c 94 7f 07 	jmp	0xefe	; 0xefe <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <togglePin>:

#include <avr/io.h>
#include "GPIO.h"

void togglePin( gpioPin_t pin )
{
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	27 97       	sbiw	r28, 0x07	; 7
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
  ba:	29 83       	std	Y+1, r18	; 0x01
  bc:	3a 83       	std	Y+2, r19	; 0x02
  be:	4b 83       	std	Y+3, r20	; 0x03
  c0:	5c 83       	std	Y+4, r21	; 0x04
  c2:	6d 83       	std	Y+5, r22	; 0x05
  c4:	7e 83       	std	Y+6, r23	; 0x06
  c6:	8f 83       	std	Y+7, r24	; 0x07
  c8:	e9 81       	ldd	r30, Y+1	; 0x01
  ca:	fa 81       	ldd	r31, Y+2	; 0x02
	//*(pin->PORTx) ^= ( 1 << pin->pinNumber );
	*(pin.PORTx) ^= (1 << pin.pinNumber );
  cc:	20 81       	ld	r18, Z
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	0f 80       	ldd	r0, Y+7	; 0x07
  d4:	02 c0       	rjmp	.+4      	; 0xda <togglePin+0x34>
  d6:	88 0f       	add	r24, r24
  d8:	99 1f       	adc	r25, r25
  da:	0a 94       	dec	r0
  dc:	e2 f7       	brpl	.-8      	; 0xd6 <togglePin+0x30>
  de:	82 27       	eor	r24, r18
  e0:	80 83       	st	Z, r24
}
  e2:	27 96       	adiw	r28, 0x07	; 7
  e4:	0f b6       	in	r0, 0x3f	; 63
  e6:	f8 94       	cli
  e8:	de bf       	out	0x3e, r29	; 62
  ea:	0f be       	out	0x3f, r0	; 63
  ec:	cd bf       	out	0x3d, r28	; 61
  ee:	df 91       	pop	r29
  f0:	cf 91       	pop	r28
  f2:	08 95       	ret

000000f4 <setPin>:

void setPin( gpioPin_t pin )
{
  f4:	cf 93       	push	r28
  f6:	df 93       	push	r29
  f8:	cd b7       	in	r28, 0x3d	; 61
  fa:	de b7       	in	r29, 0x3e	; 62
  fc:	27 97       	sbiw	r28, 0x07	; 7
  fe:	0f b6       	in	r0, 0x3f	; 63
 100:	f8 94       	cli
 102:	de bf       	out	0x3e, r29	; 62
 104:	0f be       	out	0x3f, r0	; 63
 106:	cd bf       	out	0x3d, r28	; 61
 108:	29 83       	std	Y+1, r18	; 0x01
 10a:	3a 83       	std	Y+2, r19	; 0x02
 10c:	4b 83       	std	Y+3, r20	; 0x03
 10e:	5c 83       	std	Y+4, r21	; 0x04
 110:	6d 83       	std	Y+5, r22	; 0x05
 112:	7e 83       	std	Y+6, r23	; 0x06
 114:	8f 83       	std	Y+7, r24	; 0x07
 116:	e9 81       	ldd	r30, Y+1	; 0x01
 118:	fa 81       	ldd	r31, Y+2	; 0x02
	*(pin.PORTx) |= (1 << pin.pinNumber );
 11a:	20 81       	ld	r18, Z
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	0f 80       	ldd	r0, Y+7	; 0x07
 122:	02 c0       	rjmp	.+4      	; 0x128 <setPin+0x34>
 124:	88 0f       	add	r24, r24
 126:	99 1f       	adc	r25, r25
 128:	0a 94       	dec	r0
 12a:	e2 f7       	brpl	.-8      	; 0x124 <setPin+0x30>
 12c:	82 2b       	or	r24, r18
 12e:	80 83       	st	Z, r24
}
 130:	27 96       	adiw	r28, 0x07	; 7
 132:	0f b6       	in	r0, 0x3f	; 63
 134:	f8 94       	cli
 136:	de bf       	out	0x3e, r29	; 62
 138:	0f be       	out	0x3f, r0	; 63
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df 91       	pop	r29
 13e:	cf 91       	pop	r28
 140:	08 95       	ret

00000142 <clearPin>:

void clearPin(gpioPin_t pin)
{
 142:	cf 93       	push	r28
 144:	df 93       	push	r29
 146:	cd b7       	in	r28, 0x3d	; 61
 148:	de b7       	in	r29, 0x3e	; 62
 14a:	27 97       	sbiw	r28, 0x07	; 7
 14c:	0f b6       	in	r0, 0x3f	; 63
 14e:	f8 94       	cli
 150:	de bf       	out	0x3e, r29	; 62
 152:	0f be       	out	0x3f, r0	; 63
 154:	cd bf       	out	0x3d, r28	; 61
 156:	29 83       	std	Y+1, r18	; 0x01
 158:	3a 83       	std	Y+2, r19	; 0x02
 15a:	4b 83       	std	Y+3, r20	; 0x03
 15c:	5c 83       	std	Y+4, r21	; 0x04
 15e:	6d 83       	std	Y+5, r22	; 0x05
 160:	7e 83       	std	Y+6, r23	; 0x06
 162:	8f 83       	std	Y+7, r24	; 0x07
 164:	e9 81       	ldd	r30, Y+1	; 0x01
 166:	fa 81       	ldd	r31, Y+2	; 0x02
	*(pin.PORTx) &= ~(1 << pin.pinNumber );
 168:	20 81       	ld	r18, Z
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	0f 80       	ldd	r0, Y+7	; 0x07
 170:	02 c0       	rjmp	.+4      	; 0x176 <clearPin+0x34>
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	0a 94       	dec	r0
 178:	e2 f7       	brpl	.-8      	; 0x172 <clearPin+0x30>
 17a:	80 95       	com	r24
 17c:	82 23       	and	r24, r18
 17e:	80 83       	st	Z, r24
}
 180:	27 96       	adiw	r28, 0x07	; 7
 182:	0f b6       	in	r0, 0x3f	; 63
 184:	f8 94       	cli
 186:	de bf       	out	0x3e, r29	; 62
 188:	0f be       	out	0x3f, r0	; 63
 18a:	cd bf       	out	0x3d, r28	; 61
 18c:	df 91       	pop	r29
 18e:	cf 91       	pop	r28
 190:	08 95       	ret

00000192 <setPinOutput>:

void setPinOutput( gpioPin_t pin )
{
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	cd b7       	in	r28, 0x3d	; 61
 198:	de b7       	in	r29, 0x3e	; 62
 19a:	27 97       	sbiw	r28, 0x07	; 7
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	f8 94       	cli
 1a0:	de bf       	out	0x3e, r29	; 62
 1a2:	0f be       	out	0x3f, r0	; 63
 1a4:	cd bf       	out	0x3d, r28	; 61
 1a6:	29 83       	std	Y+1, r18	; 0x01
 1a8:	3a 83       	std	Y+2, r19	; 0x02
 1aa:	4b 83       	std	Y+3, r20	; 0x03
 1ac:	5c 83       	std	Y+4, r21	; 0x04
 1ae:	6d 83       	std	Y+5, r22	; 0x05
 1b0:	7e 83       	std	Y+6, r23	; 0x06
 1b2:	8f 83       	std	Y+7, r24	; 0x07
 1b4:	eb 81       	ldd	r30, Y+3	; 0x03
 1b6:	fc 81       	ldd	r31, Y+4	; 0x04
	*(pin.DDRx) |= ( 1 << pin.pinNumber );
 1b8:	20 81       	ld	r18, Z
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	0f 80       	ldd	r0, Y+7	; 0x07
 1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <setPinOutput+0x34>
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	0a 94       	dec	r0
 1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <setPinOutput+0x30>
 1ca:	82 2b       	or	r24, r18
 1cc:	80 83       	st	Z, r24
}
 1ce:	27 96       	adiw	r28, 0x07	; 7
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	f8 94       	cli
 1d4:	de bf       	out	0x3e, r29	; 62
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	cd bf       	out	0x3d, r28	; 61
 1da:	df 91       	pop	r29
 1dc:	cf 91       	pop	r28
 1de:	08 95       	ret

000001e0 <setPinInput>:

void setPinInput(gpioPin_t pin)
{
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	cd b7       	in	r28, 0x3d	; 61
 1e6:	de b7       	in	r29, 0x3e	; 62
 1e8:	27 97       	sbiw	r28, 0x07	; 7
 1ea:	0f b6       	in	r0, 0x3f	; 63
 1ec:	f8 94       	cli
 1ee:	de bf       	out	0x3e, r29	; 62
 1f0:	0f be       	out	0x3f, r0	; 63
 1f2:	cd bf       	out	0x3d, r28	; 61
 1f4:	29 83       	std	Y+1, r18	; 0x01
 1f6:	3a 83       	std	Y+2, r19	; 0x02
 1f8:	4b 83       	std	Y+3, r20	; 0x03
 1fa:	5c 83       	std	Y+4, r21	; 0x04
 1fc:	6d 83       	std	Y+5, r22	; 0x05
 1fe:	7e 83       	std	Y+6, r23	; 0x06
 200:	8f 83       	std	Y+7, r24	; 0x07
 202:	eb 81       	ldd	r30, Y+3	; 0x03
 204:	fc 81       	ldd	r31, Y+4	; 0x04
	*(pin.DDRx) &= ~( 1 << pin.pinNumber );
 206:	20 81       	ld	r18, Z
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	0f 80       	ldd	r0, Y+7	; 0x07
 20e:	02 c0       	rjmp	.+4      	; 0x214 <setPinInput+0x34>
 210:	88 0f       	add	r24, r24
 212:	99 1f       	adc	r25, r25
 214:	0a 94       	dec	r0
 216:	e2 f7       	brpl	.-8      	; 0x210 <setPinInput+0x30>
 218:	80 95       	com	r24
 21a:	82 23       	and	r24, r18
 21c:	80 83       	st	Z, r24
}
 21e:	27 96       	adiw	r28, 0x07	; 7
 220:	0f b6       	in	r0, 0x3f	; 63
 222:	f8 94       	cli
 224:	de bf       	out	0x3e, r29	; 62
 226:	0f be       	out	0x3f, r0	; 63
 228:	cd bf       	out	0x3d, r28	; 61
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <__vector_2>:
volatile gpioPin_t alarmLed = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD5 };
volatile uint8_t nrf24_rx_flag, nrf24_tx_flag, nrf24_mr_flag; // zadeklarowane w pliku nRF.c

#ifdef NRF_TX
ISR(INT1_vect)
{
 230:	1f 92       	push	r1
 232:	0f 92       	push	r0
 234:	0f b6       	in	r0, 0x3f	; 63
 236:	0f 92       	push	r0
 238:	11 24       	eor	r1, r1
 23a:	8f 93       	push	r24
	// rising edge interrupt
	alarmFlag = 1;
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <__data_end>
}
 242:	8f 91       	pop	r24
 244:	0f 90       	pop	r0
 246:	0f be       	out	0x3f, r0	; 63
 248:	0f 90       	pop	r0
 24a:	1f 90       	pop	r1
 24c:	18 95       	reti

0000024e <main>:
	clearPin(buzzer_pin);
}


int main(void)
{
 24e:	cf 93       	push	r28
 250:	df 93       	push	r29
 252:	cd b7       	in	r28, 0x3d	; 61
 254:	de b7       	in	r29, 0x3e	; 62
 256:	ce 54       	subi	r28, 0x4E	; 78
 258:	d1 09       	sbc	r29, r1
 25a:	0f b6       	in	r0, 0x3f	; 63
 25c:	f8 94       	cli
 25e:	de bf       	out	0x3e, r29	; 62
 260:	0f be       	out	0x3f, r0	; 63
 262:	cd bf       	out	0x3d, r28	; 61
	
	gpioPin_t led1 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD6 };
 264:	87 e0       	ldi	r24, 0x07	; 7
 266:	e7 e0       	ldi	r30, 0x07	; 7
 268:	f1 e0       	ldi	r31, 0x01	; 1
 26a:	de 01       	movw	r26, r28
 26c:	11 96       	adiw	r26, 0x01	; 1
 26e:	01 90       	ld	r0, Z+
 270:	0d 92       	st	X+, r0
 272:	8a 95       	dec	r24
 274:	e1 f7       	brne	.-8      	; 0x26e <main+0x20>
	gpioPin_t led2 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD7 };
 276:	87 e0       	ldi	r24, 0x07	; 7
 278:	ee e0       	ldi	r30, 0x0E	; 14
 27a:	f1 e0       	ldi	r31, 0x01	; 1
 27c:	de 01       	movw	r26, r28
 27e:	18 96       	adiw	r26, 0x08	; 8
 280:	01 90       	ld	r0, Z+
 282:	0d 92       	st	X+, r0
 284:	8a 95       	dec	r24
 286:	e1 f7       	brne	.-8      	; 0x280 <main+0x32>
	gpioPin_t buzzer = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD4 };
 288:	87 e0       	ldi	r24, 0x07	; 7
 28a:	e5 e1       	ldi	r30, 0x15	; 21
 28c:	f1 e0       	ldi	r31, 0x01	; 1
 28e:	de 01       	movw	r26, r28
 290:	1f 96       	adiw	r26, 0x0f	; 15
 292:	01 90       	ld	r0, Z+
 294:	0d 92       	st	X+, r0
 296:	8a 95       	dec	r24
 298:	e1 f7       	brne	.-8      	; 0x292 <main+0x44>
	//gpioPin_t alarmLed = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD5 };
	gpioPin_t extInt0 = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB0 };
 29a:	87 e0       	ldi	r24, 0x07	; 7
 29c:	ec e1       	ldi	r30, 0x1C	; 28
 29e:	f1 e0       	ldi	r31, 0x01	; 1
 2a0:	de 01       	movw	r26, r28
 2a2:	56 96       	adiw	r26, 0x16	; 22
 2a4:	01 90       	ld	r0, Z+
 2a6:	0d 92       	st	X+, r0
 2a8:	8a 95       	dec	r24
 2aa:	e1 f7       	brne	.-8      	; 0x2a4 <main+0x56>
	gpioPin_t extInt1 = { .PORTx = &PORTD, .DDRx = &DDRD, .PINx = &PIND, .pinNumber = PD3 };
 2ac:	87 e0       	ldi	r24, 0x07	; 7
 2ae:	e3 e2       	ldi	r30, 0x23	; 35
 2b0:	f1 e0       	ldi	r31, 0x01	; 1
 2b2:	de 01       	movw	r26, r28
 2b4:	5d 96       	adiw	r26, 0x1d	; 29
 2b6:	01 90       	ld	r0, Z+
 2b8:	0d 92       	st	X+, r0
 2ba:	8a 95       	dec	r24
 2bc:	e1 f7       	brne	.-8      	; 0x2b6 <main+0x68>
	// linie SPI - nRF
	gpioPin_t CE = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB1 };
 2be:	87 e0       	ldi	r24, 0x07	; 7
 2c0:	ea e2       	ldi	r30, 0x2A	; 42
 2c2:	f1 e0       	ldi	r31, 0x01	; 1
 2c4:	de 01       	movw	r26, r28
 2c6:	94 96       	adiw	r26, 0x24	; 36
 2c8:	01 90       	ld	r0, Z+
 2ca:	0d 92       	st	X+, r0
 2cc:	8a 95       	dec	r24
 2ce:	e1 f7       	brne	.-8      	; 0x2c8 <main+0x7a>
	gpioPin_t nSS = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB2 };
 2d0:	87 e0       	ldi	r24, 0x07	; 7
 2d2:	e1 e3       	ldi	r30, 0x31	; 49
 2d4:	f1 e0       	ldi	r31, 0x01	; 1
 2d6:	de 01       	movw	r26, r28
 2d8:	9b 96       	adiw	r26, 0x2b	; 43
 2da:	01 90       	ld	r0, Z+
 2dc:	0d 92       	st	X+, r0
 2de:	8a 95       	dec	r24
 2e0:	e1 f7       	brne	.-8      	; 0x2da <main+0x8c>
	gpioPin_t mosi = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB3 };
 2e2:	87 e0       	ldi	r24, 0x07	; 7
 2e4:	e8 e3       	ldi	r30, 0x38	; 56
 2e6:	f1 e0       	ldi	r31, 0x01	; 1
 2e8:	de 01       	movw	r26, r28
 2ea:	d2 96       	adiw	r26, 0x32	; 50
 2ec:	01 90       	ld	r0, Z+
 2ee:	0d 92       	st	X+, r0
 2f0:	8a 95       	dec	r24
 2f2:	e1 f7       	brne	.-8      	; 0x2ec <main+0x9e>
	gpioPin_t miso = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB4 };
 2f4:	87 e0       	ldi	r24, 0x07	; 7
 2f6:	ef e3       	ldi	r30, 0x3F	; 63
 2f8:	f1 e0       	ldi	r31, 0x01	; 1
 2fa:	de 01       	movw	r26, r28
 2fc:	d9 96       	adiw	r26, 0x39	; 57
 2fe:	01 90       	ld	r0, Z+
 300:	0d 92       	st	X+, r0
 302:	8a 95       	dec	r24
 304:	e1 f7       	brne	.-8      	; 0x2fe <main+0xb0>
	gpioPin_t sclk = { .PORTx = &PORTB, .DDRx = &DDRB, .PINx = &PINB, .pinNumber = PB5 };	
 306:	87 e0       	ldi	r24, 0x07	; 7
 308:	e6 e4       	ldi	r30, 0x46	; 70
 30a:	f1 e0       	ldi	r31, 0x01	; 1
 30c:	de 01       	movw	r26, r28
 30e:	a0 5c       	subi	r26, 0xC0	; 192
 310:	bf 4f       	sbci	r27, 0xFF	; 255
 312:	01 90       	ld	r0, Z+
 314:	0d 92       	st	X+, r0
 316:	8a 95       	dec	r24
 318:	e1 f7       	brne	.-8      	; 0x312 <main+0xc4>
	// linie UART
	
	// Konfiguracja pinow jako wyjscia:
	setPinOutput(led1);
 31a:	29 81       	ldd	r18, Y+1	; 0x01
 31c:	3a 81       	ldd	r19, Y+2	; 0x02
 31e:	4b 81       	ldd	r20, Y+3	; 0x03
 320:	5c 81       	ldd	r21, Y+4	; 0x04
 322:	6d 81       	ldd	r22, Y+5	; 0x05
 324:	7e 81       	ldd	r23, Y+6	; 0x06
 326:	8f 81       	ldd	r24, Y+7	; 0x07
 328:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(led2);
 32c:	28 85       	ldd	r18, Y+8	; 0x08
 32e:	39 85       	ldd	r19, Y+9	; 0x09
 330:	4a 85       	ldd	r20, Y+10	; 0x0a
 332:	5b 85       	ldd	r21, Y+11	; 0x0b
 334:	6c 85       	ldd	r22, Y+12	; 0x0c
 336:	7d 85       	ldd	r23, Y+13	; 0x0d
 338:	8e 85       	ldd	r24, Y+14	; 0x0e
 33a:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(buzzer);
 33e:	2f 85       	ldd	r18, Y+15	; 0x0f
 340:	38 89       	ldd	r19, Y+16	; 0x10
 342:	49 89       	ldd	r20, Y+17	; 0x11
 344:	5a 89       	ldd	r21, Y+18	; 0x12
 346:	6b 89       	ldd	r22, Y+19	; 0x13
 348:	7c 89       	ldd	r23, Y+20	; 0x14
 34a:	8d 89       	ldd	r24, Y+21	; 0x15
 34c:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(alarmLed);
 350:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 354:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 358:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <__data_start+0x2>
 35c:	50 91 03 01 	lds	r21, 0x0103	; 0x800103 <__data_start+0x3>
 360:	60 91 04 01 	lds	r22, 0x0104	; 0x800104 <__data_start+0x4>
 364:	70 91 05 01 	lds	r23, 0x0105	; 0x800105 <__data_start+0x5>
 368:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_start+0x6>
 36c:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(sclk);
 370:	21 96       	adiw	r28, 0x01	; 1
 372:	2f ad       	ldd	r18, Y+63	; 0x3f
 374:	21 97       	sbiw	r28, 0x01	; 1
 376:	22 96       	adiw	r28, 0x02	; 2
 378:	3f ad       	ldd	r19, Y+63	; 0x3f
 37a:	22 97       	sbiw	r28, 0x02	; 2
 37c:	23 96       	adiw	r28, 0x03	; 3
 37e:	4f ad       	ldd	r20, Y+63	; 0x3f
 380:	23 97       	sbiw	r28, 0x03	; 3
 382:	24 96       	adiw	r28, 0x04	; 4
 384:	5f ad       	ldd	r21, Y+63	; 0x3f
 386:	24 97       	sbiw	r28, 0x04	; 4
 388:	25 96       	adiw	r28, 0x05	; 5
 38a:	6f ad       	ldd	r22, Y+63	; 0x3f
 38c:	25 97       	sbiw	r28, 0x05	; 5
 38e:	26 96       	adiw	r28, 0x06	; 6
 390:	7f ad       	ldd	r23, Y+63	; 0x3f
 392:	26 97       	sbiw	r28, 0x06	; 6
 394:	27 96       	adiw	r28, 0x07	; 7
 396:	8f ad       	ldd	r24, Y+63	; 0x3f
 398:	27 97       	sbiw	r28, 0x07	; 7
 39a:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(mosi);
 39e:	2a a9       	ldd	r18, Y+50	; 0x32
 3a0:	3b a9       	ldd	r19, Y+51	; 0x33
 3a2:	4c a9       	ldd	r20, Y+52	; 0x34
 3a4:	5d a9       	ldd	r21, Y+53	; 0x35
 3a6:	6e a9       	ldd	r22, Y+54	; 0x36
 3a8:	7f a9       	ldd	r23, Y+55	; 0x37
 3aa:	88 ad       	ldd	r24, Y+56	; 0x38
 3ac:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(nSS);
 3b0:	2b a5       	ldd	r18, Y+43	; 0x2b
 3b2:	3c a5       	ldd	r19, Y+44	; 0x2c
 3b4:	4d a5       	ldd	r20, Y+45	; 0x2d
 3b6:	5e a5       	ldd	r21, Y+46	; 0x2e
 3b8:	6f a5       	ldd	r22, Y+47	; 0x2f
 3ba:	78 a9       	ldd	r23, Y+48	; 0x30
 3bc:	89 a9       	ldd	r24, Y+49	; 0x31
 3be:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	setPinOutput(CE);
 3c2:	2c a1       	ldd	r18, Y+36	; 0x24
 3c4:	3d a1       	ldd	r19, Y+37	; 0x25
 3c6:	4e a1       	ldd	r20, Y+38	; 0x26
 3c8:	5f a1       	ldd	r21, Y+39	; 0x27
 3ca:	68 a5       	ldd	r22, Y+40	; 0x28
 3cc:	79 a5       	ldd	r23, Y+41	; 0x29
 3ce:	8a a5       	ldd	r24, Y+42	; 0x2a
 3d0:	0e 94 c9 00 	call	0x192	; 0x192 <setPinOutput>
	// Konfiguracja pinow jako wejscia
	setPinInput(miso);
 3d4:	29 ad       	ldd	r18, Y+57	; 0x39
 3d6:	3a ad       	ldd	r19, Y+58	; 0x3a
 3d8:	4b ad       	ldd	r20, Y+59	; 0x3b
 3da:	5c ad       	ldd	r21, Y+60	; 0x3c
 3dc:	6d ad       	ldd	r22, Y+61	; 0x3d
 3de:	7e ad       	ldd	r23, Y+62	; 0x3e
 3e0:	8f ad       	ldd	r24, Y+63	; 0x3f
 3e2:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	setPinInput(extInt0);
 3e6:	2e 89       	ldd	r18, Y+22	; 0x16
 3e8:	3f 89       	ldd	r19, Y+23	; 0x17
 3ea:	48 8d       	ldd	r20, Y+24	; 0x18
 3ec:	59 8d       	ldd	r21, Y+25	; 0x19
 3ee:	6a 8d       	ldd	r22, Y+26	; 0x1a
 3f0:	7b 8d       	ldd	r23, Y+27	; 0x1b
 3f2:	8c 8d       	ldd	r24, Y+28	; 0x1c
 3f4:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	setPinInput(extInt1);
 3f8:	2d 8d       	ldd	r18, Y+29	; 0x1d
 3fa:	3e 8d       	ldd	r19, Y+30	; 0x1e
 3fc:	4f 8d       	ldd	r20, Y+31	; 0x1f
 3fe:	58 a1       	ldd	r21, Y+32	; 0x20
 400:	69 a1       	ldd	r22, Y+33	; 0x21
 402:	7a a1       	ldd	r23, Y+34	; 0x22
 404:	8b a1       	ldd	r24, Y+35	; 0x23
 406:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <setPinInput>
	// stan poczatkowy
	setPin(led1);
 40a:	29 81       	ldd	r18, Y+1	; 0x01
 40c:	3a 81       	ldd	r19, Y+2	; 0x02
 40e:	4b 81       	ldd	r20, Y+3	; 0x03
 410:	5c 81       	ldd	r21, Y+4	; 0x04
 412:	6d 81       	ldd	r22, Y+5	; 0x05
 414:	7e 81       	ldd	r23, Y+6	; 0x06
 416:	8f 81       	ldd	r24, Y+7	; 0x07
 418:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	setPin(led2);
 41c:	28 85       	ldd	r18, Y+8	; 0x08
 41e:	39 85       	ldd	r19, Y+9	; 0x09
 420:	4a 85       	ldd	r20, Y+10	; 0x0a
 422:	5b 85       	ldd	r21, Y+11	; 0x0b
 424:	6c 85       	ldd	r22, Y+12	; 0x0c
 426:	7d 85       	ldd	r23, Y+13	; 0x0d
 428:	8e 85       	ldd	r24, Y+14	; 0x0e
 42a:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	setPin(nSS);
 42e:	2b a5       	ldd	r18, Y+43	; 0x2b
 430:	3c a5       	ldd	r19, Y+44	; 0x2c
 432:	4d a5       	ldd	r20, Y+45	; 0x2d
 434:	5e a5       	ldd	r21, Y+46	; 0x2e
 436:	6f a5       	ldd	r22, Y+47	; 0x2f
 438:	78 a9       	ldd	r23, Y+48	; 0x30
 43a:	89 a9       	ldd	r24, Y+49	; 0x31
 43c:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	
#ifdef DEBUG
	uartInit();
 440:	0e 94 37 07 	call	0xe6e	; 0xe6e <uartInit>
	uartSendString("Hello world!\n\r");
 444:	8d e4       	ldi	r24, 0x4D	; 77
 446:	91 e0       	ldi	r25, 0x01	; 1
 448:	0e 94 4d 07 	call	0xe9a	; 0xe9a <uartSendString>
#endif	
	

#ifdef NRF_TX
	uint8_t msg = 0xAA;
 44c:	8a ea       	ldi	r24, 0xAA	; 170
 44e:	28 96       	adiw	r28, 0x08	; 8
 450:	8f af       	std	Y+63, r24	; 0x3f
 452:	28 97       	sbiw	r28, 0x08	; 8
	// konfiguracja przerwan
	EICRA |= (1<<ISC11)|(1<<ISC10); //rising edge
 454:	e9 e6       	ldi	r30, 0x69	; 105
 456:	f0 e0       	ldi	r31, 0x00	; 0
 458:	80 81       	ld	r24, Z
 45a:	8c 60       	ori	r24, 0x0C	; 12
 45c:	80 83       	st	Z, r24
	EIMSK|=(1<<INT1);
 45e:	e9 9a       	sbi	0x1d, 1	; 29
	sei();   // odblokowujemy przyjmowanie przerwañ
 460:	78 94       	sei
	
	// konfiguracja nRF
	nRF24_Init(nSS, CE);
 462:	ac a0       	ldd	r10, Y+36	; 0x24
 464:	bd a0       	ldd	r11, Y+37	; 0x25
 466:	ce a0       	ldd	r12, Y+38	; 0x26
 468:	df a0       	ldd	r13, Y+39	; 0x27
 46a:	e8 a4       	ldd	r14, Y+40	; 0x28
 46c:	f9 a4       	ldd	r15, Y+41	; 0x29
 46e:	0a a5       	ldd	r16, Y+42	; 0x2a
 470:	2b a5       	ldd	r18, Y+43	; 0x2b
 472:	3c a5       	ldd	r19, Y+44	; 0x2c
 474:	4d a5       	ldd	r20, Y+45	; 0x2d
 476:	5e a5       	ldd	r21, Y+46	; 0x2e
 478:	6f a5       	ldd	r22, Y+47	; 0x2f
 47a:	78 a9       	ldd	r23, Y+48	; 0x30
 47c:	89 a9       	ldd	r24, Y+49	; 0x31
 47e:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <nRF24_Init>
	nRF24_SetRXAddress(0, (uint8_t*) "Nad");
 482:	6c e5       	ldi	r22, 0x5C	; 92
 484:	71 e0       	ldi	r23, 0x01	; 1
 486:	80 e0       	ldi	r24, 0x00	; 0
 488:	0e 94 28 05 	call	0xa50	; 0xa50 <nRF24_SetRXAddress>
	nRF24_SetTXAddress((uint8_t*)"Odb");
 48c:	80 e6       	ldi	r24, 0x60	; 96
 48e:	91 e0       	ldi	r25, 0x01	; 1
 490:	0e 94 4a 05 	call	0xa94	; 0xa94 <nRF24_SetTXAddress>
	nRF24_TX_Mode();
 494:	0e 94 86 04 	call	0x90c	; 0x90c <nRF24_TX_Mode>
 498:	87 e0       	ldi	r24, 0x07	; 7
 49a:	fe 01       	movw	r30, r28
 49c:	3f 96       	adiw	r30, 0x0f	; 15
 49e:	de 01       	movw	r26, r28
 4a0:	a8 5b       	subi	r26, 0xB8	; 184
 4a2:	bf 4f       	sbci	r27, 0xFF	; 255
 4a4:	01 90       	ld	r0, Z+
 4a6:	0d 92       	st	X+, r0
 4a8:	8a 95       	dec	r24
 4aa:	e1 f7       	brne	.-8      	; 0x4a4 <__LOCK_REGION_LENGTH__+0xa4>
}
#endif

static inline void buzzerPeak(gpioPin_t buzzer_pin)
{
	setPin(buzzer_pin);
 4ac:	29 96       	adiw	r28, 0x09	; 9
 4ae:	2f ad       	ldd	r18, Y+63	; 0x3f
 4b0:	29 97       	sbiw	r28, 0x09	; 9
 4b2:	2a 96       	adiw	r28, 0x0a	; 10
 4b4:	3f ad       	ldd	r19, Y+63	; 0x3f
 4b6:	2a 97       	sbiw	r28, 0x0a	; 10
 4b8:	2b 96       	adiw	r28, 0x0b	; 11
 4ba:	4f ad       	ldd	r20, Y+63	; 0x3f
 4bc:	2b 97       	sbiw	r28, 0x0b	; 11
 4be:	2c 96       	adiw	r28, 0x0c	; 12
 4c0:	5f ad       	ldd	r21, Y+63	; 0x3f
 4c2:	2c 97       	sbiw	r28, 0x0c	; 12
 4c4:	2d 96       	adiw	r28, 0x0d	; 13
 4c6:	6f ad       	ldd	r22, Y+63	; 0x3f
 4c8:	2d 97       	sbiw	r28, 0x0d	; 13
 4ca:	2e 96       	adiw	r28, 0x0e	; 14
 4cc:	7f ad       	ldd	r23, Y+63	; 0x3f
 4ce:	2e 97       	sbiw	r28, 0x0e	; 14
 4d0:	2f 96       	adiw	r28, 0x0f	; 15
 4d2:	8f ad       	ldd	r24, Y+63	; 0x3f
 4d4:	2f 97       	sbiw	r28, 0x0f	; 15
 4d6:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4da:	2f e3       	ldi	r18, 0x3F	; 63
 4dc:	8d e0       	ldi	r24, 0x0D	; 13
 4de:	93 e0       	ldi	r25, 0x03	; 3
 4e0:	21 50       	subi	r18, 0x01	; 1
 4e2:	80 40       	sbci	r24, 0x00	; 0
 4e4:	90 40       	sbci	r25, 0x00	; 0
 4e6:	e1 f7       	brne	.-8      	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
 4e8:	00 c0       	rjmp	.+0      	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
 4ea:	00 00       	nop
	_delay_ms(1000);
	clearPin(buzzer_pin);
 4ec:	29 96       	adiw	r28, 0x09	; 9
 4ee:	2f ad       	ldd	r18, Y+63	; 0x3f
 4f0:	29 97       	sbiw	r28, 0x09	; 9
 4f2:	2a 96       	adiw	r28, 0x0a	; 10
 4f4:	3f ad       	ldd	r19, Y+63	; 0x3f
 4f6:	2a 97       	sbiw	r28, 0x0a	; 10
 4f8:	2b 96       	adiw	r28, 0x0b	; 11
 4fa:	4f ad       	ldd	r20, Y+63	; 0x3f
 4fc:	2b 97       	sbiw	r28, 0x0b	; 11
 4fe:	2c 96       	adiw	r28, 0x0c	; 12
 500:	5f ad       	ldd	r21, Y+63	; 0x3f
 502:	2c 97       	sbiw	r28, 0x0c	; 12
 504:	2d 96       	adiw	r28, 0x0d	; 13
 506:	6f ad       	ldd	r22, Y+63	; 0x3f
 508:	2d 97       	sbiw	r28, 0x0d	; 13
 50a:	2e 96       	adiw	r28, 0x0e	; 14
 50c:	7f ad       	ldd	r23, Y+63	; 0x3f
 50e:	2e 97       	sbiw	r28, 0x0e	; 14
 510:	2f 96       	adiw	r28, 0x0f	; 15
 512:	8f ad       	ldd	r24, Y+63	; 0x3f
 514:	2f 97       	sbiw	r28, 0x0f	; 15
 516:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	nRF24_SetRXAddress(0, (uint8_t*) "Nad");
	nRF24_SetTXAddress((uint8_t*)"Odb");
	nRF24_TX_Mode();
	// sygnalziacja zakonczenia konfiguracji
	buzzerPeak(buzzer);
	clearPin(led1);
 51a:	29 81       	ldd	r18, Y+1	; 0x01
 51c:	3a 81       	ldd	r19, Y+2	; 0x02
 51e:	4b 81       	ldd	r20, Y+3	; 0x03
 520:	5c 81       	ldd	r21, Y+4	; 0x04
 522:	6d 81       	ldd	r22, Y+5	; 0x05
 524:	7e 81       	ldd	r23, Y+6	; 0x06
 526:	8f 81       	ldd	r24, Y+7	; 0x07
 528:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	
    /* Replace with your application code */
    while (1) 
    {
		if( 1 == alarmFlag )
 52c:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <__data_end>
 530:	81 30       	cpi	r24, 0x01	; 1
 532:	e1 f7       	brne	.-8      	; 0x52c <__stack+0x2d>
		{
			// todo
			alarmFlag = 0;
 534:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <__data_end>
			while (1) // wy³aczenie alarmu przy resecie - ma nadawac do upadlego
			{
				nRF24_WriteTXPayload(&msg);
 538:	ce 01       	movw	r24, r28
 53a:	89 5b       	subi	r24, 0xB9	; 185
 53c:	9f 4f       	sbci	r25, 0xFF	; 255
 53e:	0e 94 ac 05 	call	0xb58	; 0xb58 <nRF24_WriteTXPayload>
 542:	89 ef       	ldi	r24, 0xF9	; 249
 544:	90 e0       	ldi	r25, 0x00	; 0
 546:	01 97       	sbiw	r24, 0x01	; 1
 548:	f1 f7       	brne	.-4      	; 0x546 <__stack+0x47>
 54a:	00 c0       	rjmp	.+0      	; 0x54c <__stack+0x4d>
 54c:	00 00       	nop
				_delay_ms(1);
				nRF24_WaitTX();
 54e:	0e 94 b2 05 	call	0xb64	; 0xb64 <nRF24_WaitTX>
				togglePin(led1);
 552:	29 81       	ldd	r18, Y+1	; 0x01
 554:	3a 81       	ldd	r19, Y+2	; 0x02
 556:	4b 81       	ldd	r20, Y+3	; 0x03
 558:	5c 81       	ldd	r21, Y+4	; 0x04
 55a:	6d 81       	ldd	r22, Y+5	; 0x05
 55c:	7e 81       	ldd	r23, Y+6	; 0x06
 55e:	8f 81       	ldd	r24, Y+7	; 0x07
 560:	0e 94 53 00 	call	0xa6	; 0xa6 <togglePin>
 564:	9f e3       	ldi	r25, 0x3F	; 63
 566:	2d e0       	ldi	r18, 0x0D	; 13
 568:	83 e0       	ldi	r24, 0x03	; 3
 56a:	91 50       	subi	r25, 0x01	; 1
 56c:	20 40       	sbci	r18, 0x00	; 0
 56e:	80 40       	sbci	r24, 0x00	; 0
 570:	e1 f7       	brne	.-8      	; 0x56a <__stack+0x6b>
 572:	00 c0       	rjmp	.+0      	; 0x574 <__stack+0x75>
 574:	00 00       	nop
 576:	e0 cf       	rjmp	.-64     	; 0x538 <__stack+0x39>

00000578 <nRF24_Delay>:
	{
		nrf24_mr_flag = 1;
		status |= (1<<NRF24_MAX_RT); // Interrupt flag clear
		nRF24_WriteStatus(status);
	}
}
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	00 97       	sbiw	r24, 0x00	; 0
 57c:	69 f0       	breq	.+26     	; 0x598 <nRF24_Delay+0x20>
 57e:	20 e0       	ldi	r18, 0x00	; 0
 580:	30 e0       	ldi	r19, 0x00	; 0
 582:	e9 ef       	ldi	r30, 0xF9	; 249
 584:	f0 e0       	ldi	r31, 0x00	; 0
 586:	31 97       	sbiw	r30, 0x01	; 1
 588:	f1 f7       	brne	.-4      	; 0x586 <nRF24_Delay+0xe>
 58a:	00 c0       	rjmp	.+0      	; 0x58c <nRF24_Delay+0x14>
 58c:	00 00       	nop
 58e:	2f 5f       	subi	r18, 0xFF	; 255
 590:	3f 4f       	sbci	r19, 0xFF	; 255
 592:	28 17       	cp	r18, r24
 594:	39 07       	cpc	r19, r25
 596:	a9 f7       	brne	.-22     	; 0x582 <nRF24_Delay+0xa>
 598:	08 95       	ret

0000059a <nRF24_SendSpi>:
 59a:	ef 92       	push	r14
 59c:	ff 92       	push	r15
 59e:	0f 93       	push	r16
 5a0:	1f 93       	push	r17
 5a2:	e6 2e       	mov	r14, r22
 5a4:	f1 2c       	mov	r15, r1
 5a6:	00 91 84 01 	lds	r16, 0x0184	; 0x800184 <nSS>
 5aa:	10 91 85 01 	lds	r17, 0x0185	; 0x800185 <nSS+0x1>
 5ae:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <nSS+0x2>
 5b2:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <nSS+0x3>
 5b6:	40 91 88 01 	lds	r20, 0x0188	; 0x800188 <nSS+0x4>
 5ba:	50 91 89 01 	lds	r21, 0x0189	; 0x800189 <nSS+0x5>
 5be:	60 91 8a 01 	lds	r22, 0x018A	; 0x80018a <nSS+0x6>
 5c2:	0e 94 99 06 	call	0xd32	; 0xd32 <spiWrite>
 5c6:	1f 91       	pop	r17
 5c8:	0f 91       	pop	r16
 5ca:	ff 90       	pop	r15
 5cc:	ef 90       	pop	r14
 5ce:	08 95       	ret

000005d0 <nRF24_WriteRegister>:
 5d0:	cf 93       	push	r28
 5d2:	df 93       	push	r29
 5d4:	00 d0       	rcall	.+0      	; 0x5d6 <nRF24_WriteRegister+0x6>
 5d6:	cd b7       	in	r28, 0x3d	; 61
 5d8:	de b7       	in	r29, 0x3e	; 62
 5da:	80 62       	ori	r24, 0x20	; 32
 5dc:	89 83       	std	Y+1, r24	; 0x01
 5de:	6a 83       	std	Y+2, r22	; 0x02
 5e0:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 5e4:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 5e8:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 5ec:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 5f0:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 5f4:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 5f8:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 5fc:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 600:	62 e0       	ldi	r22, 0x02	; 2
 602:	ce 01       	movw	r24, r28
 604:	01 96       	adiw	r24, 0x01	; 1
 606:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 60a:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 60e:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 612:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 616:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 61a:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 61e:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 622:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 626:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 62a:	0f 90       	pop	r0
 62c:	0f 90       	pop	r0
 62e:	df 91       	pop	r29
 630:	cf 91       	pop	r28
 632:	08 95       	ret

00000634 <nRF24_WriteRegisters>:
 634:	ff 92       	push	r15
 636:	0f 93       	push	r16
 638:	1f 93       	push	r17
 63a:	cf 93       	push	r28
 63c:	df 93       	push	r29
 63e:	1f 92       	push	r1
 640:	cd b7       	in	r28, 0x3d	; 61
 642:	de b7       	in	r29, 0x3e	; 62
 644:	8b 01       	movw	r16, r22
 646:	f4 2e       	mov	r15, r20
 648:	80 62       	ori	r24, 0x20	; 32
 64a:	89 83       	std	Y+1, r24	; 0x01
 64c:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 650:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 654:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 658:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 65c:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 660:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 664:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 668:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 66c:	61 e0       	ldi	r22, 0x01	; 1
 66e:	ce 01       	movw	r24, r28
 670:	01 96       	adiw	r24, 0x01	; 1
 672:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 676:	6f 2d       	mov	r22, r15
 678:	c8 01       	movw	r24, r16
 67a:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 67e:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 682:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 686:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 68a:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 68e:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 692:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 696:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 69a:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 69e:	0f 90       	pop	r0
 6a0:	df 91       	pop	r29
 6a2:	cf 91       	pop	r28
 6a4:	1f 91       	pop	r17
 6a6:	0f 91       	pop	r16
 6a8:	ff 90       	pop	r15
 6aa:	08 95       	ret

000006ac <nRF24_ReadRegister>:
 6ac:	ef 92       	push	r14
 6ae:	ff 92       	push	r15
 6b0:	0f 93       	push	r16
 6b2:	1f 93       	push	r17
 6b4:	cf 93       	push	r28
 6b6:	df 93       	push	r29
 6b8:	00 d0       	rcall	.+0      	; 0x6ba <nRF24_ReadRegister+0xe>
 6ba:	cd b7       	in	r28, 0x3d	; 61
 6bc:	de b7       	in	r29, 0x3e	; 62
 6be:	8a 83       	std	Y+2, r24	; 0x02
 6c0:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 6c4:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 6c8:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 6cc:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 6d0:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 6d4:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 6d8:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 6dc:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 6e0:	61 e0       	ldi	r22, 0x01	; 1
 6e2:	ce 01       	movw	r24, r28
 6e4:	02 96       	adiw	r24, 0x02	; 2
 6e6:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 6ea:	ee 24       	eor	r14, r14
 6ec:	e3 94       	inc	r14
 6ee:	f1 2c       	mov	r15, r1
 6f0:	00 91 84 01 	lds	r16, 0x0184	; 0x800184 <nSS>
 6f4:	10 91 85 01 	lds	r17, 0x0185	; 0x800185 <nSS+0x1>
 6f8:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <nSS+0x2>
 6fc:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <nSS+0x3>
 700:	40 91 88 01 	lds	r20, 0x0188	; 0x800188 <nSS+0x4>
 704:	50 91 89 01 	lds	r21, 0x0189	; 0x800189 <nSS+0x5>
 708:	60 91 8a 01 	lds	r22, 0x018A	; 0x80018a <nSS+0x6>
 70c:	ce 01       	movw	r24, r28
 70e:	01 96       	adiw	r24, 0x01	; 1
 710:	0e 94 e5 06 	call	0xdca	; 0xdca <spiRead>
 714:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 718:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 71c:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 720:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 724:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 728:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 72c:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 730:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 734:	89 81       	ldd	r24, Y+1	; 0x01
 736:	0f 90       	pop	r0
 738:	0f 90       	pop	r0
 73a:	df 91       	pop	r29
 73c:	cf 91       	pop	r28
 73e:	1f 91       	pop	r17
 740:	0f 91       	pop	r16
 742:	ff 90       	pop	r15
 744:	ef 90       	pop	r14
 746:	08 95       	ret

00000748 <nRF24_ReadRegisters>:
 748:	cf 92       	push	r12
 74a:	df 92       	push	r13
 74c:	ef 92       	push	r14
 74e:	ff 92       	push	r15
 750:	0f 93       	push	r16
 752:	1f 93       	push	r17
 754:	cf 93       	push	r28
 756:	df 93       	push	r29
 758:	1f 92       	push	r1
 75a:	cd b7       	in	r28, 0x3d	; 61
 75c:	de b7       	in	r29, 0x3e	; 62
 75e:	89 83       	std	Y+1, r24	; 0x01
 760:	6b 01       	movw	r12, r22
 762:	e4 2e       	mov	r14, r20
 764:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 768:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 76c:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 770:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 774:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 778:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 77c:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 780:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 784:	61 e0       	ldi	r22, 0x01	; 1
 786:	ce 01       	movw	r24, r28
 788:	01 96       	adiw	r24, 0x01	; 1
 78a:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 78e:	f1 2c       	mov	r15, r1
 790:	00 91 84 01 	lds	r16, 0x0184	; 0x800184 <nSS>
 794:	10 91 85 01 	lds	r17, 0x0185	; 0x800185 <nSS+0x1>
 798:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <nSS+0x2>
 79c:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <nSS+0x3>
 7a0:	40 91 88 01 	lds	r20, 0x0188	; 0x800188 <nSS+0x4>
 7a4:	50 91 89 01 	lds	r21, 0x0189	; 0x800189 <nSS+0x5>
 7a8:	60 91 8a 01 	lds	r22, 0x018A	; 0x80018a <nSS+0x6>
 7ac:	c6 01       	movw	r24, r12
 7ae:	0e 94 e5 06 	call	0xdca	; 0xdca <spiRead>
 7b2:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 7b6:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 7ba:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 7be:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 7c2:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 7c6:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 7ca:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 7ce:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 7d2:	0f 90       	pop	r0
 7d4:	df 91       	pop	r29
 7d6:	cf 91       	pop	r28
 7d8:	1f 91       	pop	r17
 7da:	0f 91       	pop	r16
 7dc:	ff 90       	pop	r15
 7de:	ef 90       	pop	r14
 7e0:	df 90       	pop	r13
 7e2:	cf 90       	pop	r12
 7e4:	08 95       	ret

000007e6 <nRF24_ReadConfig>:
 7e6:	80 e0       	ldi	r24, 0x00	; 0
 7e8:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 7ec:	08 95       	ret

000007ee <nRF24_WriteConfig>:
 7ee:	68 2f       	mov	r22, r24
 7f0:	80 e0       	ldi	r24, 0x00	; 0
 7f2:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 7f6:	08 95       	ret

000007f8 <nRF24_SetPALevel>:
 7f8:	cf 93       	push	r28
 7fa:	c8 2f       	mov	r28, r24
 7fc:	86 e0       	ldi	r24, 0x06	; 6
 7fe:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 802:	6c 2f       	mov	r22, r28
 804:	66 0f       	add	r22, r22
 806:	88 7f       	andi	r24, 0xF8	; 248
 808:	68 2b       	or	r22, r24
 80a:	86 e0       	ldi	r24, 0x06	; 6
 80c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 810:	cf 91       	pop	r28
 812:	08 95       	ret

00000814 <nRF24_SetDataRate>:
 814:	cf 93       	push	r28
 816:	c8 2f       	mov	r28, r24
 818:	86 e0       	ldi	r24, 0x06	; 6
 81a:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 81e:	68 2f       	mov	r22, r24
 820:	67 7d       	andi	r22, 0xD7	; 215
 822:	c2 30       	cpi	r28, 0x02	; 2
 824:	11 f4       	brne	.+4      	; 0x82a <nRF24_SetDataRate+0x16>
 826:	60 62       	ori	r22, 0x20	; 32
 828:	03 c0       	rjmp	.+6      	; 0x830 <nRF24_SetDataRate+0x1c>
 82a:	c1 30       	cpi	r28, 0x01	; 1
 82c:	09 f4       	brne	.+2      	; 0x830 <nRF24_SetDataRate+0x1c>
 82e:	68 60       	ori	r22, 0x08	; 8
 830:	86 e0       	ldi	r24, 0x06	; 6
 832:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 836:	cf 91       	pop	r28
 838:	08 95       	ret

0000083a <nRF24_ReadStatus>:
 83a:	87 e0       	ldi	r24, 0x07	; 7
 83c:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 840:	08 95       	ret

00000842 <nRF24_WriteStatus>:
 842:	68 2f       	mov	r22, r24
 844:	87 e0       	ldi	r24, 0x07	; 7
 846:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 84a:	08 95       	ret

0000084c <nRF24_FlushRX>:
 84c:	cf 93       	push	r28
 84e:	df 93       	push	r29
 850:	1f 92       	push	r1
 852:	cd b7       	in	r28, 0x3d	; 61
 854:	de b7       	in	r29, 0x3e	; 62
 856:	82 ee       	ldi	r24, 0xE2	; 226
 858:	89 83       	std	Y+1, r24	; 0x01
 85a:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 85e:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 862:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 866:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 86a:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 86e:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 872:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 876:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 87a:	61 e0       	ldi	r22, 0x01	; 1
 87c:	ce 01       	movw	r24, r28
 87e:	01 96       	adiw	r24, 0x01	; 1
 880:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 884:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 888:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 88c:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 890:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 894:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 898:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 89c:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 8a0:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 8a4:	0f 90       	pop	r0
 8a6:	df 91       	pop	r29
 8a8:	cf 91       	pop	r28
 8aa:	08 95       	ret

000008ac <nRF24_FlushTX>:
 8ac:	cf 93       	push	r28
 8ae:	df 93       	push	r29
 8b0:	1f 92       	push	r1
 8b2:	cd b7       	in	r28, 0x3d	; 61
 8b4:	de b7       	in	r29, 0x3e	; 62
 8b6:	81 ee       	ldi	r24, 0xE1	; 225
 8b8:	89 83       	std	Y+1, r24	; 0x01
 8ba:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 8be:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 8c2:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 8c6:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 8ca:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 8ce:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 8d2:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 8d6:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 8da:	61 e0       	ldi	r22, 0x01	; 1
 8dc:	ce 01       	movw	r24, r28
 8de:	01 96       	adiw	r24, 0x01	; 1
 8e0:	0e 94 cd 02 	call	0x59a	; 0x59a <nRF24_SendSpi>
 8e4:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 8e8:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 8ec:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 8f0:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 8f4:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 8f8:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 8fc:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 900:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 904:	0f 90       	pop	r0
 906:	df 91       	pop	r29
 908:	cf 91       	pop	r28
 90a:	08 95       	ret

0000090c <nRF24_TX_Mode>:
 90c:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <CE>
 910:	30 91 7e 01 	lds	r19, 0x017E	; 0x80017e <CE+0x1>
 914:	40 91 7f 01 	lds	r20, 0x017F	; 0x80017f <CE+0x2>
 918:	50 91 80 01 	lds	r21, 0x0180	; 0x800180 <CE+0x3>
 91c:	60 91 81 01 	lds	r22, 0x0181	; 0x800181 <CE+0x4>
 920:	70 91 82 01 	lds	r23, 0x0182	; 0x800182 <CE+0x5>
 924:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <CE+0x6>
 928:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 92c:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 930:	8e 7f       	andi	r24, 0xFE	; 254
 932:	82 60       	ori	r24, 0x02	; 2
 934:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 938:	80 e7       	ldi	r24, 0x70	; 112
 93a:	0e 94 21 04 	call	0x842	; 0x842 <nRF24_WriteStatus>
 93e:	0e 94 26 04 	call	0x84c	; 0x84c <nRF24_FlushRX>
 942:	0e 94 56 04 	call	0x8ac	; 0x8ac <nRF24_FlushTX>
 946:	81 e0       	ldi	r24, 0x01	; 1
 948:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>
 94c:	08 95       	ret

0000094e <nRF24_EnableCRC>:
 94e:	cf 93       	push	r28
 950:	c8 2f       	mov	r28, r24
 952:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 956:	cc 23       	and	r28, r28
 958:	11 f0       	breq	.+4      	; 0x95e <nRF24_EnableCRC+0x10>
 95a:	88 60       	ori	r24, 0x08	; 8
 95c:	01 c0       	rjmp	.+2      	; 0x960 <nRF24_EnableCRC+0x12>
 95e:	87 7f       	andi	r24, 0xF7	; 247
 960:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 964:	cf 91       	pop	r28
 966:	08 95       	ret

00000968 <nRF24_SetCRCLength>:
 968:	cf 93       	push	r28
 96a:	c8 2f       	mov	r28, r24
 96c:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 970:	c1 30       	cpi	r28, 0x01	; 1
 972:	11 f4       	brne	.+4      	; 0x978 <nRF24_SetCRCLength+0x10>
 974:	84 60       	ori	r24, 0x04	; 4
 976:	01 c0       	rjmp	.+2      	; 0x97a <nRF24_SetCRCLength+0x12>
 978:	8b 7f       	andi	r24, 0xFB	; 251
 97a:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 97e:	cf 91       	pop	r28
 980:	08 95       	ret

00000982 <nRF24_SetRFChannel>:
 982:	68 2f       	mov	r22, r24
 984:	6f 77       	andi	r22, 0x7F	; 127
 986:	85 e0       	ldi	r24, 0x05	; 5
 988:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 98c:	08 95       	ret

0000098e <nRF24_SetPayloadSize>:
 98e:	6f 73       	andi	r22, 0x3F	; 63
 990:	86 30       	cpi	r24, 0x06	; 6
 992:	08 f0       	brcs	.+2      	; 0x996 <nRF24_SetPayloadSize+0x8>
 994:	85 e0       	ldi	r24, 0x05	; 5
 996:	8f 5e       	subi	r24, 0xEF	; 239
 998:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 99c:	08 95       	ret

0000099e <nRF24_EnablePipe>:
 99e:	cf 93       	push	r28
 9a0:	df 93       	push	r29
 9a2:	d6 2f       	mov	r29, r22
 9a4:	c8 2f       	mov	r28, r24
 9a6:	86 30       	cpi	r24, 0x06	; 6
 9a8:	08 f0       	brcs	.+2      	; 0x9ac <nRF24_EnablePipe+0xe>
 9aa:	c5 e0       	ldi	r28, 0x05	; 5
 9ac:	82 e0       	ldi	r24, 0x02	; 2
 9ae:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 9b2:	d1 30       	cpi	r29, 0x01	; 1
 9b4:	51 f4       	brne	.+20     	; 0x9ca <nRF24_EnablePipe+0x2c>
 9b6:	21 e0       	ldi	r18, 0x01	; 1
 9b8:	30 e0       	ldi	r19, 0x00	; 0
 9ba:	02 c0       	rjmp	.+4      	; 0x9c0 <nRF24_EnablePipe+0x22>
 9bc:	22 0f       	add	r18, r18
 9be:	33 1f       	adc	r19, r19
 9c0:	ca 95       	dec	r28
 9c2:	e2 f7       	brpl	.-8      	; 0x9bc <nRF24_EnablePipe+0x1e>
 9c4:	68 2f       	mov	r22, r24
 9c6:	62 2b       	or	r22, r18
 9c8:	0a c0       	rjmp	.+20     	; 0x9de <nRF24_EnablePipe+0x40>
 9ca:	21 e0       	ldi	r18, 0x01	; 1
 9cc:	30 e0       	ldi	r19, 0x00	; 0
 9ce:	02 c0       	rjmp	.+4      	; 0x9d4 <nRF24_EnablePipe+0x36>
 9d0:	22 0f       	add	r18, r18
 9d2:	33 1f       	adc	r19, r19
 9d4:	ca 95       	dec	r28
 9d6:	e2 f7       	brpl	.-8      	; 0x9d0 <nRF24_EnablePipe+0x32>
 9d8:	20 95       	com	r18
 9da:	62 2f       	mov	r22, r18
 9dc:	68 23       	and	r22, r24
 9de:	82 e0       	ldi	r24, 0x02	; 2
 9e0:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 9e4:	df 91       	pop	r29
 9e6:	cf 91       	pop	r28
 9e8:	08 95       	ret

000009ea <nRF24_AutoACK>:
 9ea:	cf 93       	push	r28
 9ec:	df 93       	push	r29
 9ee:	d6 2f       	mov	r29, r22
 9f0:	c8 2f       	mov	r28, r24
 9f2:	86 30       	cpi	r24, 0x06	; 6
 9f4:	08 f0       	brcs	.+2      	; 0x9f8 <nRF24_AutoACK+0xe>
 9f6:	c5 e0       	ldi	r28, 0x05	; 5
 9f8:	81 e0       	ldi	r24, 0x01	; 1
 9fa:	0e 94 56 03 	call	0x6ac	; 0x6ac <nRF24_ReadRegister>
 9fe:	d1 30       	cpi	r29, 0x01	; 1
 a00:	51 f4       	brne	.+20     	; 0xa16 <nRF24_AutoACK+0x2c>
 a02:	21 e0       	ldi	r18, 0x01	; 1
 a04:	30 e0       	ldi	r19, 0x00	; 0
 a06:	02 c0       	rjmp	.+4      	; 0xa0c <nRF24_AutoACK+0x22>
 a08:	22 0f       	add	r18, r18
 a0a:	33 1f       	adc	r19, r19
 a0c:	ca 95       	dec	r28
 a0e:	e2 f7       	brpl	.-8      	; 0xa08 <nRF24_AutoACK+0x1e>
 a10:	68 2f       	mov	r22, r24
 a12:	62 2b       	or	r22, r18
 a14:	0a c0       	rjmp	.+20     	; 0xa2a <nRF24_AutoACK+0x40>
 a16:	21 e0       	ldi	r18, 0x01	; 1
 a18:	30 e0       	ldi	r19, 0x00	; 0
 a1a:	02 c0       	rjmp	.+4      	; 0xa20 <nRF24_AutoACK+0x36>
 a1c:	22 0f       	add	r18, r18
 a1e:	33 1f       	adc	r19, r19
 a20:	ca 95       	dec	r28
 a22:	e2 f7       	brpl	.-8      	; 0xa1c <nRF24_AutoACK+0x32>
 a24:	20 95       	com	r18
 a26:	62 2f       	mov	r22, r18
 a28:	68 23       	and	r22, r24
 a2a:	81 e0       	ldi	r24, 0x01	; 1
 a2c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 a30:	df 91       	pop	r29
 a32:	cf 91       	pop	r28
 a34:	08 95       	ret

00000a36 <nRF24_SetAddressWidth>:
 a36:	86 30       	cpi	r24, 0x06	; 6
 a38:	08 f0       	brcs	.+2      	; 0xa3c <nRF24_SetAddressWidth+0x6>
 a3a:	85 e0       	ldi	r24, 0x05	; 5
 a3c:	83 30       	cpi	r24, 0x03	; 3
 a3e:	08 f4       	brcc	.+2      	; 0xa42 <nRF24_SetAddressWidth+0xc>
 a40:	83 e0       	ldi	r24, 0x03	; 3
 a42:	82 50       	subi	r24, 0x02	; 2
 a44:	68 2f       	mov	r22, r24
 a46:	63 70       	andi	r22, 0x03	; 3
 a48:	83 e0       	ldi	r24, 0x03	; 3
 a4a:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 a4e:	08 95       	ret

00000a50 <nRF24_SetRXAddress>:
 a50:	cf 93       	push	r28
 a52:	df 93       	push	r29
 a54:	00 d0       	rcall	.+0      	; 0xa56 <nRF24_SetRXAddress+0x6>
 a56:	1f 92       	push	r1
 a58:	cd b7       	in	r28, 0x3d	; 61
 a5a:	de b7       	in	r29, 0x3e	; 62
 a5c:	82 30       	cpi	r24, 0x02	; 2
 a5e:	78 f4       	brcc	.+30     	; 0xa7e <nRF24_SetRXAddress+0x2e>
 a60:	fb 01       	movw	r30, r22
 a62:	90 81       	ld	r25, Z
 a64:	9b 83       	std	Y+3, r25	; 0x03
 a66:	91 81       	ldd	r25, Z+1	; 0x01
 a68:	9a 83       	std	Y+2, r25	; 0x02
 a6a:	92 81       	ldd	r25, Z+2	; 0x02
 a6c:	99 83       	std	Y+1, r25	; 0x01
 a6e:	43 e0       	ldi	r20, 0x03	; 3
 a70:	be 01       	movw	r22, r28
 a72:	6f 5f       	subi	r22, 0xFF	; 255
 a74:	7f 4f       	sbci	r23, 0xFF	; 255
 a76:	86 5f       	subi	r24, 0xF6	; 246
 a78:	0e 94 1a 03 	call	0x634	; 0x634 <nRF24_WriteRegisters>
 a7c:	05 c0       	rjmp	.+10     	; 0xa88 <nRF24_SetRXAddress+0x38>
 a7e:	fb 01       	movw	r30, r22
 a80:	62 81       	ldd	r22, Z+2	; 0x02
 a82:	86 5f       	subi	r24, 0xF6	; 246
 a84:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
 a88:	0f 90       	pop	r0
 a8a:	0f 90       	pop	r0
 a8c:	0f 90       	pop	r0
 a8e:	df 91       	pop	r29
 a90:	cf 91       	pop	r28
 a92:	08 95       	ret

00000a94 <nRF24_SetTXAddress>:
 a94:	0f 93       	push	r16
 a96:	1f 93       	push	r17
 a98:	cf 93       	push	r28
 a9a:	df 93       	push	r29
 a9c:	00 d0       	rcall	.+0      	; 0xa9e <nRF24_SetTXAddress+0xa>
 a9e:	1f 92       	push	r1
 aa0:	cd b7       	in	r28, 0x3d	; 61
 aa2:	de b7       	in	r29, 0x3e	; 62
 aa4:	8c 01       	movw	r16, r24
 aa6:	43 e0       	ldi	r20, 0x03	; 3
 aa8:	be 01       	movw	r22, r28
 aaa:	6f 5f       	subi	r22, 0xFF	; 255
 aac:	7f 4f       	sbci	r23, 0xFF	; 255
 aae:	8a e0       	ldi	r24, 0x0A	; 10
 ab0:	0e 94 a4 03 	call	0x748	; 0x748 <nRF24_ReadRegisters>
 ab4:	eb e8       	ldi	r30, 0x8B	; 139
 ab6:	f1 e0       	ldi	r31, 0x01	; 1
 ab8:	89 81       	ldd	r24, Y+1	; 0x01
 aba:	82 83       	std	Z+2, r24	; 0x02
 abc:	8a 81       	ldd	r24, Y+2	; 0x02
 abe:	81 83       	std	Z+1, r24	; 0x01
 ac0:	8b 81       	ldd	r24, Y+3	; 0x03
 ac2:	80 83       	st	Z, r24
 ac4:	f8 01       	movw	r30, r16
 ac6:	80 81       	ld	r24, Z
 ac8:	8b 83       	std	Y+3, r24	; 0x03
 aca:	81 81       	ldd	r24, Z+1	; 0x01
 acc:	8a 83       	std	Y+2, r24	; 0x02
 ace:	82 81       	ldd	r24, Z+2	; 0x02
 ad0:	89 83       	std	Y+1, r24	; 0x01
 ad2:	43 e0       	ldi	r20, 0x03	; 3
 ad4:	be 01       	movw	r22, r28
 ad6:	6f 5f       	subi	r22, 0xFF	; 255
 ad8:	7f 4f       	sbci	r23, 0xFF	; 255
 ada:	8a e0       	ldi	r24, 0x0A	; 10
 adc:	0e 94 1a 03 	call	0x634	; 0x634 <nRF24_WriteRegisters>
 ae0:	43 e0       	ldi	r20, 0x03	; 3
 ae2:	be 01       	movw	r22, r28
 ae4:	6f 5f       	subi	r22, 0xFF	; 255
 ae6:	7f 4f       	sbci	r23, 0xFF	; 255
 ae8:	80 e1       	ldi	r24, 0x10	; 16
 aea:	0e 94 1a 03 	call	0x634	; 0x634 <nRF24_WriteRegisters>
 aee:	0f 90       	pop	r0
 af0:	0f 90       	pop	r0
 af2:	0f 90       	pop	r0
 af4:	df 91       	pop	r29
 af6:	cf 91       	pop	r28
 af8:	1f 91       	pop	r17
 afa:	0f 91       	pop	r16
 afc:	08 95       	ret

00000afe <nRF24_ClearInterrupts>:
 afe:	0e 94 1d 04 	call	0x83a	; 0x83a <nRF24_ReadStatus>
 b02:	80 67       	ori	r24, 0x70	; 112
 b04:	0e 94 21 04 	call	0x842	; 0x842 <nRF24_WriteStatus>
 b08:	08 95       	ret

00000b0a <nRF24_EnableRXDataReadyIRQ>:
 b0a:	cf 93       	push	r28
 b0c:	c8 2f       	mov	r28, r24
 b0e:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 b12:	c1 11       	cpse	r28, r1
 b14:	02 c0       	rjmp	.+4      	; 0xb1a <nRF24_EnableRXDataReadyIRQ+0x10>
 b16:	80 64       	ori	r24, 0x40	; 64
 b18:	01 c0       	rjmp	.+2      	; 0xb1c <nRF24_EnableRXDataReadyIRQ+0x12>
 b1a:	8f 7b       	andi	r24, 0xBF	; 191
 b1c:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 b20:	cf 91       	pop	r28
 b22:	08 95       	ret

00000b24 <nRF24_EnableTXDataSentIRQ>:
 b24:	cf 93       	push	r28
 b26:	c8 2f       	mov	r28, r24
 b28:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 b2c:	c1 11       	cpse	r28, r1
 b2e:	02 c0       	rjmp	.+4      	; 0xb34 <nRF24_EnableTXDataSentIRQ+0x10>
 b30:	80 62       	ori	r24, 0x20	; 32
 b32:	01 c0       	rjmp	.+2      	; 0xb36 <nRF24_EnableTXDataSentIRQ+0x12>
 b34:	8f 7d       	andi	r24, 0xDF	; 223
 b36:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 b3a:	cf 91       	pop	r28
 b3c:	08 95       	ret

00000b3e <nRF24_EnableMaxRetransmitIRQ>:
 b3e:	cf 93       	push	r28
 b40:	c8 2f       	mov	r28, r24
 b42:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <nRF24_ReadConfig>
 b46:	c1 11       	cpse	r28, r1
 b48:	02 c0       	rjmp	.+4      	; 0xb4e <nRF24_EnableMaxRetransmitIRQ+0x10>
 b4a:	80 61       	ori	r24, 0x10	; 16
 b4c:	01 c0       	rjmp	.+2      	; 0xb50 <nRF24_EnableMaxRetransmitIRQ+0x12>
 b4e:	8f 7e       	andi	r24, 0xEF	; 239
 b50:	0e 94 f7 03 	call	0x7ee	; 0x7ee <nRF24_WriteConfig>
 b54:	cf 91       	pop	r28
 b56:	08 95       	ret

00000b58 <nRF24_WriteTXPayload>:
 b58:	41 e0       	ldi	r20, 0x01	; 1
 b5a:	bc 01       	movw	r22, r24
 b5c:	80 ea       	ldi	r24, 0xA0	; 160
 b5e:	0e 94 1a 03 	call	0x634	; 0x634 <nRF24_WriteRegisters>
 b62:	08 95       	ret

00000b64 <nRF24_WaitTX>:
 b64:	cf 93       	push	r28
 b66:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <CE>
 b6a:	30 91 7e 01 	lds	r19, 0x017E	; 0x80017e <CE+0x1>
 b6e:	40 91 7f 01 	lds	r20, 0x017F	; 0x80017f <CE+0x2>
 b72:	50 91 80 01 	lds	r21, 0x0180	; 0x800180 <CE+0x3>
 b76:	60 91 81 01 	lds	r22, 0x0181	; 0x800181 <CE+0x4>
 b7a:	70 91 82 01 	lds	r23, 0x0182	; 0x800182 <CE+0x5>
 b7e:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <CE+0x6>
 b82:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
 b86:	81 e0       	ldi	r24, 0x01	; 1
 b88:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>
 b8c:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <CE>
 b90:	30 91 7e 01 	lds	r19, 0x017E	; 0x80017e <CE+0x1>
 b94:	40 91 7f 01 	lds	r20, 0x017F	; 0x80017f <CE+0x2>
 b98:	50 91 80 01 	lds	r21, 0x0180	; 0x800180 <CE+0x3>
 b9c:	60 91 81 01 	lds	r22, 0x0181	; 0x800181 <CE+0x4>
 ba0:	70 91 82 01 	lds	r23, 0x0182	; 0x800182 <CE+0x5>
 ba4:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <CE+0x6>
 ba8:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
 bac:	84 e6       	ldi	r24, 0x64	; 100
 bae:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>
 bb2:	0e 94 1d 04 	call	0x83a	; 0x83a <nRF24_ReadStatus>
 bb6:	c8 2f       	mov	r28, r24
 bb8:	84 e6       	ldi	r24, 0x64	; 100
 bba:	91 e0       	ldi	r25, 0x01	; 1
 bbc:	0e 94 4d 07 	call	0xe9a	; 0xe9a <uartSendString>
 bc0:	8c 2f       	mov	r24, r28
 bc2:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <uartSendHex>
 bc6:	89 e5       	ldi	r24, 0x59	; 89
 bc8:	91 e0       	ldi	r25, 0x01	; 1
 bca:	0e 94 4d 07 	call	0xe9a	; 0xe9a <uartSendString>
 bce:	c0 73       	andi	r28, 0x30	; 48
 bd0:	69 f3       	breq	.-38     	; 0xbac <nRF24_WaitTX+0x48>
 bd2:	cf 91       	pop	r28
 bd4:	08 95       	ret

00000bd6 <nRF24_Init>:

void nRF24_Init(gpioPin_t nSS_pin, gpioPin_t CE_pin)
{
 bd6:	af 92       	push	r10
 bd8:	bf 92       	push	r11
 bda:	cf 92       	push	r12
 bdc:	df 92       	push	r13
 bde:	ef 92       	push	r14
 be0:	ff 92       	push	r15
 be2:	0f 93       	push	r16
 be4:	cf 93       	push	r28
 be6:	df 93       	push	r29
 be8:	cd b7       	in	r28, 0x3d	; 61
 bea:	de b7       	in	r29, 0x3e	; 62
 bec:	2e 97       	sbiw	r28, 0x0e	; 14
 bee:	0f b6       	in	r0, 0x3f	; 63
 bf0:	f8 94       	cli
 bf2:	de bf       	out	0x3e, r29	; 62
 bf4:	0f be       	out	0x3f, r0	; 63
 bf6:	cd bf       	out	0x3d, r28	; 61
 bf8:	29 83       	std	Y+1, r18	; 0x01
 bfa:	3a 83       	std	Y+2, r19	; 0x02
 bfc:	4b 83       	std	Y+3, r20	; 0x03
 bfe:	5c 83       	std	Y+4, r21	; 0x04
 c00:	6d 83       	std	Y+5, r22	; 0x05
 c02:	7e 83       	std	Y+6, r23	; 0x06
 c04:	8f 83       	std	Y+7, r24	; 0x07
 c06:	a8 86       	std	Y+8, r10	; 0x08
 c08:	b9 86       	std	Y+9, r11	; 0x09
 c0a:	ca 86       	std	Y+10, r12	; 0x0a
 c0c:	db 86       	std	Y+11, r13	; 0x0b
 c0e:	ec 86       	std	Y+12, r14	; 0x0c
 c10:	fd 86       	std	Y+13, r15	; 0x0d
 c12:	0e 87       	std	Y+14, r16	; 0x0e
	nSS = nSS_pin;
 c14:	87 e0       	ldi	r24, 0x07	; 7
 c16:	fe 01       	movw	r30, r28
 c18:	31 96       	adiw	r30, 0x01	; 1
 c1a:	a4 e8       	ldi	r26, 0x84	; 132
 c1c:	b1 e0       	ldi	r27, 0x01	; 1
 c1e:	01 90       	ld	r0, Z+
 c20:	0d 92       	st	X+, r0
 c22:	8a 95       	dec	r24
 c24:	e1 f7       	brne	.-8      	; 0xc1e <nRF24_Init+0x48>
	CE = CE_pin;
 c26:	87 e0       	ldi	r24, 0x07	; 7
 c28:	fe 01       	movw	r30, r28
 c2a:	38 96       	adiw	r30, 0x08	; 8
 c2c:	ad e7       	ldi	r26, 0x7D	; 125
 c2e:	b1 e0       	ldi	r27, 0x01	; 1
 c30:	01 90       	ld	r0, Z+
 c32:	0d 92       	st	X+, r0
 c34:	8a 95       	dec	r24
 c36:	e1 f7       	brne	.-8      	; 0xc30 <nRF24_Init+0x5a>
	// inicjalizacja SPI
	spiInit();
 c38:	0e 94 88 06 	call	0xd10	; 0xd10 <spiInit>

	NRF24_CE_LOW;
 c3c:	20 91 7d 01 	lds	r18, 0x017D	; 0x80017d <CE>
 c40:	30 91 7e 01 	lds	r19, 0x017E	; 0x80017e <CE+0x1>
 c44:	40 91 7f 01 	lds	r20, 0x017F	; 0x80017f <CE+0x2>
 c48:	50 91 80 01 	lds	r21, 0x0180	; 0x800180 <CE+0x3>
 c4c:	60 91 81 01 	lds	r22, 0x0181	; 0x800181 <CE+0x4>
 c50:	70 91 82 01 	lds	r23, 0x0182	; 0x800182 <CE+0x5>
 c54:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <CE+0x6>
 c58:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	NRF24_CSN_HIGH;
 c5c:	20 91 84 01 	lds	r18, 0x0184	; 0x800184 <nSS>
 c60:	30 91 85 01 	lds	r19, 0x0185	; 0x800185 <nSS+0x1>
 c64:	40 91 86 01 	lds	r20, 0x0186	; 0x800186 <nSS+0x2>
 c68:	50 91 87 01 	lds	r21, 0x0187	; 0x800187 <nSS+0x3>
 c6c:	60 91 88 01 	lds	r22, 0x0188	; 0x800188 <nSS+0x4>
 c70:	70 91 89 01 	lds	r23, 0x0189	; 0x800189 <nSS+0x5>
 c74:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <nSS+0x6>
 c78:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>

	nRF24_Delay(5); // Wait for radio power up
 c7c:	85 e0       	ldi	r24, 0x05	; 5
 c7e:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 c82:	83 e0       	ldi	r24, 0x03	; 3
 c84:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 c88:	82 e0       	ldi	r24, 0x02	; 2
 c8a:	0e 94 0a 04 	call	0x814	; 0x814 <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 c8e:	81 e0       	ldi	r24, 0x01	; 1
 c90:	0e 94 a7 04 	call	0x94e	; 0x94e <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 c94:	80 e0       	ldi	r24, 0x00	; 0
 c96:	0e 94 b4 04 	call	0x968	; 0x968 <nRF24_SetCRCLength>
}

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 c9a:	67 e4       	ldi	r22, 0x47	; 71
 c9c:	84 e0       	ldi	r24, 0x04	; 4
 c9e:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
	nRF24_EnableCRC(1); // Enable CRC
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
 ca2:	60 e0       	ldi	r22, 0x00	; 0
 ca4:	8c e1       	ldi	r24, 0x1C	; 28
 ca6:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nRF24_WriteRegister>
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 caa:	8a e0       	ldi	r24, 0x0A	; 10
 cac:	0e 94 c1 04 	call	0x982	; 0x982 <nRF24_SetRFChannel>
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
 cb0:	61 e0       	ldi	r22, 0x01	; 1
 cb2:	80 e0       	ldi	r24, 0x00	; 0
 cb4:	0e 94 c7 04 	call	0x98e	; 0x98e <nRF24_SetPayloadSize>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 cb8:	61 e0       	ldi	r22, 0x01	; 1
 cba:	80 e0       	ldi	r24, 0x00	; 0
 cbc:	0e 94 cf 04 	call	0x99e	; 0x99e <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 cc0:	61 e0       	ldi	r22, 0x01	; 1
 cc2:	80 e0       	ldi	r24, 0x00	; 0
 cc4:	0e 94 f5 04 	call	0x9ea	; 0x9ea <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 cc8:	83 e0       	ldi	r24, 0x03	; 3
 cca:	0e 94 1b 05 	call	0xa36	; 0xa36 <nRF24_SetAddressWidth>

	nRF24_Delay(20);
 cce:	84 e1       	ldi	r24, 0x14	; 20
 cd0:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>

	nRF24_EnableRXDataReadyIRQ(0);
 cd4:	80 e0       	ldi	r24, 0x00	; 0
 cd6:	0e 94 85 05 	call	0xb0a	; 0xb0a <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(0);
 cda:	80 e0       	ldi	r24, 0x00	; 0
 cdc:	0e 94 92 05 	call	0xb24	; 0xb24 <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(0);
 ce0:	80 e0       	ldi	r24, 0x00	; 0
 ce2:	0e 94 9f 05 	call	0xb3e	; 0xb3e <nRF24_EnableMaxRetransmitIRQ>

	nRF24_Delay(20);
 ce6:	84 e1       	ldi	r24, 0x14	; 20
 ce8:	0e 94 bc 02 	call	0x578	; 0x578 <nRF24_Delay>

	nRF24_ClearInterrupts();
 cec:	0e 94 7f 05 	call	0xafe	; 0xafe <nRF24_ClearInterrupts>
}
 cf0:	2e 96       	adiw	r28, 0x0e	; 14
 cf2:	0f b6       	in	r0, 0x3f	; 63
 cf4:	f8 94       	cli
 cf6:	de bf       	out	0x3e, r29	; 62
 cf8:	0f be       	out	0x3f, r0	; 63
 cfa:	cd bf       	out	0x3d, r28	; 61
 cfc:	df 91       	pop	r29
 cfe:	cf 91       	pop	r28
 d00:	0f 91       	pop	r16
 d02:	ff 90       	pop	r15
 d04:	ef 90       	pop	r14
 d06:	df 90       	pop	r13
 d08:	cf 90       	pop	r12
 d0a:	bf 90       	pop	r11
 d0c:	af 90       	pop	r10
 d0e:	08 95       	ret

00000d10 <spiInit>:
#include "SPI.h"

void spiInit(void) //SPI initialization
{
	//TODO
	SPI_DDR |= (1<<MOSI)|(1<<SCK)|(1<<SS);
 d10:	84 b1       	in	r24, 0x04	; 4
 d12:	8c 62       	ori	r24, 0x2C	; 44
 d14:	84 b9       	out	0x04, r24	; 4
	SET_SS;//high state on SS line
 d16:	2a 9a       	sbi	0x05, 2	; 5
	SPCR &= ~( SPI_SPCR_CPOL | SPI_SPCR_CPHA | SPI_SPCR_DORD ) ;// MSB first, CPOL=0, CPHA=0
 d18:	8c b5       	in	r24, 0x2c	; 44
 d1a:	83 7d       	andi	r24, 0xD3	; 211
 d1c:	8c bd       	out	0x2c, r24	; 44
	SPCR |= SPI_SPCR_MSTR | SPI_SPCR_SPE;
 d1e:	8c b5       	in	r24, 0x2c	; 44
 d20:	80 65       	ori	r24, 0x50	; 80
 d22:	8c bd       	out	0x2c, r24	; 44
 d24:	08 95       	ret

00000d26 <spiTransreceive>:


uint8_t spiTransreceive(uint8_t data)
{
	//transmit and/or receive 1 byte of data
	SPDR = data;
 d26:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 d28:	0d b4       	in	r0, 0x2d	; 45
 d2a:	07 fe       	sbrs	r0, 7
 d2c:	fd cf       	rjmp	.-6      	; 0xd28 <spiTransreceive+0x2>
	return SPDR;
 d2e:	8e b5       	in	r24, 0x2e	; 46
	
}
 d30:	08 95       	ret

00000d32 <spiWrite>:
void spiWrite( uint8_t* data, gpioPin_t nSS,int N )// writing data to SPI
{
 d32:	cf 92       	push	r12
 d34:	df 92       	push	r13
 d36:	ef 92       	push	r14
 d38:	ff 92       	push	r15
 d3a:	0f 93       	push	r16
 d3c:	1f 93       	push	r17
 d3e:	cf 93       	push	r28
 d40:	df 93       	push	r29
 d42:	cd b7       	in	r28, 0x3d	; 61
 d44:	de b7       	in	r29, 0x3e	; 62
 d46:	27 97       	sbiw	r28, 0x07	; 7
 d48:	0f b6       	in	r0, 0x3f	; 63
 d4a:	f8 94       	cli
 d4c:	de bf       	out	0x3e, r29	; 62
 d4e:	0f be       	out	0x3f, r0	; 63
 d50:	cd bf       	out	0x3d, r28	; 61
 d52:	6c 01       	movw	r12, r24
 d54:	09 83       	std	Y+1, r16	; 0x01
 d56:	1a 83       	std	Y+2, r17	; 0x02
 d58:	f2 2f       	mov	r31, r18
 d5a:	2b 83       	std	Y+3, r18	; 0x03
 d5c:	e3 2f       	mov	r30, r19
 d5e:	3c 83       	std	Y+4, r19	; 0x04
 d60:	94 2f       	mov	r25, r20
 d62:	4d 83       	std	Y+5, r20	; 0x05
 d64:	75 2f       	mov	r23, r21
 d66:	5e 83       	std	Y+6, r21	; 0x06
 d68:	86 2f       	mov	r24, r22
 d6a:	6f 83       	std	Y+7, r22	; 0x07
	clearPin(nSS);
 d6c:	20 2f       	mov	r18, r16
 d6e:	31 2f       	mov	r19, r17
 d70:	4f 2f       	mov	r20, r31
 d72:	5e 2f       	mov	r21, r30
 d74:	69 2f       	mov	r22, r25
 d76:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	for (uint8_t it=0;it<N;++it)
 d7a:	1e 14       	cp	r1, r14
 d7c:	1f 04       	cpc	r1, r15
 d7e:	6c f4       	brge	.+26     	; 0xd9a <spiWrite+0x68>
 d80:	10 e0       	ldi	r17, 0x00	; 0
	{
		spiTransreceive(data[it]);
 d82:	f6 01       	movw	r30, r12
 d84:	e1 0f       	add	r30, r17
 d86:	f1 1d       	adc	r31, r1
 d88:	80 81       	ld	r24, Z
 d8a:	0e 94 93 06 	call	0xd26	; 0xd26 <spiTransreceive>
	
}
void spiWrite( uint8_t* data, gpioPin_t nSS,int N )// writing data to SPI
{
	clearPin(nSS);
	for (uint8_t it=0;it<N;++it)
 d8e:	1f 5f       	subi	r17, 0xFF	; 255
 d90:	81 2f       	mov	r24, r17
 d92:	90 e0       	ldi	r25, 0x00	; 0
 d94:	8e 15       	cp	r24, r14
 d96:	9f 05       	cpc	r25, r15
 d98:	a4 f3       	brlt	.-24     	; 0xd82 <spiWrite+0x50>
	{
		spiTransreceive(data[it]);
	}
	setPin(nSS);
 d9a:	29 81       	ldd	r18, Y+1	; 0x01
 d9c:	3a 81       	ldd	r19, Y+2	; 0x02
 d9e:	4b 81       	ldd	r20, Y+3	; 0x03
 da0:	5c 81       	ldd	r21, Y+4	; 0x04
 da2:	6d 81       	ldd	r22, Y+5	; 0x05
 da4:	7e 81       	ldd	r23, Y+6	; 0x06
 da6:	8f 81       	ldd	r24, Y+7	; 0x07
 da8:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
}
 dac:	27 96       	adiw	r28, 0x07	; 7
 dae:	0f b6       	in	r0, 0x3f	; 63
 db0:	f8 94       	cli
 db2:	de bf       	out	0x3e, r29	; 62
 db4:	0f be       	out	0x3f, r0	; 63
 db6:	cd bf       	out	0x3d, r28	; 61
 db8:	df 91       	pop	r29
 dba:	cf 91       	pop	r28
 dbc:	1f 91       	pop	r17
 dbe:	0f 91       	pop	r16
 dc0:	ff 90       	pop	r15
 dc2:	ef 90       	pop	r14
 dc4:	df 90       	pop	r13
 dc6:	cf 90       	pop	r12
 dc8:	08 95       	ret

00000dca <spiRead>:

void spiRead(  uint8_t* data, gpioPin_t nSS,int N )// reading data from SPI
{
 dca:	af 92       	push	r10
 dcc:	bf 92       	push	r11
 dce:	cf 92       	push	r12
 dd0:	df 92       	push	r13
 dd2:	ef 92       	push	r14
 dd4:	ff 92       	push	r15
 dd6:	0f 93       	push	r16
 dd8:	1f 93       	push	r17
 dda:	cf 93       	push	r28
 ddc:	df 93       	push	r29
 dde:	cd b7       	in	r28, 0x3d	; 61
 de0:	de b7       	in	r29, 0x3e	; 62
 de2:	27 97       	sbiw	r28, 0x07	; 7
 de4:	0f b6       	in	r0, 0x3f	; 63
 de6:	f8 94       	cli
 de8:	de bf       	out	0x3e, r29	; 62
 dea:	0f be       	out	0x3f, r0	; 63
 dec:	cd bf       	out	0x3d, r28	; 61
 dee:	5c 01       	movw	r10, r24
 df0:	09 83       	std	Y+1, r16	; 0x01
 df2:	1a 83       	std	Y+2, r17	; 0x02
 df4:	f2 2f       	mov	r31, r18
 df6:	2b 83       	std	Y+3, r18	; 0x03
 df8:	e3 2f       	mov	r30, r19
 dfa:	3c 83       	std	Y+4, r19	; 0x04
 dfc:	94 2f       	mov	r25, r20
 dfe:	4d 83       	std	Y+5, r20	; 0x05
 e00:	75 2f       	mov	r23, r21
 e02:	5e 83       	std	Y+6, r21	; 0x06
 e04:	86 2f       	mov	r24, r22
 e06:	6f 83       	std	Y+7, r22	; 0x07
	clearPin(nSS);
 e08:	20 2f       	mov	r18, r16
 e0a:	31 2f       	mov	r19, r17
 e0c:	4f 2f       	mov	r20, r31
 e0e:	5e 2f       	mov	r21, r30
 e10:	69 2f       	mov	r22, r25
 e12:	0e 94 a1 00 	call	0x142	; 0x142 <clearPin>
	for (uint8_t it=0;it<N;++it)
 e16:	1e 14       	cp	r1, r14
 e18:	1f 04       	cpc	r1, r15
 e1a:	7c f4       	brge	.+30     	; 0xe3a <spiRead+0x70>
 e1c:	10 e0       	ldi	r17, 0x00	; 0
	{
		data[it] = spiTransreceive(0x00);
 e1e:	65 01       	movw	r12, r10
 e20:	c1 0e       	add	r12, r17
 e22:	d1 1c       	adc	r13, r1
 e24:	80 e0       	ldi	r24, 0x00	; 0
 e26:	0e 94 93 06 	call	0xd26	; 0xd26 <spiTransreceive>
 e2a:	f6 01       	movw	r30, r12
 e2c:	80 83       	st	Z, r24
}

void spiRead(  uint8_t* data, gpioPin_t nSS,int N )// reading data from SPI
{
	clearPin(nSS);
	for (uint8_t it=0;it<N;++it)
 e2e:	1f 5f       	subi	r17, 0xFF	; 255
 e30:	81 2f       	mov	r24, r17
 e32:	90 e0       	ldi	r25, 0x00	; 0
 e34:	8e 15       	cp	r24, r14
 e36:	9f 05       	cpc	r25, r15
 e38:	94 f3       	brlt	.-28     	; 0xe1e <spiRead+0x54>
	{
		data[it] = spiTransreceive(0x00);
	}
	setPin(nSS);
 e3a:	29 81       	ldd	r18, Y+1	; 0x01
 e3c:	3a 81       	ldd	r19, Y+2	; 0x02
 e3e:	4b 81       	ldd	r20, Y+3	; 0x03
 e40:	5c 81       	ldd	r21, Y+4	; 0x04
 e42:	6d 81       	ldd	r22, Y+5	; 0x05
 e44:	7e 81       	ldd	r23, Y+6	; 0x06
 e46:	8f 81       	ldd	r24, Y+7	; 0x07
 e48:	0e 94 7a 00 	call	0xf4	; 0xf4 <setPin>
}
 e4c:	27 96       	adiw	r28, 0x07	; 7
 e4e:	0f b6       	in	r0, 0x3f	; 63
 e50:	f8 94       	cli
 e52:	de bf       	out	0x3e, r29	; 62
 e54:	0f be       	out	0x3f, r0	; 63
 e56:	cd bf       	out	0x3d, r28	; 61
 e58:	df 91       	pop	r29
 e5a:	cf 91       	pop	r28
 e5c:	1f 91       	pop	r17
 e5e:	0f 91       	pop	r16
 e60:	ff 90       	pop	r15
 e62:	ef 90       	pop	r14
 e64:	df 90       	pop	r13
 e66:	cf 90       	pop	r12
 e68:	bf 90       	pop	r11
 e6a:	af 90       	pop	r10
 e6c:	08 95       	ret

00000e6e <uartInit>:
#define USART_BAUDRATE 4800
#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)

void uartInit(void)
{
	UBRR0H = (BAUD_PRESCALE >> 8);        //wpisanie starszego bajtu
 e6e:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = BAUD_PRESCALE;             //wpisanie mlodszego bajtu
 e72:	8c e0       	ldi	r24, 0x0C	; 12
 e74:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	
	UCSR0A = 0x00;
 e78:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	UCSR0B = (UART_UCSRnB_RXEN)|(UART_UCSRnB_TXEN);
 e7c:	88 e1       	ldi	r24, 0x18	; 24
 e7e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = UART_UCSRnC_UCSZ1 | UART_UCSRnC_UCSZ0;
 e82:	86 e0       	ldi	r24, 0x06	; 6
 e84:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 e88:	08 95       	ret

00000e8a <uartSendChar>:
}

void uartSendChar(uint8_t c)
{
	UDR0 = c;
 e8a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	while( ! (UCSR0A & UART_UCSRnA_UDRE) );
 e8e:	e0 ec       	ldi	r30, 0xC0	; 192
 e90:	f0 e0       	ldi	r31, 0x00	; 0
 e92:	80 81       	ld	r24, Z
 e94:	85 ff       	sbrs	r24, 5
 e96:	fd cf       	rjmp	.-6      	; 0xe92 <uartSendChar+0x8>
}
 e98:	08 95       	ret

00000e9a <uartSendString>:

void uartSendString(const char* str)
{
 e9a:	cf 93       	push	r28
 e9c:	df 93       	push	r29
 e9e:	ec 01       	movw	r28, r24
	while( *str )
 ea0:	88 81       	ld	r24, Y
 ea2:	88 23       	and	r24, r24
 ea4:	31 f0       	breq	.+12     	; 0xeb2 <uartSendString+0x18>
 ea6:	21 96       	adiw	r28, 0x01	; 1
	{
		uartSendChar(*str);
 ea8:	0e 94 45 07 	call	0xe8a	; 0xe8a <uartSendChar>
	while( ! (UCSR0A & UART_UCSRnA_UDRE) );
}

void uartSendString(const char* str)
{
	while( *str )
 eac:	89 91       	ld	r24, Y+
 eae:	81 11       	cpse	r24, r1
 eb0:	fb cf       	rjmp	.-10     	; 0xea8 <uartSendString+0xe>
	{
		uartSendChar(*str);
		str++;
	}
}
 eb2:	df 91       	pop	r29
 eb4:	cf 91       	pop	r28
 eb6:	08 95       	ret

00000eb8 <uartSendHex>:
	return 'X';
	
}

void uartSendHex(uint8_t c)
{
 eb8:	cf 93       	push	r28
 eba:	df 93       	push	r29
	uint8_t high4Bits = bitsToHex((c >> 4)&0x0F);
 ebc:	98 2f       	mov	r25, r24
 ebe:	92 95       	swap	r25
 ec0:	9f 70       	andi	r25, 0x0F	; 15
static uint8_t bitsToHex(uint8_t bits)
{
	
	bits &= 0x0F;
	
	switch(bits)
 ec2:	9a 30       	cpi	r25, 0x0A	; 10
 ec4:	18 f4       	brcc	.+6      	; 0xecc <uartSendHex+0x14>
		case 4 	:
		case 5	:
		case 6	:
		case 7	:
		case 8	:
		case 9 	:	return '0' + bits;
 ec6:	d0 e3       	ldi	r29, 0x30	; 48
 ec8:	d9 0f       	add	r29, r25
 eca:	02 c0       	rjmp	.+4      	; 0xed0 <uartSendHex+0x18>
		case 10 :
		case 11 :
		case 12 :
		case 13 :
		case 14 :
		case 15 :	return 'A' + (bits-10);
 ecc:	d7 e3       	ldi	r29, 0x37	; 55
 ece:	d9 0f       	add	r29, r25
}

static uint8_t bitsToHex(uint8_t bits)
{
	
	bits &= 0x0F;
 ed0:	8f 70       	andi	r24, 0x0F	; 15
	
	switch(bits)
 ed2:	8a 30       	cpi	r24, 0x0A	; 10
 ed4:	18 f4       	brcc	.+6      	; 0xedc <uartSendHex+0x24>
		case 4 	:
		case 5	:
		case 6	:
		case 7	:
		case 8	:
		case 9 	:	return '0' + bits;
 ed6:	c0 e3       	ldi	r28, 0x30	; 48
 ed8:	c8 0f       	add	r28, r24
 eda:	02 c0       	rjmp	.+4      	; 0xee0 <uartSendHex+0x28>
		case 10 :
		case 11 :
		case 12 :
		case 13 :
		case 14 :
		case 15 :	return 'A' + (bits-10);
 edc:	c7 e3       	ldi	r28, 0x37	; 55
 ede:	c8 0f       	add	r28, r24
void uartSendHex(uint8_t c)
{
	uint8_t high4Bits = bitsToHex((c >> 4)&0x0F);
	uint8_t low4Bits = bitsToHex(c & 0x0F);
	
	uartSendChar('0');
 ee0:	80 e3       	ldi	r24, 0x30	; 48
 ee2:	0e 94 45 07 	call	0xe8a	; 0xe8a <uartSendChar>
	uartSendChar('x');
 ee6:	88 e7       	ldi	r24, 0x78	; 120
 ee8:	0e 94 45 07 	call	0xe8a	; 0xe8a <uartSendChar>
	uartSendChar(high4Bits);
 eec:	8d 2f       	mov	r24, r29
 eee:	0e 94 45 07 	call	0xe8a	; 0xe8a <uartSendChar>
	uartSendChar(low4Bits);
 ef2:	8c 2f       	mov	r24, r28
 ef4:	0e 94 45 07 	call	0xe8a	; 0xe8a <uartSendChar>
 ef8:	df 91       	pop	r29
 efa:	cf 91       	pop	r28
 efc:	08 95       	ret

00000efe <_exit>:
 efe:	f8 94       	cli

00000f00 <__stop_program>:
 f00:	ff cf       	rjmp	.-2      	; 0xf00 <__stop_program>
