$date
	Fri Jul  7 13:31:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 5 ! O [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module UUT $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & s [3:0] $end
$var wire 4 ' c [3:0] $end
$var wire 5 ( O [4:0] $end
$scope module FA1 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 , Cin $end
$var wire 1 - S $end
$var wire 1 . S2 $end
$var wire 1 / S1 $end
$var wire 1 0 C2 $end
$var wire 1 1 C1 $end
$scope module ha1 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 1 C $end
$var wire 1 / S $end
$upscope $end
$scope module ha2 $end
$var wire 1 , A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 . S $end
$upscope $end
$upscope $end
$scope module FA2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 5 Cin $end
$var wire 1 6 S $end
$var wire 1 7 S2 $end
$var wire 1 8 S1 $end
$var wire 1 9 C2 $end
$var wire 1 : C1 $end
$scope module ha1 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 : C $end
$var wire 1 8 S $end
$upscope $end
$scope module ha2 $end
$var wire 1 5 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 7 S $end
$upscope $end
$upscope $end
$scope module FA3 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 > Cin $end
$var wire 1 ? S $end
$var wire 1 @ S2 $end
$var wire 1 A S1 $end
$var wire 1 B C2 $end
$var wire 1 C C1 $end
$scope module ha1 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 C C $end
$var wire 1 A S $end
$upscope $end
$scope module ha2 $end
$var wire 1 > A $end
$var wire 1 A B $end
$var wire 1 B C $end
$var wire 1 @ S $end
$upscope $end
$upscope $end
$scope module FA4 $end
$var wire 1 D A $end
$var wire 1 E B $end
$var wire 1 F C $end
$var wire 1 G Cin $end
$var wire 1 H S $end
$var wire 1 I S2 $end
$var wire 1 J S1 $end
$var wire 1 K C2 $end
$var wire 1 L C1 $end
$scope module ha1 $end
$var wire 1 D A $end
$var wire 1 E B $end
$var wire 1 L C $end
$var wire 1 J S $end
$upscope $end
$scope module ha2 $end
$var wire 1 G A $end
$var wire 1 J B $end
$var wire 1 K C $end
$var wire 1 I S $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
00
x/
x.
x-
0,
x+
x*
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
06
07
0?
0@
0H
0I
05
0>
0G
b0 !
b0 (
0+
b0 &
0-
0.
04
09
0=
0B
b0 '
0F
0K
01
0/
0:
08
0C
0A
0L
0J
0*
03
0<
0E
0)
02
0;
0D
b0 #
b0 %
b0 "
b0 $
#20
b11 !
b11 (
16
17
b11 &
1-
1.
18
1/
13
1)
b10 #
b10 %
b1 "
b1 $
#30
b10111 !
b10111 (
b111 &
1?
1@
b1000 '
1F
1A
1L
1*
1<
1E
0)
1D
b1111 #
b1111 %
b1000 "
b1000 $
#40
1K
1G
b10011 !
b10011 (
1=
0?
0@
b1100 '
1F
b11 &
0H
0I
1C
0A
0L
1J
0*
03
1)
12
1;
0D
b1100 #
b1100 %
b111 "
b111 $
#50
1?
1@
15
1>
b11110 !
b11110 (
1+
0-
0.
b1111 '
14
16
17
0K
b1110 &
1H
1I
11
0/
1:
08
1L
0J
1*
13
1D
b1111 #
b1111 %
b1111 "
b1111 $
#60
b1000 !
b1000 (
19
06
07
1B
b1000 &
0?
0@
b111 '
0F
0:
18
0C
1A
0L
03
0E
0;
0D
b101 #
b101 %
b11 "
b11 $
#70
0G
0=
05
0F
b1100 !
b1100 (
09
06
07
0B
1?
1@
b10 '
0+
0K
b1100 &
1H
1I
1:
08
0A
01
1J
0*
13
0<
0)
1D
b10 #
b10 %
b1010 "
b1010 $
#80
0F
0K
1H
1I
0G
0>
0=
b1111 !
b1111 (
1-
1.
b0 '
04
16
17
0B
b1111 &
1?
1@
1/
0:
18
1A
1E
1)
02
1;
0D
b1010 #
b1010 %
b101 "
b101 $
#100
