m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/softwares/modelsim_se_10.4/examples
T_opt
!s110 1660209714
V^bfLN^YiOkm@RhUgoIXSO1
04 2 4 work tb fast 0
=1-54bf6437cd1c-62f4ca32-2d-d4c
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.4;61
R0
vdff_s_set
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 <BH:<;<ULd[K@XG5eL:b?2
IWZXK56Wi]W59;M?h]`6DH1
Z2 dD:/Learning/verilog/cpu/prj/phase1/tb
w1660203051
8D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
L0 1
Z3 OL;L;10.4;61
!s108 1660209707.553000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vex
R1
r1
!s85 0
31
!i10b 1
!s100 cbdlb3kk?@>kOL^45o[R00
I_4HWi?<5cJ:jzC@:0LMh83
R2
w1660191388
8D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
L0 2
R3
!s108 1660209707.655000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!i113 0
R4
vid
R1
r1
!s85 0
31
!i10b 1
!s100 Ge[[U1Dl>6HN;VjGI7^CC2
IF<Agg@l_N0?6LgG?MVgEk1
R2
w1660204101
8D:/Learning/verilog/cpu/prj/phase1/rtl/id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id.v
L0 2
R3
!s108 1660209707.855000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!i113 0
R4
vid_ex
R1
r1
!s85 0
31
!i10b 1
!s100 Ec`VO2g3<CWjdQ4SXoOlY3
IhB33fD3l[64IRSMQZIWnL3
R2
w1660203324
8D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
L0 2
R3
!s108 1660209707.966000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!i113 0
R4
vif_id
R1
r1
!s85 0
31
!i10b 1
!s100 DTTNT]01;@>W=CUZi45A31
IE3ZjSokjV<Pi`od>7oOUe1
R2
w1660203612
8D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
L0 2
R3
!s108 1660209708.067000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!i113 0
R4
vifetch
R1
r1
!s85 0
31
!i10b 1
!s100 aUk6aKe<baV<NZ1n6IAYZ3
IXKiJgOKEUGNN839jW7be71
R2
w1660204773
8D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
L0 1
R3
!s108 1660209708.167000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!i113 0
R4
vpc_reg
R1
r1
!s85 0
31
!i10b 1
!s100 Y1VS?NohaOzKOmn8baOBK0
I>HzYJ>M;go]eK_@l:1GOB2
R2
w1660203339
8D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
L0 1
R3
!s108 1660209708.267000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!i113 0
R4
vregs
R1
r1
!s85 0
31
!i10b 1
!s100 b`?BSTHboOT<[HW_83:W41
ID;NSD1i>Y?KDJOJC=Fhge2
R2
w1660208881
8D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
L0 1
R3
!s108 1660209708.368000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!i113 0
R4
vrisc_v_cpu
R1
r1
!s85 0
31
!i10b 1
!s100 `SYS[IKk=SBEOhUeaAI:E0
IWdfEmGBY27;AN@;?K[7]73
R2
w1660207839
8D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
FD:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
L0 1
R3
!s108 1660209708.573000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!i113 0
R4
vrisc_v_top
R1
r1
!s85 0
31
!i10b 1
!s100 9J^D]aBke[UjG^dBU:6BY0
InYf`2n5GBkfPdNUoShDkg2
R2
w1660209209
8D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
L0 1
R3
!s108 1660209708.778000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!i113 0
R4
vrom
R1
r1
!s85 0
31
!i10b 1
!s100 gmUASDU_JSJ38hcXa8[Qb3
IY1]FdMAVnm=?bZoa3k0]e1
R2
w1660209699
8D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
L0 1
R3
!s108 1660209708.469000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!i113 0
R4
vtb
R1
r1
!s85 0
31
!i10b 1
!s100 X4mHAgHUhQWDS8zf]?<510
I30liN4G_BaTWEjPlPLdK91
R2
w1660208674
8D:/Learning/verilog/cpu/prj/phase1/tb/tb.v
FD:/Learning/verilog/cpu/prj/phase1/tb/tb.v
L0 4
R3
!s108 1660209708.674000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!i113 0
R4
