
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/600.perlbench_s-570B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2894047 heartbeat IPC: 3.45537 cumulative IPC: 3.45537 (Simulation time: 0 hr 17 min 39 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2894047 (Simulation time: 0 hr 17 min 39 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 18717149 heartbeat IPC: 0.631987 cumulative IPC: 0.631987 (Simulation time: 0 hr 36 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35128956 heartbeat IPC: 0.609317 cumulative IPC: 0.620445 (Simulation time: 0 hr 56 min 21 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 51224864 heartbeat IPC: 0.621276 cumulative IPC: 0.620722 (Simulation time: 1 hr 15 min 14 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 66724809 heartbeat IPC: 0.645164 cumulative IPC: 0.626657 (Simulation time: 1 hr 33 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 81959768 heartbeat IPC: 0.656385 cumulative IPC: 0.632385 (Simulation time: 1 hr 52 min 32 sec) 
Finished CPU 0 instructions: 50000001 cycles: 79065722 cumulative IPC: 0.632385 (Simulation time: 1 hr 52 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.632385 instructions: 50000001 cycles: 79065722
ITLB TOTAL     ACCESS:    7354572  HIT:    7354383  MISS:        189  HIT %:    99.9974  MISS %: 0.00256983   MPKI: 0.00378
ITLB LOAD TRANSLATION ACCESS:    7354572  HIT:    7354383  MISS:        189  HIT %:    99.9974  MISS %: 0.00256983   MPKI: 0.00378
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 10.6455 cycles
ITLB RQ	ACCESS:    8343808	FORWARD:          0	MERGED:     989193	TO_CACHE:    7354615

DTLB TOTAL     ACCESS:   12652700  HIT:   12618785  MISS:      33915  HIT %:     99.732  MISS %:   0.268046   MPKI: 0.6783
DTLB LOAD TRANSLATION ACCESS:   12652700  HIT:   12618785  MISS:      33915  HIT %:     99.732  MISS %:   0.268046   MPKI: 0.6783
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.5562 cycles
DTLB RQ	ACCESS:   19242212	FORWARD:          0	MERGED:    6589319	TO_CACHE:   12652893

STLB TOTAL     ACCESS:      34104  HIT:      33795  MISS:        309  HIT %:    99.0939  MISS %:   0.906052   MPKI: 0.00618
STLB LOAD TRANSLATION ACCESS:      34104  HIT:      33795  MISS:        309  HIT %:    99.0939  MISS %:   0.906052   MPKI: 0.00618
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 170.874 cycles
STLB RQ	ACCESS:      34104	FORWARD:          0	MERGED:          0	TO_CACHE:      34104

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   19241432  HIT:   19236997  MISS:       4435  HIT %:     99.977  MISS %:  0.0230492   MPKI: 0.0887
L1D LOAD      ACCESS:    8506872  HIT:    8502618  MISS:       4254  HIT %:      99.95  MISS %:  0.0500066   MPKI: 0.08508
L1D RFO       ACCESS:   10734560  HIT:   10734379  MISS:        181  HIT %:    99.9983  MISS %: 0.00168614   MPKI: 0.00362
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 198.684 cycles
L1D RQ	ACCESS:   10818605	FORWARD:          0	MERGED:    1978132	TO_CACHE:    8507368
L1D WQ	ACCESS:   10830029	FORWARD:     333105	MERGED:      95185	TO_CACHE:   10734844

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8343318  HIT:    8341432  MISS:       1886  HIT %:    99.9774  MISS %:  0.0226049   MPKI: 0.03772
L1I LOAD      ACCESS:    8343318  HIT:    8341432  MISS:       1886  HIT %:    99.9774  MISS %:  0.0226049   MPKI: 0.03772
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 29.3616 cycles
L1I RQ	ACCESS:   13352840	FORWARD:          0	MERGED:    5009032	TO_CACHE:    8343808

BTB TOTAL     ACCESS:    4994041  HIT:    4730753  MISS:     263288  HIT %:     94.728  MISS %:    5.27204   MPKI: 5.26576
BTB BRANCH_DIRECT_JUMP	ACCESS:    1003467  HIT:    1003316  MISS:        151
BTB BRANCH_INDIRECT	ACCESS:     365932  HIT:     110976  MISS:     254956
BTB BRANCH_CONDITIONAL	ACCESS:    2901535  HIT:    2901105  MISS:        430
BTB BRANCH_DIRECT_CALL	ACCESS:     355129  HIT:     355070  MISS:         59
BTB BRANCH_INDIRECT_CALL	ACCESS:       6424  HIT:       3196  MISS:       3228
BTB BRANCH_RETURN	ACCESS:     361554  HIT:     357090  MISS:       4464
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:       7201  HIT:       2652  MISS:       4549  HIT %:    36.8282  MISS %:    63.1718   MPKI: 0.09098
L2C LOAD      ACCESS:       6140  HIT:       1827  MISS:       4313  HIT %:    29.7557  MISS %:    70.2443   MPKI: 0.08626
L2C DATA LOAD MPKI: 0.08352
L2C INSTRUCTION LOAD MPKI: 0.00274
L2C RFO       ACCESS:        181  HIT:         26  MISS:        155  HIT %:    14.3646  MISS %:    85.6354   MPKI: 0.0031
L2C WRITEBACK ACCESS:        564  HIT:        564  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:        316  HIT:        235  MISS:         81  HIT %:    74.3671  MISS %:    25.6329   MPKI: 0.00162
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 189.021 cycles
L2C RQ	ACCESS:       6637	FORWARD:          0	MERGED:          0	TO_CACHE:       6637
L2C WQ	ACCESS:        564	FORWARD:          0	MERGED:          0	TO_CACHE:        564

L2C Instructions Evicting Data 10
L2C Translations Evicting Data 5
L2C Data Evicting Data 268
L2C Instructions Evicting Instructions 1
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 96
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 1
L2C Data Evicting Translations 22
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        309  HIT:        309  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:        309  HIT:        296  MISS:         13  HIT %:    95.7929  MISS %:    4.20712   MPKI: 0.00026
PSCL2 LOAD TRANSLATION ACCESS:        309  HIT:        296  MISS:         13  HIT %:    95.7929  MISS %:    4.20712   MPKI: 0.00026
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:       4584  HIT:         43  MISS:       4541  HIT %:   0.938045  MISS %:     99.062   MPKI: 0.09082
LLC LOAD      ACCESS:       4313  HIT:          7  MISS:       4306  HIT %:     0.1623  MISS %:    99.8377   MPKI: 0.08612
LLC RFO       ACCESS:        155  HIT:          0  MISS:        155  HIT %:          0  MISS %:        100   MPKI: 0.0031
LLC WRITEBACK ACCESS:         35  HIT:         35  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:         81  HIT:          1  MISS:         80  HIT %:    1.23457  MISS %:    98.7654   MPKI: 0.0016
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 159.277 cycles
LLC RQ	ACCESS:       4549	FORWARD:          0	MERGED:          0	TO_CACHE:       4549
LLC WQ	ACCESS:         35	FORWARD:          0	MERGED:          0	TO_CACHE:         35

LLC Dense regions hint to LLC: 0

RAW hits: 778325
Loads Generated: 11596922
Loads sent to L1D: 10818605
Stores Generated: 10830023
Stores sent to L1D: 10830029
Major fault: 0 Minor fault: 672
Allocated PAGES: 672

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1908  ROW_BUFFER_MISS:       2633
 DBUS_CONGESTED:       1220
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 93
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 78534716
0banks busy for write cycles: 0
1banks busy for read cycles: 451062
1banks busy for write cycles: 0
2banks busy for read cycles: 67966
2banks busy for write cycles: 0
3banks busy for read cycles: 11895
3banks busy for write cycles: 0
4banks busy for read cycles: 84
4banks busy for write cycles: 0
5banks busy for read cycles: 0
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 97.8399% MPKI: 3.0284 Average ROB Occupancy at Mispredict: 45.9626
Branch types
NOT_BRANCH: 42989829 85.9797%
BRANCH_DIRECT_JUMP: 1003467 2.00693%
BRANCH_INDIRECT: 365932 0.731864%
BRANCH_CONDITIONAL: 4917335 9.83467%
BRANCH_DIRECT_CALL: 355129 0.710258%
BRANCH_INDIRECT_CALL: 6424 0.012848%
BRANCH_RETURN: 361554 0.723108%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 672
