ila_reg.v,verilog,xil_defaultlib,../../../../project.gen/sources_1/ip/ila_reg/sim/ila_reg.v,incdir="../../../../project.gen/sources_1/ip/ila_reg/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
