// Seed: 1688460358
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_2 = id_4;
  end
  tri id_7 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri  id_1,
    output wand id_2,
    input  tri1 id_3,
    output tri1 id_4
);
  assign id_4 = ({1, 1'b0});
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
