Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Wed Sep 18 07:02:13 2024
| Host         : cathedral running 64-bit Fedora Linux 40 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: button_in (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db_inst/q_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.052        0.000                      0                   20        0.489        0.000                      0                   20        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.052        0.000                      0                   20        0.489        0.000                      0                   20        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.966ns (24.492%)  route 2.978ns (75.508%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          1.257     9.128    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     9.252 r  db_inst/q_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.252    db_inst/q_reg_0[15]
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586    15.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[15]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.032    15.305    db_inst/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.966ns (24.523%)  route 2.973ns (75.477%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          1.252     9.123    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     9.247 r  db_inst/q_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.247    db_inst/q_reg_0[14]
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586    15.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[14]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.031    15.304    db_inst/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.996ns (25.093%)  route 2.973ns (74.907%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          1.252     9.123    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.154     9.277 r  db_inst/q_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.277    db_inst/q_reg_0[17]
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586    15.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[17]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075    15.348    db_inst/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.991ns (24.967%)  route 2.978ns (75.033%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          1.257     9.128    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.149     9.277 r  db_inst/q_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.277    db_inst/q_reg_0[16]
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586    15.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.075    15.348    db_inst/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.966ns (25.635%)  route 2.802ns (74.365%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          1.081     8.953    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.124     9.077 r  db_inst/q_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.077    db_inst/q_reg_0[1]
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.588    15.010    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDCE (Setup_fdce_C_D)        0.031    15.281    db_inst/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.889ns (50.441%)  route 1.856ns (49.559%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.708     5.310    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  db_inst/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.857     6.623    db_inst/q_reg[1]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.279 r  db_inst/q_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.279    db_inst/q_reg0_carry_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  db_inst/q_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.393    db_inst/q_reg0_carry__0_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  db_inst/q_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.507    db_inst/q_reg0_carry__1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.729 r  db_inst/q_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.728    db_inst/data0[13]
    SLICE_X1Y110         LUT2 (Prop_lut2_I1_O)        0.327     9.055 r  db_inst/q_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.055    db_inst/q_reg_0[13]
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[13]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.075    15.324    db_inst/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.966ns (26.714%)  route 2.650ns (73.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          0.929     8.800    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     8.924 r  db_inst/q_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.924    db_inst/q_reg_0[10]
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[10]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.029    15.278    db_inst/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.966ns (27.324%)  route 2.569ns (72.676%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          0.848     8.720    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  db_inst/q_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.844    db_inst/q_reg_0[18]
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.585    15.007    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[18]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.029    15.276    db_inst/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.960ns (27.200%)  route 2.569ns (72.800%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.706     5.308    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.419     5.727 f  db_inst/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.809     6.537    db_inst/q_reg[16]
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.299     6.836 r  db_inst/FSM_sequential_state_next_reg[2]_i_6/O
                         net (fo=1, routed)           0.912     7.748    db_inst/FSM_sequential_state_next_reg[2]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          0.848     8.720    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.118     8.838 r  db_inst/q_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     8.838    db_inst/q_reg_0[19]
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.585    15.007    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[19]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.075    15.322    db_inst/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 db_inst/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.749ns (50.561%)  route 1.710ns (49.439%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.708     5.310    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  db_inst/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.857     6.623    db_inst/q_reg[1]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.279 r  db_inst/q_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.279    db_inst/q_reg0_carry_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.613 r  db_inst/q_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.853     8.466    db_inst/data0[6]
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.303     8.769 r  db_inst/q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.769    db_inst/q_reg_0[6]
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[6]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDCE (Setup_fdce_C_D)        0.029    15.278    db_inst/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.083%)  route 0.394ns (67.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  db_inst/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.394     2.051    db_inst/q_reg[0]
    SLICE_X1Y108         LUT1 (Prop_lut1_I0_O)        0.045     2.096 r  db_inst/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.096    db_inst/q_reg_0[0]
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091     1.607    db_inst/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  db_inst/q_reg_reg[11]/Q
                         net (fo=2, routed)           0.069     1.726    db_inst/q_reg[11]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  db_inst/q_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.998    db_inst/data0[11]
    SLICE_X1Y110         LUT2 (Prop_lut2_I1_O)        0.108     2.106 r  db_inst/q_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.106    db_inst/q_reg_0[11]
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[11]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.092     1.607    db_inst/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.838%)  route 0.232ns (39.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  db_inst/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.071     1.728    db_inst/q_reg[7]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  db_inst/q_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.161     2.000    db_inst/data0[7]
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.108     2.108 r  db_inst/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.108    db_inst/q_reg_0[7]
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.092     1.608    db_inst/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.358ns (53.717%)  route 0.308ns (46.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.514    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  db_inst/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.109     1.764    db_inst/q_reg[18]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.874 r  db_inst/q_reg0_carry__3/O[1]
                         net (fo=1, routed)           0.199     2.074    db_inst/data0[18]
    SLICE_X1Y112         LUT2 (Prop_lut2_I1_O)        0.107     2.181 r  db_inst/q_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.181    db_inst/q_reg_0[18]
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     2.032    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[18]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.091     1.605    db_inst/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.393ns (57.204%)  route 0.294ns (42.796%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  db_inst/q_reg_reg[11]/Q
                         net (fo=2, routed)           0.069     1.726    db_inst/q_reg[11]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.870 r  db_inst/q_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.225     2.094    db_inst/data0[12]
    SLICE_X1Y110         LUT2 (Prop_lut2_I1_O)        0.108     2.202 r  db_inst/q_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.202    db_inst/q_reg_0[12]
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[12]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.107     1.622    db_inst/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.393ns (57.096%)  route 0.295ns (42.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  db_inst/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.071     1.728    db_inst/q_reg[7]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.872 r  db_inst/q_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.225     2.097    db_inst/data0[8]
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.108     2.205 r  db_inst/q_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.205    db_inst/q_reg_0[8]
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.107     1.623    db_inst/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.398ns (57.393%)  route 0.295ns (42.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.514    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.128     1.642 r  db_inst/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.136     1.779    db_inst/q_reg[19]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.944 r  db_inst/q_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.159     2.103    db_inst/data0[19]
    SLICE_X1Y112         LUT2 (Prop_lut2_I1_O)        0.105     2.208 r  db_inst/q_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.208    db_inst/q_reg_0[19]
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     2.032    db_inst/CLK
    SLICE_X1Y112         FDCE                                         r  db_inst/q_reg_reg[19]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.107     1.621    db_inst/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.319ns (44.552%)  route 0.397ns (55.448%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.128     1.644 f  db_inst/q_reg_reg[8]/Q
                         net (fo=2, routed)           0.103     1.748    db_inst/q_reg[8]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.098     1.846 r  db_inst/FSM_sequential_state_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.082     1.928    db_inst/FSM_sequential_state_next_reg[2]_i_4_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  db_inst/FSM_sequential_state_next_reg[2]_i_3/O
                         net (fo=20, routed)          0.212     2.184    db_inst/FSM_sequential_state_next_reg[2]_i_3_n_0
    SLICE_X1Y109         LUT2 (Prop_lut2_I0_O)        0.048     2.232 r  db_inst/q_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.232    db_inst/q_reg_0[9]
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[9]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.107     1.623    db_inst/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.392ns (53.932%)  route 0.335ns (46.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  db_inst/q_reg_reg[15]/Q
                         net (fo=2, routed)           0.111     1.767    db_inst/q_reg[15]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.911 r  db_inst/q_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.224     2.135    db_inst/data0[16]
    SLICE_X1Y111         LUT2 (Prop_lut2_I1_O)        0.107     2.242 r  db_inst/q_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.242    db_inst/q_reg_0[16]
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.107     1.622    db_inst/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 db_inst/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.382ns (51.561%)  route 0.359ns (48.438%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    db_inst/CLK
    SLICE_X2Y109         FDCE                                         r  db_inst/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  db_inst/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.169     1.850    db_inst/q_reg[4]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.958 r  db_inst/q_reg0_carry/O[3]
                         net (fo=1, routed)           0.189     2.147    db_inst/data0[4]
    SLICE_X2Y109         LUT2 (Prop_lut2_I1_O)        0.110     2.257 r  db_inst/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.257    db_inst/q_reg_0[4]
    SLICE_X2Y109         FDCE                                         r  db_inst/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X2Y109         FDCE                                         r  db_inst/q_reg_reg[4]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.120     1.636    db_inst/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    db_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108    db_inst/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    db_inst/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    db_inst/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    db_inst/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    db_inst/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    db_inst/q_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    db_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    db_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    db_inst/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    db_inst/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    db_inst/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    db_inst/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    db_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    db_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    db_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    db_inst/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    db_inst/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    db_inst/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    db_inst/q_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            button_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 5.031ns (71.561%)  route 1.999ns (28.439%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  button_in_IBUF_inst/O
                         net (fo=2, routed)           1.999     3.509    button_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.030 r  button_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.030    button_out
    H17                                                               r  button_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            button_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.499ns (78.641%)  route 0.407ns (21.359%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  button_in_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.685    button_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.906 r  button_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.906    button_out
    H17                                                               r  button_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_out_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 4.118ns (51.689%)  route 3.849ns (48.311%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  db_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.973     6.738    db_inst/FSM_sequential_state_reg_reg_n_0_[0]
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.124     6.862 r  db_inst/button_out_debounced_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.876     9.738    button_out_debounced_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538    13.276 r  button_out_debounced_OBUF_inst/O
                         net (fo=0)                   0.000    13.276    button_out_debounced
    D14                                                               r  button_out_debounced (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.354ns  (logic 0.580ns (24.634%)  route 1.774ns (75.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  db_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.971     6.736    db_inst/FSM_sequential_state_reg_reg_n_0_[0]
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  db_inst/FSM_sequential_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.804     7.664    db_inst/state_next__0[2]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.608ns (30.214%)  route 1.404ns (69.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  db_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.971     6.736    db_inst/FSM_sequential_state_reg_reg_n_0_[0]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.152     6.888 r  db_inst/FSM_sequential_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.434     7.322    db_inst/state_next__0[1]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.852ns  (logic 0.580ns (31.319%)  route 1.272ns (68.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  db_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.687     6.452    db_inst/FSM_sequential_state_reg_reg_n_0_[0]
    SLICE_X1Y110         LUT1 (Prop_lut1_I0_O)        0.124     6.576 r  db_inst/FSM_sequential_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.585     7.161    db_inst/state_next__0[0]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.765%)  route 0.439ns (70.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  db_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.239     1.895    db_inst/FSM_sequential_state_reg_reg_n_0_[0]
    SLICE_X1Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  db_inst/FSM_sequential_state_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.200     2.140    db_inst/state_next__0[0]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.185ns (29.303%)  route 0.446ns (70.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.514    db_inst/CLK
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  db_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.288     1.943    db_inst/FSM_sequential_state_reg_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I1_O)        0.044     1.987 r  db_inst/FSM_sequential_state_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.159     2.146    db_inst/state_next__0[1]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/FSM_sequential_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.186ns (28.754%)  route 0.461ns (71.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.514    db_inst/CLK
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  db_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.180     1.836    db_inst/FSM_sequential_state_reg_reg_n_0_[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  db_inst/FSM_sequential_state_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.281     2.161    db_inst/state_next__0[2]
    SLICE_X0Y111         LDCE                                         r  db_inst/FSM_sequential_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_out_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.424ns (57.662%)  route 1.046ns (42.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.514    db_inst/CLK
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  db_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.181     1.837    db_inst/FSM_sequential_state_reg_reg_n_0_[2]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.882 r  db_inst/button_out_debounced_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.865     2.746    button_out_debounced_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.238     3.985 r  button_out_debounced_OBUF_inst/O
                         net (fo=0)                   0.000     3.985    button_out_debounced
    D14                                                               r  button_out_debounced (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.478ns (43.022%)  route 1.957ns (56.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.957     3.434    db_inst/AR[0]
    SLICE_X1Y111         FDCE                                         f  db_inst/q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586     5.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.478ns (43.022%)  route 1.957ns (56.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.957     3.434    db_inst/AR[0]
    SLICE_X1Y111         FDCE                                         f  db_inst/q_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586     5.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.478ns (43.022%)  route 1.957ns (56.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.957     3.434    db_inst/AR[0]
    SLICE_X1Y111         FDCE                                         f  db_inst/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586     5.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.478ns (43.022%)  route 1.957ns (56.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.957     3.434    db_inst/AR[0]
    SLICE_X1Y111         FDCE                                         f  db_inst/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.586     5.008    db_inst/CLK
    SLICE_X1Y111         FDCE                                         r  db_inst/q_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 1.478ns (44.207%)  route 1.865ns (55.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.865     3.342    db_inst/AR[0]
    SLICE_X2Y109         FDCE                                         f  db_inst/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X2Y109         FDCE                                         r  db_inst/q_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 1.478ns (44.207%)  route 1.865ns (55.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.865     3.342    db_inst/AR[0]
    SLICE_X2Y109         FDCE                                         f  db_inst/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X2Y109         FDCE                                         r  db_inst/q_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.478ns (44.265%)  route 1.860ns (55.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.860     3.338    db_inst/AR[0]
    SLICE_X0Y110         FDCE                                         f  db_inst/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 1.478ns (44.323%)  route 1.856ns (55.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.856     3.334    db_inst/AR[0]
    SLICE_X1Y110         FDCE                                         f  db_inst/q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 1.478ns (44.323%)  route 1.856ns (55.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.856     3.334    db_inst/AR[0]
    SLICE_X1Y110         FDCE                                         f  db_inst/q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 1.478ns (44.323%)  route 1.856ns (55.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=23, routed)          1.856     3.334    db_inst/AR[0]
    SLICE_X1Y110         FDCE                                         f  db_inst/q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    db_inst/CLK
    SLICE_X1Y110         FDCE                                         r  db_inst/q_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            db_inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.225ns (59.562%)  route 0.153ns (40.438%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         LDCE                         0.000     0.000 r  db_inst/FSM_sequential_state_next_reg[1]/G
    SLICE_X0Y111         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  db_inst/FSM_sequential_state_next_reg[1]/Q
                         net (fo=1, routed)           0.153     0.378    db_inst/state_next[1]
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     2.032    db_inst/CLK
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            db_inst/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.225ns (51.134%)  route 0.215ns (48.866%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         LDCE                         0.000     0.000 r  db_inst/FSM_sequential_state_next_reg[2]/G
    SLICE_X0Y111         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  db_inst/FSM_sequential_state_next_reg[2]/Q
                         net (fo=1, routed)           0.215     0.440    db_inst/state_next[2]
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     2.032    db_inst/CLK
    SLICE_X0Y112         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[2]/C

Slack:                    inf
  Source:                 db_inst/FSM_sequential_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            db_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.225ns (49.816%)  route 0.227ns (50.184%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         LDCE                         0.000     0.000 r  db_inst/FSM_sequential_state_next_reg[0]/G
    SLICE_X0Y111         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  db_inst/FSM_sequential_state_next_reg[0]/Q
                         net (fo=1, routed)           0.227     0.452    db_inst/state_next[0]
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    db_inst/CLK
    SLICE_X0Y110         FDCE                                         r  db_inst/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.443%)  route 0.561ns (69.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.561     0.806    db_inst/AR[0]
    SLICE_X1Y108         FDCE                                         f  db_inst/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.443%)  route 0.561ns (69.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.561     0.806    db_inst/AR[0]
    SLICE_X1Y108         FDCE                                         f  db_inst/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.443%)  route 0.561ns (69.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.561     0.806    db_inst/AR[0]
    SLICE_X1Y108         FDCE                                         f  db_inst/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.245ns (30.443%)  route 0.561ns (69.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.561     0.806    db_inst/AR[0]
    SLICE_X1Y108         FDCE                                         f  db_inst/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y108         FDCE                                         r  db_inst/q_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.245ns (28.225%)  route 0.624ns (71.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.624     0.870    db_inst/AR[0]
    SLICE_X1Y109         FDCE                                         f  db_inst/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.245ns (28.225%)  route 0.624ns (71.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.624     0.870    db_inst/AR[0]
    SLICE_X1Y109         FDCE                                         f  db_inst/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_inst/q_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.245ns (28.225%)  route 0.624ns (71.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=23, routed)          0.624     0.870    db_inst/AR[0]
    SLICE_X1Y109         FDCE                                         f  db_inst/q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    db_inst/CLK
    SLICE_X1Y109         FDCE                                         r  db_inst/q_reg_reg[8]/C





