{
  "module_name": "mtu3_hw_regs.h",
  "hash_id": "087e4bc9ce011920cd0929d66e4ceefe1b4181697948fb5d039082c5c6b2887c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/mtu3/mtu3_hw_regs.h",
  "human_readable_source": " \n \n\n#ifndef _SSUSB_HW_REGS_H_\n#define _SSUSB_HW_REGS_H_\n\n \n#define SSUSB_DEV_BASE\t\t0x0000\n#define SSUSB_EPCTL_CSR_BASE\t0x0800\n#define SSUSB_USB3_MAC_CSR_BASE\t0x1400\n#define SSUSB_USB3_SYS_CSR_BASE\t0x1400\n#define SSUSB_USB2_CSR_BASE\t0x2400\n\n \n#define SSUSB_SIFSLV_IPPC_BASE\t0x0000\n\n \n\n#define U3D_LV1ISR\t\t(SSUSB_DEV_BASE + 0x0000)\n#define U3D_LV1IER\t\t(SSUSB_DEV_BASE + 0x0004)\n#define U3D_LV1IESR\t\t(SSUSB_DEV_BASE + 0x0008)\n#define U3D_LV1IECR\t\t(SSUSB_DEV_BASE + 0x000C)\n\n#define U3D_EPISR\t\t(SSUSB_DEV_BASE + 0x0080)\n#define U3D_EPIER\t\t(SSUSB_DEV_BASE + 0x0084)\n#define U3D_EPIESR\t\t(SSUSB_DEV_BASE + 0x0088)\n#define U3D_EPIECR\t\t(SSUSB_DEV_BASE + 0x008C)\n\n#define U3D_EP0CSR\t\t(SSUSB_DEV_BASE + 0x0100)\n#define U3D_RXCOUNT0\t\t(SSUSB_DEV_BASE + 0x0108)\n#define U3D_RESERVED\t\t(SSUSB_DEV_BASE + 0x010C)\n#define U3D_TX1CSR0\t\t(SSUSB_DEV_BASE + 0x0110)\n#define U3D_TX1CSR1\t\t(SSUSB_DEV_BASE + 0x0114)\n#define U3D_TX1CSR2\t\t(SSUSB_DEV_BASE + 0x0118)\n\n#define U3D_RX1CSR0\t\t(SSUSB_DEV_BASE + 0x0210)\n#define U3D_RX1CSR1\t\t(SSUSB_DEV_BASE + 0x0214)\n#define U3D_RX1CSR2\t\t(SSUSB_DEV_BASE + 0x0218)\n\n#define U3D_FIFO0\t\t(SSUSB_DEV_BASE + 0x0300)\n\n#define U3D_QCR0\t\t(SSUSB_DEV_BASE + 0x0400)\n#define U3D_QCR1\t\t(SSUSB_DEV_BASE + 0x0404)\n#define U3D_QCR2\t\t(SSUSB_DEV_BASE + 0x0408)\n#define U3D_QCR3\t\t(SSUSB_DEV_BASE + 0x040C)\n#define U3D_QFCR\t\t(SSUSB_DEV_BASE + 0x0428)\n#define U3D_TXQHIAR1\t\t(SSUSB_DEV_BASE + 0x0484)\n#define U3D_RXQHIAR1\t\t(SSUSB_DEV_BASE + 0x04C4)\n\n#define U3D_TXQCSR1\t\t(SSUSB_DEV_BASE + 0x0510)\n#define U3D_TXQSAR1\t\t(SSUSB_DEV_BASE + 0x0514)\n#define U3D_TXQCPR1\t\t(SSUSB_DEV_BASE + 0x0518)\n\n#define U3D_RXQCSR1\t\t(SSUSB_DEV_BASE + 0x0610)\n#define U3D_RXQSAR1\t\t(SSUSB_DEV_BASE + 0x0614)\n#define U3D_RXQCPR1\t\t(SSUSB_DEV_BASE + 0x0618)\n#define U3D_RXQLDPR1\t\t(SSUSB_DEV_BASE + 0x061C)\n\n#define U3D_QISAR0\t\t(SSUSB_DEV_BASE + 0x0700)\n#define U3D_QIER0\t\t(SSUSB_DEV_BASE + 0x0704)\n#define U3D_QIESR0\t\t(SSUSB_DEV_BASE + 0x0708)\n#define U3D_QIECR0\t\t(SSUSB_DEV_BASE + 0x070C)\n#define U3D_QISAR1\t\t(SSUSB_DEV_BASE + 0x0710)\n#define U3D_QIER1\t\t(SSUSB_DEV_BASE + 0x0714)\n#define U3D_QIESR1\t\t(SSUSB_DEV_BASE + 0x0718)\n#define U3D_QIECR1\t\t(SSUSB_DEV_BASE + 0x071C)\n\n#define U3D_TQERRIR0\t\t(SSUSB_DEV_BASE + 0x0780)\n#define U3D_TQERRIER0\t\t(SSUSB_DEV_BASE + 0x0784)\n#define U3D_TQERRIESR0\t\t(SSUSB_DEV_BASE + 0x0788)\n#define U3D_TQERRIECR0\t\t(SSUSB_DEV_BASE + 0x078C)\n#define U3D_RQERRIR0\t\t(SSUSB_DEV_BASE + 0x07C0)\n#define U3D_RQERRIER0\t\t(SSUSB_DEV_BASE + 0x07C4)\n#define U3D_RQERRIESR0\t\t(SSUSB_DEV_BASE + 0x07C8)\n#define U3D_RQERRIECR0\t\t(SSUSB_DEV_BASE + 0x07CC)\n#define U3D_RQERRIR1\t\t(SSUSB_DEV_BASE + 0x07D0)\n#define U3D_RQERRIER1\t\t(SSUSB_DEV_BASE + 0x07D4)\n#define U3D_RQERRIESR1\t\t(SSUSB_DEV_BASE + 0x07D8)\n#define U3D_RQERRIECR1\t\t(SSUSB_DEV_BASE + 0x07DC)\n\n#define U3D_CAP_EP0FFSZ\t\t(SSUSB_DEV_BASE + 0x0C04)\n#define U3D_CAP_EPNTXFFSZ\t(SSUSB_DEV_BASE + 0x0C08)\n#define U3D_CAP_EPNRXFFSZ\t(SSUSB_DEV_BASE + 0x0C0C)\n#define U3D_CAP_EPINFO\t\t(SSUSB_DEV_BASE + 0x0C10)\n#define U3D_MISC_CTRL\t\t(SSUSB_DEV_BASE + 0x0C84)\n\n \n\n \n#define EP_CTRL_INTR\t\tBIT(5)\n#define MAC2_INTR\t\tBIT(4)\n#define DMA_INTR\t\tBIT(3)\n#define MAC3_INTR\t\tBIT(2)\n#define QMU_INTR\t\tBIT(1)\n#define BMU_INTR\t\tBIT(0)\n\n \n#define LV1IECR_MSK\t\tGENMASK(31, 0)\n\n \n#define EPRISR(x)\t\t(BIT(16) << (x))\n#define SETUPENDISR\t\tBIT(16)\n#define EPTISR(x)\t\t(BIT(0) << (x))\n#define EP0ISR\t\t\tBIT(0)\n\n \n#define EP0_SENDSTALL\t\tBIT(25)\n#define EP0_FIFOFULL\t\tBIT(23)\n#define EP0_SENTSTALL\t\tBIT(22)\n#define EP0_DPHTX\t\tBIT(20)\n#define EP0_DATAEND\t\tBIT(19)\n#define EP0_TXPKTRDY\t\tBIT(18)\n#define EP0_SETUPPKTRDY\t\tBIT(17)\n#define EP0_RXPKTRDY\t\tBIT(16)\n#define EP0_MAXPKTSZ_MSK\tGENMASK(9, 0)\n#define EP0_MAXPKTSZ(x)\t\t((x) & EP0_MAXPKTSZ_MSK)\n#define EP0_W1C_BITS\t(~(EP0_RXPKTRDY | EP0_SETUPPKTRDY | EP0_SENTSTALL))\n\n \n#define TX_DMAREQEN\t\tBIT(29)\n#define TX_FIFOFULL\t\tBIT(25)\n#define TX_FIFOEMPTY\t\tBIT(24)\n#define TX_SENTSTALL\t\tBIT(22)\n#define TX_SENDSTALL\t\tBIT(21)\n#define TX_FLUSHFIFO\t\tBIT(20)\n#define TX_TXPKTRDY\t\tBIT(16)\n#define TX_TXMAXPKTSZ_MSK\tGENMASK(10, 0)\n#define TX_TXMAXPKTSZ(x)\t((x) & TX_TXMAXPKTSZ_MSK)\n#define TX_W1C_BITS\t\t(~(TX_SENTSTALL))\n\n \n#define TX_MAX_PKT_G2(x)\t(((x) & 0xff) << 24)\n#define TX_MULT_G2(x)\t\t(((x) & 0x7) << 21)\n#define TX_MULT_OG(x)\t\t(((x) & 0x3) << 22)\n#define TX_MAX_PKT_OG(x)\t(((x) & 0x3f) << 16)\n#define TX_SLOT(x)\t\t(((x) & 0x3f) << 8)\n#define TX_TYPE(x)\t\t(((x) & 0x3) << 4)\n#define TX_SS_BURST(x)\t\t(((x) & 0xf) << 0)\n#define TX_MULT(g2c, x)\t\t\\\n({\t\t\t\t\\\n\ttypeof(x) x_ = (x);\t\\\n\t(g2c) ? TX_MULT_G2(x_) : TX_MULT_OG(x_);\t\\\n})\n#define TX_MAX_PKT(g2c, x)\t\\\n({\t\t\t\t\\\n\ttypeof(x) x_ = (x);\t\\\n\t(g2c) ? TX_MAX_PKT_G2(x_) : TX_MAX_PKT_OG(x_);\t\\\n})\n\n \n#define TYPE_BULK\t\t(0x0)\n#define TYPE_INT\t\t(0x1)\n#define TYPE_ISO\t\t(0x2)\n#define TYPE_MASK\t\t(0x3)\n\n \n#define TX_BINTERVAL(x)\t\t(((x) & 0xff) << 24)\n#define TX_FIFOSEGSIZE(x)\t(((x) & 0xf) << 16)\n#define TX_FIFOADDR(x)\t\t(((x) & 0x1fff) << 0)\n\n \n#define RX_DMAREQEN\t\tBIT(29)\n#define RX_SENTSTALL\t\tBIT(22)\n#define RX_SENDSTALL\t\tBIT(21)\n#define RX_RXPKTRDY\t\tBIT(16)\n#define RX_RXMAXPKTSZ_MSK\tGENMASK(10, 0)\n#define RX_RXMAXPKTSZ(x)\t((x) & RX_RXMAXPKTSZ_MSK)\n#define RX_W1C_BITS\t\t(~(RX_SENTSTALL | RX_RXPKTRDY))\n\n \n#define RX_MAX_PKT_G2(x)\t(((x) & 0xff) << 24)\n#define RX_MULT_G2(x)\t\t(((x) & 0x7) << 21)\n#define RX_MULT_OG(x)\t\t(((x) & 0x3) << 22)\n#define RX_MAX_PKT_OG(x)\t(((x) & 0x3f) << 16)\n#define RX_SLOT(x)\t\t(((x) & 0x3f) << 8)\n#define RX_TYPE(x)\t\t(((x) & 0x3) << 4)\n#define RX_SS_BURST(x)\t\t(((x) & 0xf) << 0)\n#define RX_MULT(g2c, x)\t\t\\\n({\t\t\t\t\\\n\ttypeof(x) x_ = (x);\t\\\n\t(g2c) ? RX_MULT_G2(x_) : RX_MULT_OG(x_);\t\\\n})\n#define RX_MAX_PKT(g2c, x)\t\\\n({\t\t\t\t\\\n\ttypeof(x) x_ = (x);\t\\\n\t(g2c) ? RX_MAX_PKT_G2(x_) : RX_MAX_PKT_OG(x_);\t\\\n})\n\n \n#define RX_BINTERVAL(x)\t\t(((x) & 0xff) << 24)\n#define RX_FIFOSEGSIZE(x)\t(((x) & 0xf) << 16)\n#define RX_FIFOADDR(x)\t\t(((x) & 0x1fff) << 0)\n\n \n#define QMU_RX_CS_EN(x)\t\t(BIT(16) << (x))\n#define QMU_TX_CS_EN(x)\t\t(BIT(0) << (x))\n#define QMU_CS16B_EN\t\tBIT(0)\n\n \n#define QMU_TX_ZLP(x)\t\t(BIT(0) << (x))\n\n \n#define QMU_RX_COZ(x)\t\t(BIT(16) << (x))\n#define QMU_RX_ZLP(x)\t\t(BIT(0) << (x))\n\n \n \n#define QMU_LAST_DONE_PTR_HI(x)\t(((x) >> 16) & 0xf)\n#define QMU_CUR_GPD_ADDR_HI(x)\t(((x) >> 8) & 0xf)\n#define QMU_START_ADDR_HI_MSK\tGENMASK(3, 0)\n#define QMU_START_ADDR_HI(x)\t(((x) & 0xf) << 0)\n\n \n \n#define QMU_Q_ACTIVE\t\tBIT(15)\n#define QMU_Q_STOP\t\tBIT(2)\n#define QMU_Q_RESUME\t\tBIT(1)\n#define QMU_Q_START\t\tBIT(0)\n\n \n#define QMU_RX_DONE_INT(x)\t(BIT(16) << (x))\n#define QMU_TX_DONE_INT(x)\t(BIT(0) << (x))\n\n \n#define RXQ_ZLPERR_INT\t\tBIT(20)\n#define RXQ_LENERR_INT\t\tBIT(18)\n#define RXQ_CSERR_INT\t\tBIT(17)\n#define RXQ_EMPTY_INT\t\tBIT(16)\n#define TXQ_LENERR_INT\t\tBIT(2)\n#define TXQ_CSERR_INT\t\tBIT(1)\n#define TXQ_EMPTY_INT\t\tBIT(0)\n\n \n#define QMU_TX_LEN_ERR(x)\t(BIT(16) << (x))\n#define QMU_TX_CS_ERR(x)\t(BIT(0) << (x))\n\n \n#define QMU_RX_LEN_ERR(x)\t(BIT(16) << (x))\n#define QMU_RX_CS_ERR(x)\t(BIT(0) << (x))\n\n \n#define QMU_RX_ZLP_ERR(n)\t(BIT(16) << (n))\n\n \n#define CAP_RX_EP_NUM(x)\t(((x) >> 8) & 0x1f)\n#define CAP_TX_EP_NUM(x)\t((x) & 0x1f)\n\n \n#define DMA_ADDR_36BIT\t\tBIT(31)\n#define VBUS_ON\t\t\tBIT(1)\n#define VBUS_FRC_EN\t\tBIT(0)\n\n\n \n\n#define U3D_DEVICE_CONF\t\t\t(SSUSB_EPCTL_CSR_BASE + 0x0000)\n#define U3D_EP_RST\t\t\t(SSUSB_EPCTL_CSR_BASE + 0x0004)\n\n#define U3D_DEV_LINK_INTR_ENABLE\t(SSUSB_EPCTL_CSR_BASE + 0x0050)\n#define U3D_DEV_LINK_INTR\t\t(SSUSB_EPCTL_CSR_BASE + 0x0054)\n\n \n\n \n#define DEV_ADDR_MSK\t\tGENMASK(30, 24)\n#define DEV_ADDR(x)\t\t((0x7f & (x)) << 24)\n#define HW_USB2_3_SEL\t\tBIT(18)\n#define SW_USB2_3_SEL_EN\tBIT(17)\n#define SW_USB2_3_SEL\t\tBIT(16)\n#define SSUSB_DEV_SPEED(x)\t((x) & 0x7)\n\n \n#define EP1_IN_RST\t\tBIT(17)\n#define EP1_OUT_RST\t\tBIT(1)\n#define EP_RST(is_in, epnum)\t(((is_in) ? BIT(16) : BIT(0)) << (epnum))\n#define EP0_RST\t\t\tBIT(0)\n\n \n \n#define SSUSB_DEV_SPEED_CHG_INTR\tBIT(0)\n\n\n \n\n#define U3D_LTSSM_CTRL\t\t(SSUSB_USB3_MAC_CSR_BASE + 0x0010)\n#define U3D_USB3_CONFIG\t\t(SSUSB_USB3_MAC_CSR_BASE + 0x001C)\n\n#define U3D_LINK_STATE_MACHINE\t(SSUSB_USB3_MAC_CSR_BASE + 0x0134)\n#define U3D_LTSSM_INTR_ENABLE\t(SSUSB_USB3_MAC_CSR_BASE + 0x013C)\n#define U3D_LTSSM_INTR\t\t(SSUSB_USB3_MAC_CSR_BASE + 0x0140)\n\n#define U3D_U3U2_SWITCH_CTRL\t(SSUSB_USB3_MAC_CSR_BASE + 0x0170)\n\n \n\n \n#define FORCE_POLLING_FAIL\tBIT(4)\n#define FORCE_RXDETECT_FAIL\tBIT(3)\n#define SOFT_U3_EXIT_EN\t\tBIT(2)\n#define COMPLIANCE_EN\t\tBIT(1)\n#define U1_GO_U2_EN\t\tBIT(0)\n\n \n#define USB3_EN\t\t\tBIT(0)\n\n \n#define LTSSM_STATE(x)\t((x) & 0x1f)\n\n \n \n#define U3_RESUME_INTR\t\tBIT(18)\n#define U3_LFPS_TMOUT_INTR\tBIT(17)\n#define VBUS_FALL_INTR\t\tBIT(16)\n#define VBUS_RISE_INTR\t\tBIT(15)\n#define RXDET_SUCCESS_INTR\tBIT(14)\n#define EXIT_U3_INTR\t\tBIT(13)\n#define EXIT_U2_INTR\t\tBIT(12)\n#define EXIT_U1_INTR\t\tBIT(11)\n#define ENTER_U3_INTR\t\tBIT(10)\n#define ENTER_U2_INTR\t\tBIT(9)\n#define ENTER_U1_INTR\t\tBIT(8)\n#define ENTER_U0_INTR\t\tBIT(7)\n#define RECOVERY_INTR\t\tBIT(6)\n#define WARM_RST_INTR\t\tBIT(5)\n#define HOT_RST_INTR\t\tBIT(4)\n#define LOOPBACK_INTR\t\tBIT(3)\n#define COMPLIANCE_INTR\t\tBIT(2)\n#define SS_DISABLE_INTR\t\tBIT(1)\n#define SS_INACTIVE_INTR\tBIT(0)\n\n \n#define SOFTCON_CLR_AUTO_EN\tBIT(0)\n\n \n\n#define U3D_LINK_UX_INACT_TIMER\t(SSUSB_USB3_SYS_CSR_BASE + 0x020C)\n#define U3D_LINK_POWER_CONTROL\t(SSUSB_USB3_SYS_CSR_BASE + 0x0210)\n#define U3D_LINK_ERR_COUNT\t(SSUSB_USB3_SYS_CSR_BASE + 0x0214)\n#define U3D_DEV_NOTIF_0\t\t(SSUSB_USB3_SYS_CSR_BASE + 0x0290)\n#define U3D_DEV_NOTIF_1\t\t(SSUSB_USB3_SYS_CSR_BASE + 0x0294)\n\n \n\n \n#define DEV_U2_INACT_TIMEOUT_MSK\tGENMASK(23, 16)\n#define DEV_U2_INACT_TIMEOUT_VALUE(x)\t(((x) & 0xff) << 16)\n#define U2_INACT_TIMEOUT_MSK\t\tGENMASK(15, 8)\n#define U1_INACT_TIMEOUT_MSK\t\tGENMASK(7, 0)\n#define U1_INACT_TIMEOUT_VALUE(x)\t((x) & 0xff)\n\n \n#define SW_U2_ACCEPT_ENABLE\tBIT(9)\n#define SW_U1_ACCEPT_ENABLE\tBIT(8)\n#define UX_EXIT\t\t\tBIT(5)\n#define LGO_U3\t\t\tBIT(4)\n#define LGO_U2\t\t\tBIT(3)\n#define LGO_U1\t\t\tBIT(2)\n#define SW_U2_REQUEST_ENABLE\tBIT(1)\n#define SW_U1_REQUEST_ENABLE\tBIT(0)\n\n \n#define CLR_LINK_ERR_CNT\tBIT(16)\n#define LINK_ERROR_COUNT\tGENMASK(15, 0)\n\n \n#define DEV_NOTIF_TYPE_SPECIFIC_LOW_MSK\t\tGENMASK(31, 8)\n#define DEV_NOTIF_VAL_FW(x)\t\t(((x) & 0xff) << 8)\n#define DEV_NOTIF_VAL_LTM(x)\t(((x) & 0xfff) << 8)\n#define DEV_NOTIF_VAL_IAM(x)\t(((x) & 0xffff) << 8)\n#define DEV_NOTIF_TYPE_MSK\t\tGENMASK(7, 4)\n \n#define TYPE_FUNCTION_WAKE\t\t\t(0x1 << 4)\n#define TYPE_LATENCY_TOLERANCE_MESSAGE\t\t(0x2 << 4)\n#define TYPE_BUS_INTERVAL_ADJUST_MESSAGE\t(0x3 << 4)\n#define TYPE_HOST_ROLE_REQUEST\t\t\t(0x4 << 4)\n#define TYPE_SUBLINK_SPEED\t\t\t(0x5 << 4)\n#define SEND_DEV_NOTIF\t\t\tBIT(0)\n\n \n\n#define U3D_POWER_MANAGEMENT\t\t(SSUSB_USB2_CSR_BASE + 0x0004)\n#define U3D_DEVICE_CONTROL\t\t(SSUSB_USB2_CSR_BASE + 0x000C)\n#define U3D_USB2_TEST_MODE\t\t(SSUSB_USB2_CSR_BASE + 0x0014)\n#define U3D_COMMON_USB_INTR_ENABLE\t(SSUSB_USB2_CSR_BASE + 0x0018)\n#define U3D_COMMON_USB_INTR\t\t(SSUSB_USB2_CSR_BASE + 0x001C)\n#define U3D_LINK_RESET_INFO\t\t(SSUSB_USB2_CSR_BASE + 0x0024)\n#define U3D_USB20_FRAME_NUM\t\t(SSUSB_USB2_CSR_BASE + 0x003C)\n#define U3D_USB20_LPM_PARAMETER\t\t(SSUSB_USB2_CSR_BASE + 0x0044)\n#define U3D_USB20_MISC_CONTROL\t\t(SSUSB_USB2_CSR_BASE + 0x004C)\n#define U3D_USB20_OPSTATE\t\t(SSUSB_USB2_CSR_BASE + 0x0060)\n\n \n\n \n#define LPM_BESL_STALL\t\tBIT(14)\n#define LPM_BESLD_STALL\t\tBIT(13)\n#define LPM_RWP\t\t\tBIT(11)\n#define LPM_HRWE\t\tBIT(10)\n#define LPM_MODE(x)\t\t(((x) & 0x3) << 8)\n#define ISO_UPDATE\t\tBIT(7)\n#define SOFT_CONN\t\tBIT(6)\n#define HS_ENABLE\t\tBIT(5)\n#define RESUME\t\t\tBIT(2)\n#define SUSPENDM_ENABLE\t\tBIT(0)\n\n \n#define DC_HOSTREQ\t\tBIT(1)\n#define DC_SESSION\t\tBIT(0)\n\n \n#define U2U3_AUTO_SWITCH\tBIT(10)\n#define LPM_FORCE_STALL\t\tBIT(8)\n#define FIFO_ACCESS\t\tBIT(6)\n#define FORCE_FS\t\tBIT(5)\n#define FORCE_HS\t\tBIT(4)\n#define TEST_PACKET_MODE\tBIT(3)\n#define TEST_K_MODE\t\tBIT(2)\n#define TEST_J_MODE\t\tBIT(1)\n#define TEST_SE0_NAK_MODE\tBIT(0)\n\n \n \n#define LPM_RESUME_INTR\t\tBIT(9)\n#define LPM_INTR\t\tBIT(8)\n#define DISCONN_INTR\t\tBIT(5)\n#define CONN_INTR\t\tBIT(4)\n#define SOF_INTR\t\tBIT(3)\n#define RESET_INTR\t\tBIT(2)\n#define RESUME_INTR\t\tBIT(1)\n#define SUSPEND_INTR\t\tBIT(0)\n\n \n#define WTCHRP_MSK\t\tGENMASK(19, 16)\n\n \n#define LPM_BESLCK_U3(x)\t(((x) & 0xf) << 12)\n#define LPM_BESLCK(x)\t\t(((x) & 0xf) << 8)\n#define LPM_BESLDCK(x)\t\t(((x) & 0xf) << 4)\n#define LPM_BESL\t\tGENMASK(3, 0)\n\n \n#define LPM_U3_ACK_EN\t\tBIT(0)\n\n \n\n#define U3D_SSUSB_IP_PW_CTRL0\t(SSUSB_SIFSLV_IPPC_BASE + 0x0000)\n#define U3D_SSUSB_IP_PW_CTRL1\t(SSUSB_SIFSLV_IPPC_BASE + 0x0004)\n#define U3D_SSUSB_IP_PW_CTRL2\t(SSUSB_SIFSLV_IPPC_BASE + 0x0008)\n#define U3D_SSUSB_IP_PW_CTRL3\t(SSUSB_SIFSLV_IPPC_BASE + 0x000C)\n#define U3D_SSUSB_IP_PW_STS1\t(SSUSB_SIFSLV_IPPC_BASE + 0x0010)\n#define U3D_SSUSB_IP_PW_STS2\t(SSUSB_SIFSLV_IPPC_BASE + 0x0014)\n#define U3D_SSUSB_OTG_STS\t(SSUSB_SIFSLV_IPPC_BASE + 0x0018)\n#define U3D_SSUSB_OTG_STS_CLR\t(SSUSB_SIFSLV_IPPC_BASE + 0x001C)\n#define U3D_SSUSB_IP_XHCI_CAP\t(SSUSB_SIFSLV_IPPC_BASE + 0x0024)\n#define U3D_SSUSB_IP_DEV_CAP\t(SSUSB_SIFSLV_IPPC_BASE + 0x0028)\n#define U3D_SSUSB_OTG_INT_EN\t(SSUSB_SIFSLV_IPPC_BASE + 0x002C)\n#define U3D_SSUSB_U3_CTRL_0P\t(SSUSB_SIFSLV_IPPC_BASE + 0x0030)\n#define U3D_SSUSB_U2_CTRL_0P\t(SSUSB_SIFSLV_IPPC_BASE + 0x0050)\n#define U3D_SSUSB_REF_CK_CTRL\t(SSUSB_SIFSLV_IPPC_BASE + 0x008C)\n#define U3D_SSUSB_DEV_RST_CTRL\t(SSUSB_SIFSLV_IPPC_BASE + 0x0098)\n#define U3D_SSUSB_HW_ID\t\t(SSUSB_SIFSLV_IPPC_BASE + 0x00A0)\n#define U3D_SSUSB_HW_SUB_ID\t(SSUSB_SIFSLV_IPPC_BASE + 0x00A4)\n#define U3D_SSUSB_IP_TRUNK_VERS\t(U3D_SSUSB_HW_SUB_ID)\n#define U3D_SSUSB_PRB_CTRL0\t(SSUSB_SIFSLV_IPPC_BASE + 0x00B0)\n#define U3D_SSUSB_PRB_CTRL1\t(SSUSB_SIFSLV_IPPC_BASE + 0x00B4)\n#define U3D_SSUSB_PRB_CTRL2\t(SSUSB_SIFSLV_IPPC_BASE + 0x00B8)\n#define U3D_SSUSB_PRB_CTRL3\t(SSUSB_SIFSLV_IPPC_BASE + 0x00BC)\n#define U3D_SSUSB_PRB_CTRL4\t(SSUSB_SIFSLV_IPPC_BASE + 0x00C0)\n#define U3D_SSUSB_PRB_CTRL5\t(SSUSB_SIFSLV_IPPC_BASE + 0x00C4)\n#define U3D_SSUSB_IP_SPARE0\t(SSUSB_SIFSLV_IPPC_BASE + 0x00C8)\n\n \n\n \n#define SSUSB_IP_SW_RST\t\t\tBIT(0)\n\n \n#define SSUSB_IP_HOST_PDN\t\tBIT(0)\n\n \n#define SSUSB_IP_DEV_PDN\t\tBIT(0)\n\n \n#define SSUSB_IP_PCIE_PDN\t\tBIT(0)\n\n \n#define SSUSB_IP_SLEEP_STS\t\tBIT(30)\n#define SSUSB_U3_MAC_RST_B_STS\t\tBIT(16)\n#define SSUSB_XHCI_RST_B_STS\t\tBIT(11)\n#define SSUSB_SYS125_RST_B_STS\t\tBIT(10)\n#define SSUSB_REF_RST_B_STS\t\tBIT(8)\n#define SSUSB_SYSPLL_STABLE\t\tBIT(0)\n\n \n#define SSUSB_U2_MAC_SYS_RST_B_STS\tBIT(0)\n\n \n#define SSUSB_VBUS_VALID\t\tBIT(9)\n\n \n#define SSUSB_VBUS_INTR_CLR\t\tBIT(6)\n\n \n#define SSUSB_IP_XHCI_U2_PORT_NUM(x)\t(((x) >> 8) & 0xff)\n#define SSUSB_IP_XHCI_U3_PORT_NUM(x)\t((x) & 0xff)\n\n \n#define SSUSB_IP_DEV_U3_PORT_NUM(x)\t((x) & 0xff)\n\n \n#define SSUSB_VBUS_CHG_INT_A_EN\t\tBIT(7)\n#define SSUSB_VBUS_CHG_INT_B_EN\t\tBIT(6)\n\n \n#define SSUSB_U3_PORT_SSP_SPEED\tBIT(9)\n#define SSUSB_U3_PORT_DUAL_MODE\tBIT(7)\n#define SSUSB_U3_PORT_HOST_SEL\t\tBIT(2)\n#define SSUSB_U3_PORT_PDN\t\tBIT(1)\n#define SSUSB_U3_PORT_DIS\t\tBIT(0)\n\n \n#define SSUSB_U2_PORT_RG_IDDIG\t\tBIT(12)\n#define SSUSB_U2_PORT_FORCE_IDDIG\tBIT(11)\n#define SSUSB_U2_PORT_VBUSVALID\tBIT(9)\n#define SSUSB_U2_PORT_OTG_SEL\t\tBIT(7)\n#define SSUSB_U2_PORT_HOST\t\tBIT(2)\n#define SSUSB_U2_PORT_PDN\t\tBIT(1)\n#define SSUSB_U2_PORT_DIS\t\tBIT(0)\n#define SSUSB_U2_PORT_HOST_SEL\t(SSUSB_U2_PORT_VBUSVALID | SSUSB_U2_PORT_HOST)\n\n \n#define SSUSB_DEV_SW_RST\t\tBIT(0)\n\n \n#define IP_TRUNK_VERS(x)\t\t(((x) >> 16) & 0xffff)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}