

================================================================
== Vivado HLS Report for 'multiply_partB_2'
================================================================
* Date:           Sun Oct  9 17:51:43 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1300603|  3300603|  1300603|  3300603|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                   |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- loop_read        |    10200|    10200|            102|          -|          -|   100|    no    |
        | + loop_read.1     |      100|      100|              1|          -|          -|   100|    no    |
        |- loop_add         |  1270200|  3270200| 12702 ~ 32702 |          -|          -|   100|    no    |
        | + loop_add.1      |    12700|    32700|   127 ~ 327   |          -|          -|   100|    no    |
        |  ++ loop_add.1.1  |      125|      325|     5 ~ 13    |          -|          -|    25|    no    |
        |- loop_write       |    20200|    20200|            202|          -|          -|   100|    no    |
        | + loop_write.1    |      200|      200|              2|          -|          -|   100|    no    |
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 19 
5 --> 6 4 
6 --> 7 9 5 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 6 
19 --> 20 
20 --> 21 19 
21 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !7"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %C) nounwind, !map !17"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @multiply_partB_2_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 32 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 33 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 34 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arrayA = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:5]   --->   Operation 35 'alloca' 'arrayA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arrayB = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:6]   --->   Operation 36 'alloca' 'arrayB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arrayC = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:7]   --->   Operation 37 'alloca' 'arrayC' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [mp3b/mp3b2.c:11]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %loop_read_end ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln11, %loop_read_end ]" [mp3b/mp3b2.c:11]   --->   Operation 43 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.81ns)   --->   "%add_ln11 = add i14 %phi_mul, 100" [mp3b/mp3b2.c:11]   --->   Operation 44 'add' 'add_ln11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_0 to i32" [mp3b/mp3b2.c:11]   --->   Operation 45 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln11 = icmp eq i7 %i_0, -28" [mp3b/mp3b2.c:11]   --->   Operation 46 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3b/mp3b2.c:11]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.preheader5.preheader, label %loop_read_begin" [mp3b/mp3b2.c:11]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [mp3b/mp3b2.c:12]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [mp3b/mp3b2.c:12]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp slt i32 %zext_ln11, %mC_read" [mp3b/mp3b2.c:17]   --->   Operation 52 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [mp3b/mp3b2.c:13]   --->   Operation 53 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader5" [mp3b/mp3b2.c:27]   --->   Operation 54 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %loop_read_begin ], [ %j_3, %._crit_edge ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %j_0 to i32" [mp3b/mp3b2.c:13]   --->   Operation 56 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %j_0, -28" [mp3b/mp3b2.c:13]   --->   Operation 57 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j_0, 1" [mp3b/mp3b2.c:13]   --->   Operation 59 'add' 'j_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %loop_read_end, label %3" [mp3b/mp3b2.c:13]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln17_1 = icmp slt i32 %zext_ln13, %nC_read" [mp3b/mp3b2.c:17]   --->   Operation 61 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, %icmp_ln17_1" [mp3b/mp3b2.c:17]   --->   Operation 62 'and' 'and_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %and_ln17, label %4, label %._crit_edge" [mp3b/mp3b2.c:17]   --->   Operation 63 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %j_0 to i14" [mp3b/mp3b2.c:18]   --->   Operation 64 'zext' 'zext_ln18' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.81ns)   --->   "%add_ln18 = add i14 %phi_mul, %zext_ln18" [mp3b/mp3b2.c:18]   --->   Operation 65 'add' 'add_ln18' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i14 %add_ln18 to i64" [mp3b/mp3b2.c:18]   --->   Operation 66 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%arrayA_addr = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:18]   --->   Operation 67 'getelementptr' 'arrayA_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%arrayB_addr = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:19]   --->   Operation 68 'getelementptr' 'arrayB_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%arrayC_addr = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:20]   --->   Operation 69 'getelementptr' 'arrayC_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (3.63ns)   --->   "%A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A) nounwind" [mp3b/mp3b2.c:18]   --->   Operation 70 'read' 'A_read' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i32 %A_read, i32* %arrayA_addr, align 4" [mp3b/mp3b2.c:18]   --->   Operation 71 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 72 [1/1] (3.63ns)   --->   "%B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B) nounwind" [mp3b/mp3b2.c:19]   --->   Operation 72 'read' 'B_read' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %B_read, i32* %arrayB_addr, align 4" [mp3b/mp3b2.c:19]   --->   Operation 73 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store i32 0, i32* %arrayC_addr, align 4" [mp3b/mp3b2.c:20]   --->   Operation 74 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mp3b/mp3b2.c:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %2" [mp3b/mp3b2.c:13]   --->   Operation 76 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp) nounwind" [mp3b/mp3b2.c:23]   --->   Operation 77 'specregionend' 'empty_5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [mp3b/mp3b2.c:11]   --->   Operation 78 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.47>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_3, %loop_add_end ], [ 0, %.preheader5.preheader ]"   --->   Operation 79 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ %add_ln27, %loop_add_end ], [ 0, %.preheader5.preheader ]" [mp3b/mp3b2.c:27]   --->   Operation 80 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %phi_mul1, 100" [mp3b/mp3b2.c:27]   --->   Operation 81 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_1 to i32" [mp3b/mp3b2.c:27]   --->   Operation 82 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.48ns)   --->   "%icmp_ln27 = icmp eq i7 %i_1, -28" [mp3b/mp3b2.c:27]   --->   Operation 83 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_1, 1" [mp3b/mp3b2.c:27]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader.preheader, label %loop_add_begin" [mp3b/mp3b2.c:27]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [mp3b/mp3b2.c:28]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [mp3b/mp3b2.c:28]   --->   Operation 88 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp slt i32 %zext_ln27, %mC_read" [mp3b/mp3b2.c:35]   --->   Operation 89 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln27)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "br label %.loopexit" [mp3b/mp3b2.c:29]   --->   Operation 90 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_4 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader" [mp3b/mp3b2.c:42]   --->   Operation 91 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.45>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%j_1 = phi i7 [ 0, %loop_add_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 92 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %j_1 to i32" [mp3b/mp3b2.c:29]   --->   Operation 93 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln29 = icmp eq i7 %j_1, -28" [mp3b/mp3b2.c:29]   --->   Operation 94 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.87ns)   --->   "%j = add i7 %j_1, 1" [mp3b/mp3b2.c:29]   --->   Operation 96 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %loop_add_end, label %.preheader4.preheader" [mp3b/mp3b2.c:29]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln35_1 = icmp slt i32 %zext_ln29, %nC_read" [mp3b/mp3b2.c:35]   --->   Operation 98 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln35 = and i1 %icmp_ln35, %icmp_ln35_1" [mp3b/mp3b2.c:35]   --->   Operation 99 'and' 'and_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %j_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 100 'zext' 'zext_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln36_4 = add i14 %phi_mul1, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 101 'add' 'add_ln36_4' <Predicate = (!icmp_ln29)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i14 %add_ln36_4 to i64" [mp3b/mp3b2.c:36]   --->   Operation 102 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%arrayC_addr_1 = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln36_1" [mp3b/mp3b2.c:36]   --->   Operation 103 'getelementptr' 'arrayC_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader4.0" [mp3b/mp3b2.c:31]   --->   Operation 104 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [mp3b/mp3b2.c:39]   --->   Operation 105 'specregionend' 'empty_9' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader5" [mp3b/mp3b2.c:27]   --->   Operation 106 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ %add_ln31, %._crit_edge6.3 ], [ 0, %.preheader4.preheader ]" [mp3b/mp3b2.c:31]   --->   Operation 107 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%k_0_0_cast = zext i7 %k_0_0 to i32" [mp3b/mp3b2.c:31]   --->   Operation 108 'zext' 'k_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp eq i7 %k_0_0, -28" [mp3b/mp3b2.c:31]   --->   Operation 110 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %5" [mp3b/mp3b2.c:31]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln35_2 = icmp slt i32 %k_0_0_cast, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 112 'icmp' 'icmp_ln35_2' <Predicate = (!icmp_ln31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %and_ln35, %icmp_ln35_2" [mp3b/mp3b2.c:35]   --->   Operation 113 'and' 'and_ln35_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %and_ln35_1, label %6, label %._crit_edge6.0" [mp3b/mp3b2.c:35]   --->   Operation 114 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i7 %k_0_0 to i14" [mp3b/mp3b2.c:36]   --->   Operation 115 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i7 %k_0_0 to i14" [mp3b/mp3b2.c:36]   --->   Operation 116 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "%add_ln36_5 = add i14 %phi_mul1, %zext_ln36_3" [mp3b/mp3b2.c:36]   --->   Operation 117 'add' 'add_ln36_5' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i14 %add_ln36_5 to i64" [mp3b/mp3b2.c:36]   --->   Operation 118 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%arrayA_addr_1 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_4" [mp3b/mp3b2.c:36]   --->   Operation 119 'getelementptr' 'arrayA_addr_1' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_6)   --->   "%mul_ln36_4 = mul i14 %zext_ln36_2, 100" [mp3b/mp3b2.c:36]   --->   Operation 120 'mul' 'mul_ln36_4' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_6 = add i14 %mul_ln36_4, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 121 'add' 'add_ln36_6' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i14 %add_ln36_6 to i64" [mp3b/mp3b2.c:36]   --->   Operation 122 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%arrayB_addr_1 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_5" [mp3b/mp3b2.c:36]   --->   Operation 123 'getelementptr' 'arrayB_addr_1' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (3.25ns)   --->   "%arrayA_load = load i32* %arrayA_addr_1, align 16" [mp3b/mp3b2.c:36]   --->   Operation 124 'load' 'arrayA_load' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%arrayB_load = load i32* %arrayB_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 125 'load' 'arrayB_load' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%arrayA_load = load i32* %arrayA_addr_1, align 16" [mp3b/mp3b2.c:36]   --->   Operation 127 'load' 'arrayA_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%arrayB_load = load i32* %arrayB_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 128 'load' 'arrayB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%arrayC_load_1 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 129 'load' 'arrayC_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 130 [1/1] (8.51ns)   --->   "%mul_ln36 = mul nsw i32 %arrayB_load, %arrayA_load" [mp3b/mp3b2.c:36]   --->   Operation 130 'mul' 'mul_ln36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%arrayC_load_1 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 131 'load' 'arrayC_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 7> <Delay = 9.63>
ST_9 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln36 = add nsw i32 %mul_ln36, %arrayC_load_1" [mp3b/mp3b2.c:36]   --->   Operation 132 'add' 'add_ln36' <Predicate = (and_ln35_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (3.25ns)   --->   "store i32 %add_ln36, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 133 'store' <Predicate = (and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0" [mp3b/mp3b2.c:36]   --->   Operation 134 'br' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln31 = or i7 %k_0_0, 1" [mp3b/mp3b2.c:31]   --->   Operation 135 'or' 'or_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %or_ln31 to i32" [mp3b/mp3b2.c:31]   --->   Operation 136 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln35_3 = icmp slt i32 %zext_ln31, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 137 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.97ns)   --->   "%and_ln35_2 = and i1 %and_ln35, %icmp_ln35_3" [mp3b/mp3b2.c:35]   --->   Operation 138 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %and_ln35_2, label %7, label %._crit_edge6.1" [mp3b/mp3b2.c:35]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i7 %or_ln31 to i14" [mp3b/mp3b2.c:36]   --->   Operation 140 'zext' 'zext_ln36_6' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i7 %or_ln31 to i14" [mp3b/mp3b2.c:36]   --->   Operation 141 'zext' 'zext_ln36_7' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln36_7 = add i14 %phi_mul1, %zext_ln36_7" [mp3b/mp3b2.c:36]   --->   Operation 142 'add' 'add_ln36_7' <Predicate = (and_ln35_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i14 %add_ln36_7 to i64" [mp3b/mp3b2.c:36]   --->   Operation 143 'zext' 'zext_ln36_8' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%arrayA_addr_2 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_8" [mp3b/mp3b2.c:36]   --->   Operation 144 'getelementptr' 'arrayA_addr_2' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_8)   --->   "%mul_ln36_5 = mul i14 %zext_ln36_6, 100" [mp3b/mp3b2.c:36]   --->   Operation 145 'mul' 'mul_ln36_5' <Predicate = (and_ln35_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_8 = add i14 %mul_ln36_5, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 146 'add' 'add_ln36_8' <Predicate = (and_ln35_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i14 %add_ln36_8 to i64" [mp3b/mp3b2.c:36]   --->   Operation 147 'zext' 'zext_ln36_9' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%arrayB_addr_2 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_9" [mp3b/mp3b2.c:36]   --->   Operation 148 'getelementptr' 'arrayB_addr_2' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (3.25ns)   --->   "%arrayA_load_1 = load i32* %arrayA_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 149 'load' 'arrayA_load_1' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 150 [2/2] (3.25ns)   --->   "%arrayB_load_1 = load i32* %arrayB_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 150 'load' 'arrayB_load_1' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 151 [1/2] (3.25ns)   --->   "%arrayA_load_1 = load i32* %arrayA_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 151 'load' 'arrayA_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 152 [1/2] (3.25ns)   --->   "%arrayB_load_1 = load i32* %arrayB_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 152 'load' 'arrayB_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%arrayC_load_2 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 153 'load' 'arrayC_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 9> <Delay = 8.51>
ST_11 : Operation 154 [1/1] (8.51ns)   --->   "%mul_ln36_1 = mul nsw i32 %arrayB_load_1, %arrayA_load_1" [mp3b/mp3b2.c:36]   --->   Operation 154 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/2] (3.25ns)   --->   "%arrayC_load_2 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 155 'load' 'arrayC_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 10> <Delay = 9.63>
ST_12 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln36_1 = add nsw i32 %mul_ln36_1, %arrayC_load_2" [mp3b/mp3b2.c:36]   --->   Operation 156 'add' 'add_ln36_1' <Predicate = (and_ln35_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (3.25ns)   --->   "store i32 %add_ln36_1, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 157 'store' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge6.1" [mp3b/mp3b2.c:36]   --->   Operation 158 'br' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln31_1 = or i7 %k_0_0, 2" [mp3b/mp3b2.c:31]   --->   Operation 159 'or' 'or_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %or_ln31_1 to i32" [mp3b/mp3b2.c:31]   --->   Operation 160 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln35_4 = icmp slt i32 %zext_ln31_1, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 161 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.97ns)   --->   "%and_ln35_3 = and i1 %and_ln35, %icmp_ln35_4" [mp3b/mp3b2.c:35]   --->   Operation 162 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %and_ln35_3, label %8, label %._crit_edge6.2" [mp3b/mp3b2.c:35]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i7 %or_ln31_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 164 'zext' 'zext_ln36_10' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i7 %or_ln31_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 165 'zext' 'zext_ln36_11' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln36_9 = add i14 %phi_mul1, %zext_ln36_11" [mp3b/mp3b2.c:36]   --->   Operation 166 'add' 'add_ln36_9' <Predicate = (and_ln35_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i14 %add_ln36_9 to i64" [mp3b/mp3b2.c:36]   --->   Operation 167 'zext' 'zext_ln36_12' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%arrayA_addr_3 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_12" [mp3b/mp3b2.c:36]   --->   Operation 168 'getelementptr' 'arrayA_addr_3' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_10)   --->   "%mul_ln36_6 = mul i14 %zext_ln36_10, 100" [mp3b/mp3b2.c:36]   --->   Operation 169 'mul' 'mul_ln36_6' <Predicate = (and_ln35_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_10 = add i14 %mul_ln36_6, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 170 'add' 'add_ln36_10' <Predicate = (and_ln35_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i14 %add_ln36_10 to i64" [mp3b/mp3b2.c:36]   --->   Operation 171 'zext' 'zext_ln36_13' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%arrayB_addr_3 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_13" [mp3b/mp3b2.c:36]   --->   Operation 172 'getelementptr' 'arrayB_addr_3' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 173 [2/2] (3.25ns)   --->   "%arrayA_load_2 = load i32* %arrayA_addr_3, align 8" [mp3b/mp3b2.c:36]   --->   Operation 173 'load' 'arrayA_load_2' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 174 [2/2] (3.25ns)   --->   "%arrayB_load_2 = load i32* %arrayB_addr_3, align 4" [mp3b/mp3b2.c:36]   --->   Operation 174 'load' 'arrayB_load_2' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 175 [1/2] (3.25ns)   --->   "%arrayA_load_2 = load i32* %arrayA_addr_3, align 8" [mp3b/mp3b2.c:36]   --->   Operation 175 'load' 'arrayA_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 176 [1/2] (3.25ns)   --->   "%arrayB_load_2 = load i32* %arrayB_addr_3, align 4" [mp3b/mp3b2.c:36]   --->   Operation 176 'load' 'arrayB_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 177 [2/2] (3.25ns)   --->   "%arrayC_load_3 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 177 'load' 'arrayC_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 12> <Delay = 8.51>
ST_14 : Operation 178 [1/1] (8.51ns)   --->   "%mul_ln36_2 = mul nsw i32 %arrayB_load_2, %arrayA_load_2" [mp3b/mp3b2.c:36]   --->   Operation 178 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/2] (3.25ns)   --->   "%arrayC_load_3 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 179 'load' 'arrayC_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 13> <Delay = 9.63>
ST_15 : Operation 180 [1/1] (2.55ns)   --->   "%add_ln36_2 = add nsw i32 %mul_ln36_2, %arrayC_load_3" [mp3b/mp3b2.c:36]   --->   Operation 180 'add' 'add_ln36_2' <Predicate = (and_ln35_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (3.25ns)   --->   "store i32 %add_ln36_2, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 181 'store' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge6.2" [mp3b/mp3b2.c:36]   --->   Operation 182 'br' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln31_2 = or i7 %k_0_0, 3" [mp3b/mp3b2.c:31]   --->   Operation 183 'or' 'or_ln31_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %or_ln31_2 to i32" [mp3b/mp3b2.c:31]   --->   Operation 184 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln35_5 = icmp slt i32 %zext_ln31_2, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 185 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.97ns)   --->   "%and_ln35_4 = and i1 %and_ln35, %icmp_ln35_5" [mp3b/mp3b2.c:35]   --->   Operation 186 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %and_ln35_4, label %9, label %._crit_edge6.3" [mp3b/mp3b2.c:35]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i7 %or_ln31_2 to i14" [mp3b/mp3b2.c:36]   --->   Operation 188 'zext' 'zext_ln36_14' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i7 %or_ln31_2 to i14" [mp3b/mp3b2.c:36]   --->   Operation 189 'zext' 'zext_ln36_15' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.81ns)   --->   "%add_ln36_11 = add i14 %phi_mul1, %zext_ln36_15" [mp3b/mp3b2.c:36]   --->   Operation 190 'add' 'add_ln36_11' <Predicate = (and_ln35_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i14 %add_ln36_11 to i64" [mp3b/mp3b2.c:36]   --->   Operation 191 'zext' 'zext_ln36_16' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%arrayA_addr_4 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_16" [mp3b/mp3b2.c:36]   --->   Operation 192 'getelementptr' 'arrayA_addr_4' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_12)   --->   "%mul_ln36_7 = mul i14 %zext_ln36_14, 100" [mp3b/mp3b2.c:36]   --->   Operation 193 'mul' 'mul_ln36_7' <Predicate = (and_ln35_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 194 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_12 = add i14 %mul_ln36_7, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 194 'add' 'add_ln36_12' <Predicate = (and_ln35_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i14 %add_ln36_12 to i64" [mp3b/mp3b2.c:36]   --->   Operation 195 'zext' 'zext_ln36_17' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%arrayB_addr_4 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_17" [mp3b/mp3b2.c:36]   --->   Operation 196 'getelementptr' 'arrayB_addr_4' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 197 [2/2] (3.25ns)   --->   "%arrayA_load_3 = load i32* %arrayA_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 197 'load' 'arrayA_load_3' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 198 [2/2] (3.25ns)   --->   "%arrayB_load_3 = load i32* %arrayB_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 198 'load' 'arrayB_load_3' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 14> <Delay = 3.25>
ST_16 : Operation 199 [1/2] (3.25ns)   --->   "%arrayA_load_3 = load i32* %arrayA_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 199 'load' 'arrayA_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 200 [1/2] (3.25ns)   --->   "%arrayB_load_3 = load i32* %arrayB_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 200 'load' 'arrayB_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 201 [2/2] (3.25ns)   --->   "%arrayC_load_4 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 201 'load' 'arrayC_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 15> <Delay = 8.51>
ST_17 : Operation 202 [1/1] (8.51ns)   --->   "%mul_ln36_3 = mul nsw i32 %arrayB_load_3, %arrayA_load_3" [mp3b/mp3b2.c:36]   --->   Operation 202 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/2] (3.25ns)   --->   "%arrayC_load_4 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 203 'load' 'arrayC_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 16> <Delay = 5.80>
ST_18 : Operation 204 [1/1] (2.55ns)   --->   "%add_ln36_3 = add nsw i32 %mul_ln36_3, %arrayC_load_4" [mp3b/mp3b2.c:36]   --->   Operation 204 'add' 'add_ln36_3' <Predicate = (and_ln35_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (3.25ns)   --->   "store i32 %add_ln36_3, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 205 'store' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge6.3" [mp3b/mp3b2.c:36]   --->   Operation 206 'br' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (1.87ns)   --->   "%add_ln31 = add i7 %k_0_0, 4" [mp3b/mp3b2.c:31]   --->   Operation 207 'add' 'add_ln31' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader4.0" [mp3b/mp3b2.c:31]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 2.47>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_4, %loop_write_end ], [ 0, %.preheader.preheader ]"   --->   Operation 209 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i14 [ %add_ln42, %loop_write_end ], [ 0, %.preheader.preheader ]" [mp3b/mp3b2.c:42]   --->   Operation 210 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (1.81ns)   --->   "%add_ln42 = add i14 %phi_mul3, 100" [mp3b/mp3b2.c:42]   --->   Operation 211 'add' 'add_ln42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %i_2 to i32" [mp3b/mp3b2.c:42]   --->   Operation 212 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp eq i7 %i_2, -28" [mp3b/mp3b2.c:42]   --->   Operation 213 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 214 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i_2, 1" [mp3b/mp3b2.c:42]   --->   Operation 215 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %13, label %loop_write_begin" [mp3b/mp3b2.c:42]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [mp3b/mp3b2.c:43]   --->   Operation 217 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [mp3b/mp3b2.c:43]   --->   Operation 218 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp slt i32 %zext_ln42, %mC_read" [mp3b/mp3b2.c:47]   --->   Operation 219 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (1.76ns)   --->   "br label %10" [mp3b/mp3b2.c:44]   --->   Operation 220 'br' <Predicate = (!icmp_ln42)> <Delay = 1.76>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "ret void" [mp3b/mp3b2.c:51]   --->   Operation 221 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 5.06>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%j_2 = phi i7 [ 0, %loop_write_begin ], [ %j_4, %._crit_edge7 ]"   --->   Operation 222 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %j_2 to i32" [mp3b/mp3b2.c:44]   --->   Operation 223 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (1.48ns)   --->   "%icmp_ln44 = icmp eq i7 %j_2, -28" [mp3b/mp3b2.c:44]   --->   Operation 224 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 225 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j_2, 1" [mp3b/mp3b2.c:44]   --->   Operation 226 'add' 'j_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %loop_write_end, label %11" [mp3b/mp3b2.c:44]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln47_1 = icmp slt i32 %zext_ln44, %nC_read" [mp3b/mp3b2.c:47]   --->   Operation 228 'icmp' 'icmp_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.97ns)   --->   "%and_ln47 = and i1 %icmp_ln47, %icmp_ln47_1" [mp3b/mp3b2.c:47]   --->   Operation 229 'and' 'and_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %and_ln47, label %12, label %._crit_edge7" [mp3b/mp3b2.c:47]   --->   Operation 230 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %j_2 to i14" [mp3b/mp3b2.c:48]   --->   Operation 231 'zext' 'zext_ln48' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (1.81ns)   --->   "%add_ln48 = add i14 %phi_mul3, %zext_ln48" [mp3b/mp3b2.c:48]   --->   Operation 232 'add' 'add_ln48' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i14 %add_ln48 to i64" [mp3b/mp3b2.c:48]   --->   Operation 233 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%arrayC_addr_2 = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln48_1" [mp3b/mp3b2.c:48]   --->   Operation 234 'getelementptr' 'arrayC_addr_2' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 235 [2/2] (3.25ns)   --->   "%arrayC_load = load i32* %arrayC_addr_2, align 4" [mp3b/mp3b2.c:48]   --->   Operation 235 'load' 'arrayC_load' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_2) nounwind" [mp3b/mp3b2.c:50]   --->   Operation 236 'specregionend' 'empty_12' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader" [mp3b/mp3b2.c:42]   --->   Operation 237 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 6.88>
ST_21 : Operation 238 [1/2] (3.25ns)   --->   "%arrayC_load = load i32* %arrayC_addr_2, align 4" [mp3b/mp3b2.c:48]   --->   Operation 238 'load' 'arrayC_load' <Predicate = (and_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 239 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %C, i32 %arrayC_load) nounwind" [mp3b/mp3b2.c:48]   --->   Operation 239 'write' <Predicate = (and_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [mp3b/mp3b2.c:48]   --->   Operation 240 'br' <Predicate = (and_ln47)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "br label %10" [mp3b/mp3b2.c:44]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mp3b/mp3b2.c:11) [31]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mp3b/mp3b2.c:11) [31]  (0 ns)
	'icmp' operation ('icmp_ln17', mp3b/mp3b2.c:17) [42]  (2.47 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'A' (mp3b/mp3b2.c:18) [62]  (3.63 ns)
	'store' operation ('store_ln18', mp3b/mp3b2.c:18) of variable 'A_read', mp3b/mp3b2.c:18 on array 'arrayA', mp3b/mp3b2.c:5 [63]  (3.25 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mp3b/mp3b2.c:27) [76]  (0 ns)
	'icmp' operation ('icmp_ln35', mp3b/mp3b2.c:35) [87]  (2.47 ns)

 <State 5>: 3.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mp3b/mp3b2.c:29) [90]  (0 ns)
	'icmp' operation ('icmp_ln35_1', mp3b/mp3b2.c:35) [97]  (2.47 ns)
	'and' operation ('and_ln35', mp3b/mp3b2.c:35) [98]  (0.978 ns)

 <State 6>: 9.63ns
The critical path consists of the following:
	'phi' operation ('k_0_0', mp3b/mp3b2.c:31) with incoming values : ('add_ln31', mp3b/mp3b2.c:31) [105]  (0 ns)
	'mul' operation of DSP[121] ('mul_ln36_4', mp3b/mp3b2.c:36) [120]  (3.36 ns)
	'add' operation of DSP[121] ('add_ln36_6', mp3b/mp3b2.c:36) [121]  (3.02 ns)
	'getelementptr' operation ('arrayB_addr_1', mp3b/mp3b2.c:36) [123]  (0 ns)
	'load' operation ('arrayB_load', mp3b/mp3b2.c:36) on array 'arrayB', mp3b/mp3b2.c:6 [125]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('arrayA_load', mp3b/mp3b2.c:36) on array 'arrayA', mp3b/mp3b2.c:5 [124]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', mp3b/mp3b2.c:36) [126]  (8.51 ns)

 <State 9>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln31', mp3b/mp3b2.c:31) [132]  (0 ns)
	'mul' operation of DSP[144] ('mul_ln36_5', mp3b/mp3b2.c:36) [143]  (3.36 ns)
	'add' operation of DSP[144] ('add_ln36_8', mp3b/mp3b2.c:36) [144]  (3.02 ns)
	'getelementptr' operation ('arrayB_addr_2', mp3b/mp3b2.c:36) [146]  (0 ns)
	'load' operation ('arrayB_load_1', mp3b/mp3b2.c:36) on array 'arrayB', mp3b/mp3b2.c:6 [148]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('arrayA_load_1', mp3b/mp3b2.c:36) on array 'arrayA', mp3b/mp3b2.c:5 [147]  (3.25 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln36_1', mp3b/mp3b2.c:36) [149]  (8.51 ns)

 <State 12>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln31_1', mp3b/mp3b2.c:31) [155]  (0 ns)
	'mul' operation of DSP[167] ('mul_ln36_6', mp3b/mp3b2.c:36) [166]  (3.36 ns)
	'add' operation of DSP[167] ('add_ln36_10', mp3b/mp3b2.c:36) [167]  (3.02 ns)
	'getelementptr' operation ('arrayB_addr_3', mp3b/mp3b2.c:36) [169]  (0 ns)
	'load' operation ('arrayB_load_2', mp3b/mp3b2.c:36) on array 'arrayB', mp3b/mp3b2.c:6 [171]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('arrayA_load_2', mp3b/mp3b2.c:36) on array 'arrayA', mp3b/mp3b2.c:5 [170]  (3.25 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln36_2', mp3b/mp3b2.c:36) [172]  (8.51 ns)

 <State 15>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln31_2', mp3b/mp3b2.c:31) [178]  (0 ns)
	'mul' operation of DSP[190] ('mul_ln36_7', mp3b/mp3b2.c:36) [189]  (3.36 ns)
	'add' operation of DSP[190] ('add_ln36_12', mp3b/mp3b2.c:36) [190]  (3.02 ns)
	'getelementptr' operation ('arrayB_addr_4', mp3b/mp3b2.c:36) [192]  (0 ns)
	'load' operation ('arrayB_load_3', mp3b/mp3b2.c:36) on array 'arrayB', mp3b/mp3b2.c:6 [194]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('arrayA_load_3', mp3b/mp3b2.c:36) on array 'arrayA', mp3b/mp3b2.c:5 [193]  (3.25 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln36_3', mp3b/mp3b2.c:36) [195]  (8.51 ns)

 <State 18>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln36_3', mp3b/mp3b2.c:36) [197]  (2.55 ns)
	'store' operation ('store_ln36', mp3b/mp3b2.c:36) of variable 'add_ln36_3', mp3b/mp3b2.c:36 on array 'arrayC', mp3b/mp3b2.c:7 [198]  (3.25 ns)

 <State 19>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mp3b/mp3b2.c:42) [211]  (0 ns)
	'icmp' operation ('icmp_ln47', mp3b/mp3b2.c:47) [222]  (2.47 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mp3b/mp3b2.c:44) [225]  (0 ns)
	'add' operation ('add_ln48', mp3b/mp3b2.c:48) [237]  (1.81 ns)
	'getelementptr' operation ('arrayC_addr_2', mp3b/mp3b2.c:48) [239]  (0 ns)
	'load' operation ('arrayC_load', mp3b/mp3b2.c:48) on array 'arrayC', mp3b/mp3b2.c:7 [240]  (3.25 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	'load' operation ('arrayC_load', mp3b/mp3b2.c:48) on array 'arrayC', mp3b/mp3b2.c:7 [240]  (3.25 ns)
	fifo write on port 'C' (mp3b/mp3b2.c:48) [241]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
