set clock_constraint { \
    name clk \
    module operator_long_div10 \
    port ap_clk \
    period 2.5 \
    uncertainty 0.3125 \
}

set all_path {}

set false_path {}

