
ProjetIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b278  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014c0  0800b404  0800b404  0000c404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8c4  0800c8c4  0000e0fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8c4  0800c8c4  0000d8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8cc  0800c8cc  0000e0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8cc  0800c8cc  0000d8cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c8d0  0800c8d0  0000d8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  0800c8d4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  200000fc  0800c9d0  0000e0fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  0800c9d0  0000e5cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e0fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9fb  00000000  00000000  0000e12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004448  00000000  00000000  0002bb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c30  00000000  00000000  0002ff70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015db  00000000  00000000  00031ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024f83  00000000  00000000  0003317b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021d13  00000000  00000000  000580fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deeef  00000000  00000000  00079e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158d00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077ac  00000000  00000000  00158d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001604f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	200000fc 	.word	0x200000fc
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800b3ec 	.word	0x0800b3ec

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000100 	.word	0x20000100
 80001c8:	0800b3ec 	.word	0x0800b3ec

080001cc <__aeabi_ldivmod>:
 80001cc:	b97b      	cbnz	r3, 80001ee <__aeabi_ldivmod+0x22>
 80001ce:	b972      	cbnz	r2, 80001ee <__aeabi_ldivmod+0x22>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bfbe      	ittt	lt
 80001d4:	2000      	movlt	r0, #0
 80001d6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80001da:	e006      	blt.n	80001ea <__aeabi_ldivmod+0x1e>
 80001dc:	bf08      	it	eq
 80001de:	2800      	cmpeq	r0, #0
 80001e0:	bf1c      	itt	ne
 80001e2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80001e6:	f04f 30ff 	movne.w	r0, #4294967295
 80001ea:	f000 b9b5 	b.w	8000558 <__aeabi_idiv0>
 80001ee:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f6:	2900      	cmp	r1, #0
 80001f8:	db09      	blt.n	800020e <__aeabi_ldivmod+0x42>
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	db1a      	blt.n	8000234 <__aeabi_ldivmod+0x68>
 80001fe:	f000 f84d 	bl	800029c <__udivmoddi4>
 8000202:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000206:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020a:	b004      	add	sp, #16
 800020c:	4770      	bx	lr
 800020e:	4240      	negs	r0, r0
 8000210:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000214:	2b00      	cmp	r3, #0
 8000216:	db1b      	blt.n	8000250 <__aeabi_ldivmod+0x84>
 8000218:	f000 f840 	bl	800029c <__udivmoddi4>
 800021c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000224:	b004      	add	sp, #16
 8000226:	4240      	negs	r0, r0
 8000228:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800022c:	4252      	negs	r2, r2
 800022e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000232:	4770      	bx	lr
 8000234:	4252      	negs	r2, r2
 8000236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800023a:	f000 f82f 	bl	800029c <__udivmoddi4>
 800023e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000242:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000246:	b004      	add	sp, #16
 8000248:	4240      	negs	r0, r0
 800024a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024e:	4770      	bx	lr
 8000250:	4252      	negs	r2, r2
 8000252:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000256:	f000 f821 	bl	800029c <__udivmoddi4>
 800025a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000262:	b004      	add	sp, #16
 8000264:	4252      	negs	r2, r2
 8000266:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026a:	4770      	bx	lr

0800026c <__aeabi_uldivmod>:
 800026c:	b953      	cbnz	r3, 8000284 <__aeabi_uldivmod+0x18>
 800026e:	b94a      	cbnz	r2, 8000284 <__aeabi_uldivmod+0x18>
 8000270:	2900      	cmp	r1, #0
 8000272:	bf08      	it	eq
 8000274:	2800      	cmpeq	r0, #0
 8000276:	bf1c      	itt	ne
 8000278:	f04f 31ff 	movne.w	r1, #4294967295
 800027c:	f04f 30ff 	movne.w	r0, #4294967295
 8000280:	f000 b96a 	b.w	8000558 <__aeabi_idiv0>
 8000284:	f1ad 0c08 	sub.w	ip, sp, #8
 8000288:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800028c:	f000 f806 	bl	800029c <__udivmoddi4>
 8000290:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000298:	b004      	add	sp, #16
 800029a:	4770      	bx	lr

0800029c <__udivmoddi4>:
 800029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a0:	9d08      	ldr	r5, [sp, #32]
 80002a2:	460c      	mov	r4, r1
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d14e      	bne.n	8000346 <__udivmoddi4+0xaa>
 80002a8:	4694      	mov	ip, r2
 80002aa:	458c      	cmp	ip, r1
 80002ac:	4686      	mov	lr, r0
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	d962      	bls.n	800037a <__udivmoddi4+0xde>
 80002b4:	b14a      	cbz	r2, 80002ca <__udivmoddi4+0x2e>
 80002b6:	f1c2 0320 	rsb	r3, r2, #32
 80002ba:	4091      	lsls	r1, r2
 80002bc:	fa20 f303 	lsr.w	r3, r0, r3
 80002c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c4:	4319      	orrs	r1, r3
 80002c6:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ce:	fa1f f68c 	uxth.w	r6, ip
 80002d2:	fbb1 f4f7 	udiv	r4, r1, r7
 80002d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002da:	fb07 1114 	mls	r1, r7, r4, r1
 80002de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e2:	fb04 f106 	mul.w	r1, r4, r6
 80002e6:	4299      	cmp	r1, r3
 80002e8:	d90a      	bls.n	8000300 <__udivmoddi4+0x64>
 80002ea:	eb1c 0303 	adds.w	r3, ip, r3
 80002ee:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f2:	f080 8112 	bcs.w	800051a <__udivmoddi4+0x27e>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 810f 	bls.w	800051a <__udivmoddi4+0x27e>
 80002fc:	3c02      	subs	r4, #2
 80002fe:	4463      	add	r3, ip
 8000300:	1a59      	subs	r1, r3, r1
 8000302:	fa1f f38e 	uxth.w	r3, lr
 8000306:	fbb1 f0f7 	udiv	r0, r1, r7
 800030a:	fb07 1110 	mls	r1, r7, r0, r1
 800030e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000312:	fb00 f606 	mul.w	r6, r0, r6
 8000316:	429e      	cmp	r6, r3
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x94>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000322:	f080 80fc 	bcs.w	800051e <__udivmoddi4+0x282>
 8000326:	429e      	cmp	r6, r3
 8000328:	f240 80f9 	bls.w	800051e <__udivmoddi4+0x282>
 800032c:	4463      	add	r3, ip
 800032e:	3802      	subs	r0, #2
 8000330:	1b9b      	subs	r3, r3, r6
 8000332:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa6>
 800033a:	40d3      	lsrs	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xba>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb4>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa6>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x150>
 800035e:	42a3      	cmp	r3, r4
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xcc>
 8000362:	4290      	cmp	r0, r2
 8000364:	f0c0 80f0 	bcc.w	8000548 <__udivmoddi4+0x2ac>
 8000368:	1a86      	subs	r6, r0, r2
 800036a:	eb64 0303 	sbc.w	r3, r4, r3
 800036e:	2001      	movs	r0, #1
 8000370:	2d00      	cmp	r5, #0
 8000372:	d0e6      	beq.n	8000342 <__udivmoddi4+0xa6>
 8000374:	e9c5 6300 	strd	r6, r3, [r5]
 8000378:	e7e3      	b.n	8000342 <__udivmoddi4+0xa6>
 800037a:	2a00      	cmp	r2, #0
 800037c:	f040 8090 	bne.w	80004a0 <__udivmoddi4+0x204>
 8000380:	eba1 040c 	sub.w	r4, r1, ip
 8000384:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000388:	fa1f f78c 	uxth.w	r7, ip
 800038c:	2101      	movs	r1, #1
 800038e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000392:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000396:	fb08 4416 	mls	r4, r8, r6, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb07 f006 	mul.w	r0, r7, r6
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x11c>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f106 34ff 	add.w	r4, r6, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x11a>
 80003b0:	4298      	cmp	r0, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2b4>
 80003b6:	4626      	mov	r6, r4
 80003b8:	1a1c      	subs	r4, r3, r0
 80003ba:	fa1f f38e 	uxth.w	r3, lr
 80003be:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c2:	fb08 4410 	mls	r4, r8, r0, r4
 80003c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ca:	fb00 f707 	mul.w	r7, r0, r7
 80003ce:	429f      	cmp	r7, r3
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x148>
 80003d2:	eb1c 0303 	adds.w	r3, ip, r3
 80003d6:	f100 34ff 	add.w	r4, r0, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x146>
 80003dc:	429f      	cmp	r7, r3
 80003de:	f200 80b0 	bhi.w	8000542 <__udivmoddi4+0x2a6>
 80003e2:	4620      	mov	r0, r4
 80003e4:	1bdb      	subs	r3, r3, r7
 80003e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x9c>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa20 fc06 	lsr.w	ip, r0, r6
 80003fc:	fa04 f301 	lsl.w	r3, r4, r1
 8000400:	ea43 030c 	orr.w	r3, r3, ip
 8000404:	40f4      	lsrs	r4, r6
 8000406:	fa00 f801 	lsl.w	r8, r0, r1
 800040a:	0c38      	lsrs	r0, r7, #16
 800040c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000410:	fbb4 fef0 	udiv	lr, r4, r0
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fb00 441e 	mls	r4, r0, lr, r4
 800041c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000420:	fb0e f90c 	mul.w	r9, lr, ip
 8000424:	45a1      	cmp	r9, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x1a6>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000432:	f080 8084 	bcs.w	800053e <__udivmoddi4+0x2a2>
 8000436:	45a1      	cmp	r9, r4
 8000438:	f240 8081 	bls.w	800053e <__udivmoddi4+0x2a2>
 800043c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000440:	443c      	add	r4, r7
 8000442:	eba4 0409 	sub.w	r4, r4, r9
 8000446:	fa1f f983 	uxth.w	r9, r3
 800044a:	fbb4 f3f0 	udiv	r3, r4, r0
 800044e:	fb00 4413 	mls	r4, r0, r3, r4
 8000452:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000456:	fb03 fc0c 	mul.w	ip, r3, ip
 800045a:	45a4      	cmp	ip, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x1d2>
 800045e:	193c      	adds	r4, r7, r4
 8000460:	f103 30ff 	add.w	r0, r3, #4294967295
 8000464:	d267      	bcs.n	8000536 <__udivmoddi4+0x29a>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d965      	bls.n	8000536 <__udivmoddi4+0x29a>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000472:	fba0 9302 	umull	r9, r3, r0, r2
 8000476:	eba4 040c 	sub.w	r4, r4, ip
 800047a:	429c      	cmp	r4, r3
 800047c:	46ce      	mov	lr, r9
 800047e:	469c      	mov	ip, r3
 8000480:	d351      	bcc.n	8000526 <__udivmoddi4+0x28a>
 8000482:	d04e      	beq.n	8000522 <__udivmoddi4+0x286>
 8000484:	b155      	cbz	r5, 800049c <__udivmoddi4+0x200>
 8000486:	ebb8 030e 	subs.w	r3, r8, lr
 800048a:	eb64 040c 	sbc.w	r4, r4, ip
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431e      	orrs	r6, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	e9c5 6400 	strd	r6, r4, [r5]
 800049c:	2100      	movs	r1, #0
 800049e:	e750      	b.n	8000342 <__udivmoddi4+0xa6>
 80004a0:	f1c2 0320 	rsb	r3, r2, #32
 80004a4:	fa20 f103 	lsr.w	r1, r0, r3
 80004a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004ac:	fa24 f303 	lsr.w	r3, r4, r3
 80004b0:	4094      	lsls	r4, r2
 80004b2:	430c      	orrs	r4, r1
 80004b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b8:	fa00 fe02 	lsl.w	lr, r0, r2
 80004bc:	fa1f f78c 	uxth.w	r7, ip
 80004c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c4:	fb08 3110 	mls	r1, r8, r0, r3
 80004c8:	0c23      	lsrs	r3, r4, #16
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb00 f107 	mul.w	r1, r0, r7
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d908      	bls.n	80004e8 <__udivmoddi4+0x24c>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f100 36ff 	add.w	r6, r0, #4294967295
 80004de:	d22c      	bcs.n	800053a <__udivmoddi4+0x29e>
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d92a      	bls.n	800053a <__udivmoddi4+0x29e>
 80004e4:	3802      	subs	r0, #2
 80004e6:	4463      	add	r3, ip
 80004e8:	1a5b      	subs	r3, r3, r1
 80004ea:	b2a4      	uxth	r4, r4
 80004ec:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f0:	fb08 3311 	mls	r3, r8, r1, r3
 80004f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f8:	fb01 f307 	mul.w	r3, r1, r7
 80004fc:	42a3      	cmp	r3, r4
 80004fe:	d908      	bls.n	8000512 <__udivmoddi4+0x276>
 8000500:	eb1c 0404 	adds.w	r4, ip, r4
 8000504:	f101 36ff 	add.w	r6, r1, #4294967295
 8000508:	d213      	bcs.n	8000532 <__udivmoddi4+0x296>
 800050a:	42a3      	cmp	r3, r4
 800050c:	d911      	bls.n	8000532 <__udivmoddi4+0x296>
 800050e:	3902      	subs	r1, #2
 8000510:	4464      	add	r4, ip
 8000512:	1ae4      	subs	r4, r4, r3
 8000514:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000518:	e739      	b.n	800038e <__udivmoddi4+0xf2>
 800051a:	4604      	mov	r4, r0
 800051c:	e6f0      	b.n	8000300 <__udivmoddi4+0x64>
 800051e:	4608      	mov	r0, r1
 8000520:	e706      	b.n	8000330 <__udivmoddi4+0x94>
 8000522:	45c8      	cmp	r8, r9
 8000524:	d2ae      	bcs.n	8000484 <__udivmoddi4+0x1e8>
 8000526:	ebb9 0e02 	subs.w	lr, r9, r2
 800052a:	eb63 0c07 	sbc.w	ip, r3, r7
 800052e:	3801      	subs	r0, #1
 8000530:	e7a8      	b.n	8000484 <__udivmoddi4+0x1e8>
 8000532:	4631      	mov	r1, r6
 8000534:	e7ed      	b.n	8000512 <__udivmoddi4+0x276>
 8000536:	4603      	mov	r3, r0
 8000538:	e799      	b.n	800046e <__udivmoddi4+0x1d2>
 800053a:	4630      	mov	r0, r6
 800053c:	e7d4      	b.n	80004e8 <__udivmoddi4+0x24c>
 800053e:	46d6      	mov	lr, sl
 8000540:	e77f      	b.n	8000442 <__udivmoddi4+0x1a6>
 8000542:	4463      	add	r3, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e74d      	b.n	80003e4 <__udivmoddi4+0x148>
 8000548:	4606      	mov	r6, r0
 800054a:	4623      	mov	r3, r4
 800054c:	4608      	mov	r0, r1
 800054e:	e70f      	b.n	8000370 <__udivmoddi4+0xd4>
 8000550:	3e02      	subs	r6, #2
 8000552:	4463      	add	r3, ip
 8000554:	e730      	b.n	80003b8 <__udivmoddi4+0x11c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b086      	sub	sp, #24
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000562:	463b      	mov	r3, r7
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
 8000570:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000572:	4b29      	ldr	r3, [pc, #164]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000574:	4a29      	ldr	r2, [pc, #164]	@ (800061c <MX_ADC1_Init+0xc0>)
 8000576:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000578:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800057a:	2200      	movs	r2, #0
 800057c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800057e:	4b26      	ldr	r3, [pc, #152]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800058a:	4b23      	ldr	r3, [pc, #140]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000590:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000592:	2204      	movs	r2, #4
 8000594:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000596:	4b20      	ldr	r3, [pc, #128]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000598:	2200      	movs	r2, #0
 800059a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800059c:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800059e:	2200      	movs	r2, #0
 80005a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b6:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005bc:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005be:	2200      	movs	r2, #0
 80005c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d2:	4811      	ldr	r0, [pc, #68]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005d4:	f006 f9fe 	bl	80069d4 <HAL_ADC_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80005de:	f004 fcd1 	bl	8004f84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <MX_ADC1_Init+0xc4>)
 80005e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005e6:	2306      	movs	r3, #6
 80005e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80005ea:	2307      	movs	r3, #7
 80005ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ee:	237f      	movs	r3, #127	@ 0x7f
 80005f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f2:	2304      	movs	r3, #4
 80005f4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000600:	f006 fdb4 	bl	800716c <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800060a:	f004 fcbb 	bl	8004f84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000118 	.word	0x20000118
 800061c:	50040000 	.word	0x50040000
 8000620:	3ef08000 	.word	0x3ef08000

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09e      	sub	sp, #120	@ 0x78
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	2254      	movs	r2, #84	@ 0x54
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f00a fe97 	bl	800b378 <memset>
  if(adcHandle->Instance==ADC1)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a29      	ldr	r2, [pc, #164]	@ (80006f4 <HAL_ADC_MspInit+0xd0>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d14a      	bne.n	80006ea <HAL_ADC_MspInit+0xc6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000654:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000658:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800065a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800065e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000668:	2308      	movs	r3, #8
 800066a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800066c:	2307      	movs	r3, #7
 800066e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800067c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800067e:	f107 0310 	add.w	r3, r7, #16
 8000682:	4618      	mov	r0, r3
 8000684:	f009 fb86 	bl	8009d94 <HAL_RCCEx_PeriphCLKConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800068e:	f004 fc79 	bl	8004f84 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000692:	4b19      	ldr	r3, [pc, #100]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a18      	ldr	r2, [pc, #96]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000698:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b16      	ldr	r3, [pc, #88]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a12      	ldr	r2, [pc, #72]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006c2:	2301      	movs	r3, #1
 80006c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006c6:	230b      	movs	r3, #11
 80006c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ce:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006d2:	4619      	mov	r1, r3
 80006d4:	4809      	ldr	r0, [pc, #36]	@ (80006fc <HAL_ADC_MspInit+0xd8>)
 80006d6:	f007 fc2f 	bl	8007f38 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006da:	2200      	movs	r2, #0
 80006dc:	2100      	movs	r1, #0
 80006de:	2012      	movs	r0, #18
 80006e0:	f007 fba5 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006e4:	2012      	movs	r0, #18
 80006e6:	f007 fbbe 	bl	8007e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ea:	bf00      	nop
 80006ec:	3778      	adds	r7, #120	@ 0x78
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	50040000 	.word	0x50040000
 80006f8:	40021000 	.word	0x40021000
 80006fc:	48000400 	.word	0x48000400

08000700 <aesroundkeys>:
u4_t AESAUX[16/sizeof(u4_t)];
u4_t AESKEY[11*16/sizeof(u4_t)];

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	e021      	b.n	8000750 <aesroundkeys+0x50>
        AESKEY[i] = swapmsbf(AESKEY[i]);
 800070c:	4a37      	ldr	r2, [pc, #220]	@ (80007ec <aesroundkeys+0xec>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	061a      	lsls	r2, r3, #24
 8000716:	4935      	ldr	r1, [pc, #212]	@ (80007ec <aesroundkeys+0xec>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800071e:	021b      	lsls	r3, r3, #8
 8000720:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000724:	431a      	orrs	r2, r3
 8000726:	4931      	ldr	r1, [pc, #196]	@ (80007ec <aesroundkeys+0xec>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800072e:	0a1b      	lsrs	r3, r3, #8
 8000730:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000734:	431a      	orrs	r2, r3
 8000736:	492d      	ldr	r1, [pc, #180]	@ (80007ec <aesroundkeys+0xec>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800073e:	0e1b      	lsrs	r3, r3, #24
 8000740:	431a      	orrs	r2, r3
 8000742:	492a      	ldr	r1, [pc, #168]	@ (80007ec <aesroundkeys+0xec>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i=0; i<4; i++) {
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3301      	adds	r3, #1
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b03      	cmp	r3, #3
 8000754:	ddda      	ble.n	800070c <aesroundkeys+0xc>
    }
    
    b = AESKEY[3];
 8000756:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <aesroundkeys+0xec>)
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	603b      	str	r3, [r7, #0]
    for( ; i<44; i++ ) {
 800075c:	e03c      	b.n	80007d8 <aesroundkeys+0xd8>
        if( i%4==0 ) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f003 0303 	and.w	r3, r3, #3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d127      	bne.n	80007b8 <aesroundkeys+0xb8>
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	0c1b      	lsrs	r3, r3, #16
 800076c:	b2db      	uxtb	r3, r3
 800076e:	461a      	mov	r2, r3
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <aesroundkeys+0xf0>)
 8000772:	5c9b      	ldrb	r3, [r3, r2]
 8000774:	061a      	lsls	r2, r3, #24
                (AES_S[u1(b >>  8)] << 16) ^
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	b2db      	uxtb	r3, r3
 800077c:	4619      	mov	r1, r3
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <aesroundkeys+0xf0>)
 8000780:	5c5b      	ldrb	r3, [r3, r1]
 8000782:	041b      	lsls	r3, r3, #16
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000784:	405a      	eors	r2, r3
                (AES_S[u1(b)      ] <<  8) ^
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <aesroundkeys+0xf0>)
 800078e:	5c5b      	ldrb	r3, [r3, r1]
 8000790:	021b      	lsls	r3, r3, #8
                (AES_S[u1(b >>  8)] << 16) ^
 8000792:	4053      	eors	r3, r2
                (AES_S[   b >> 24 ]      ) ^
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	0e12      	lsrs	r2, r2, #24
 8000798:	4915      	ldr	r1, [pc, #84]	@ (80007f0 <aesroundkeys+0xf0>)
 800079a:	5c8a      	ldrb	r2, [r1, r2]
                (AES_S[u1(b)      ] <<  8) ^
 800079c:	4053      	eors	r3, r2
 800079e:	461a      	mov	r2, r3
                 AES_RCON[(i-4)/4];
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b04      	subs	r3, #4
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	da00      	bge.n	80007aa <aesroundkeys+0xaa>
 80007a8:	3303      	adds	r3, #3
 80007aa:	109b      	asrs	r3, r3, #2
 80007ac:	4619      	mov	r1, r3
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <aesroundkeys+0xf4>)
 80007b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            b = (AES_S[u1(b >> 16)] << 24) ^
 80007b4:	4053      	eors	r3, r2
 80007b6:	603b      	str	r3, [r7, #0]
        }
        AESKEY[i] = b ^= AESKEY[i-4];
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3b04      	subs	r3, #4
 80007bc:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <aesroundkeys+0xec>)
 80007be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007c2:	683a      	ldr	r2, [r7, #0]
 80007c4:	4053      	eors	r3, r2
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4908      	ldr	r1, [pc, #32]	@ (80007ec <aesroundkeys+0xec>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	683a      	ldr	r2, [r7, #0]
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( ; i<44; i++ ) {
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3301      	adds	r3, #1
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b2b      	cmp	r3, #43	@ 0x2b
 80007dc:	ddbf      	ble.n	800075e <aesroundkeys+0x5e>
    }
}
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	2000018c 	.word	0x2000018c
 80007f0:	0800b6c0 	.word	0x0800b6c0
 80007f4:	0800b698 	.word	0x0800b698

080007f8 <os_aes>:

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	@ 0x30
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	80bb      	strh	r3, [r7, #4]
        
        aesroundkeys();
 8000808:	f7ff ff7a 	bl	8000700 <aesroundkeys>

        if( mode & AES_MICNOAUX ) {
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	2b00      	cmp	r3, #0
 8000814:	d010      	beq.n	8000838 <os_aes+0x40>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <os_aes+0x188>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	4b58      	ldr	r3, [pc, #352]	@ (8000980 <os_aes+0x188>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a57      	ldr	r2, [pc, #348]	@ (8000980 <os_aes+0x188>)
 8000822:	6093      	str	r3, [r2, #8]
 8000824:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <os_aes+0x188>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	4a55      	ldr	r2, [pc, #340]	@ (8000980 <os_aes+0x188>)
 800082a:	6053      	str	r3, [r2, #4]
 800082c:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <os_aes+0x188>)
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <os_aes+0x188>)
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	f000 bc97 	b.w	8001166 <os_aes+0x96e>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
 8000838:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <os_aes+0x188>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	061a      	lsls	r2, r3, #24
 800083e:	4b50      	ldr	r3, [pc, #320]	@ (8000980 <os_aes+0x188>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	021b      	lsls	r3, r3, #8
 8000844:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000848:	431a      	orrs	r2, r3
 800084a:	4b4d      	ldr	r3, [pc, #308]	@ (8000980 <os_aes+0x188>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000854:	431a      	orrs	r2, r3
 8000856:	4b4a      	ldr	r3, [pc, #296]	@ (8000980 <os_aes+0x188>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	0e1b      	lsrs	r3, r3, #24
 800085c:	4313      	orrs	r3, r2
 800085e:	4a48      	ldr	r2, [pc, #288]	@ (8000980 <os_aes+0x188>)
 8000860:	6013      	str	r3, [r2, #0]
            AESAUX[1] = swapmsbf(AESAUX[1]);
 8000862:	4b47      	ldr	r3, [pc, #284]	@ (8000980 <os_aes+0x188>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	061a      	lsls	r2, r3, #24
 8000868:	4b45      	ldr	r3, [pc, #276]	@ (8000980 <os_aes+0x188>)
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000872:	431a      	orrs	r2, r3
 8000874:	4b42      	ldr	r3, [pc, #264]	@ (8000980 <os_aes+0x188>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800087e:	431a      	orrs	r2, r3
 8000880:	4b3f      	ldr	r3, [pc, #252]	@ (8000980 <os_aes+0x188>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	0e1b      	lsrs	r3, r3, #24
 8000886:	4313      	orrs	r3, r2
 8000888:	4a3d      	ldr	r2, [pc, #244]	@ (8000980 <os_aes+0x188>)
 800088a:	6053      	str	r3, [r2, #4]
            AESAUX[2] = swapmsbf(AESAUX[2]);
 800088c:	4b3c      	ldr	r3, [pc, #240]	@ (8000980 <os_aes+0x188>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	061a      	lsls	r2, r3, #24
 8000892:	4b3b      	ldr	r3, [pc, #236]	@ (8000980 <os_aes+0x188>)
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	021b      	lsls	r3, r3, #8
 8000898:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800089c:	431a      	orrs	r2, r3
 800089e:	4b38      	ldr	r3, [pc, #224]	@ (8000980 <os_aes+0x188>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008a8:	431a      	orrs	r2, r3
 80008aa:	4b35      	ldr	r3, [pc, #212]	@ (8000980 <os_aes+0x188>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	0e1b      	lsrs	r3, r3, #24
 80008b0:	4313      	orrs	r3, r2
 80008b2:	4a33      	ldr	r2, [pc, #204]	@ (8000980 <os_aes+0x188>)
 80008b4:	6093      	str	r3, [r2, #8]
            AESAUX[3] = swapmsbf(AESAUX[3]);
 80008b6:	4b32      	ldr	r3, [pc, #200]	@ (8000980 <os_aes+0x188>)
 80008b8:	68db      	ldr	r3, [r3, #12]
 80008ba:	061a      	lsls	r2, r3, #24
 80008bc:	4b30      	ldr	r3, [pc, #192]	@ (8000980 <os_aes+0x188>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80008c6:	431a      	orrs	r2, r3
 80008c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <os_aes+0x188>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008d2:	431a      	orrs	r2, r3
 80008d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000980 <os_aes+0x188>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0e1b      	lsrs	r3, r3, #24
 80008da:	4313      	orrs	r3, r2
 80008dc:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <os_aes+0x188>)
 80008de:	60d3      	str	r3, [r2, #12]
        }

        while( (signed char)len > 0 ) {
 80008e0:	f000 bc41 	b.w	8001166 <os_aes+0x96e>
            u4_t a0, a1, a2, a3;
            u4_t t0, t1, t2, t3;
            u4_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d109      	bne.n	8000902 <os_aes+0x10a>
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 0302 	and.w	r3, r3, #2
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d011      	beq.n	800091c <os_aes+0x124>
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d10c      	bne.n	800091c <os_aes+0x124>
                a0 = AESAUX[0];
 8000902:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <os_aes+0x188>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
                a1 = AESAUX[1];
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <os_aes+0x188>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
                a2 = AESAUX[2];
 800090e:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <os_aes+0x188>)
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
                a3 = AESAUX[3];
 8000914:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <os_aes+0x188>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	623b      	str	r3, [r7, #32]
 800091a:	e062      	b.n	80009e2 <os_aes+0x1ea>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	2b00      	cmp	r3, #0
 8000924:	d016      	beq.n	8000954 <os_aes+0x15c>
 8000926:	88bb      	ldrh	r3, [r7, #4]
 8000928:	2b10      	cmp	r3, #16
 800092a:	d813      	bhi.n	8000954 <os_aes+0x15c>
                a0 = a1 = a2 = a3 = 0; // load null block
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
 8000930:	6a3b      	ldr	r3, [r7, #32]
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
 8000934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	2b10      	cmp	r3, #16
 8000940:	d101      	bne.n	8000946 <os_aes+0x14e>
 8000942:	2210      	movs	r2, #16
 8000944:	e000      	b.n	8000948 <os_aes+0x150>
 8000946:	2220      	movs	r2, #32
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4313      	orrs	r3, r2
 800094e:	b25b      	sxtb	r3, r3
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e046      	b.n	80009e2 <os_aes+0x1ea>
            } else
        LOADDATA: { // load data block (partially)
 8000954:	bf00      	nop
                for(t0=0; t0<16; t0++) {
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
 800095a:	e026      	b.n	80009aa <os_aes+0x1b2>
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
 800095c:	69bb      	ldr	r3, [r7, #24]
 800095e:	021a      	lsls	r2, r3, #8
 8000960:	88bb      	ldrh	r3, [r7, #4]
 8000962:	69f9      	ldr	r1, [r7, #28]
 8000964:	4299      	cmp	r1, r3
 8000966:	d204      	bcs.n	8000972 <os_aes+0x17a>
 8000968:	6839      	ldr	r1, [r7, #0]
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	440b      	add	r3, r1
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	e009      	b.n	8000986 <os_aes+0x18e>
 8000972:	88bb      	ldrh	r3, [r7, #4]
 8000974:	69f9      	ldr	r1, [r7, #28]
 8000976:	4299      	cmp	r1, r3
 8000978:	d104      	bne.n	8000984 <os_aes+0x18c>
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	e003      	b.n	8000986 <os_aes+0x18e>
 800097e:	bf00      	nop
 8000980:	2000017c 	.word	0x2000017c
 8000984:	2300      	movs	r3, #0
 8000986:	4313      	orrs	r3, r2
 8000988:	61bb      	str	r3, [r7, #24]
                    if((t0&3)==3) {
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	2b03      	cmp	r3, #3
 8000992:	d107      	bne.n	80009a4 <os_aes+0x1ac>
                        a0 = a1;
 8000994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = a2;
 8000998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = a3;
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = t1;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	623b      	str	r3, [r7, #32]
                for(t0=0; t0<16; t0++) {
 80009a4:	69fb      	ldr	r3, [r7, #28]
 80009a6:	3301      	adds	r3, #1
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	2b0f      	cmp	r3, #15
 80009ae:	d9d5      	bls.n	800095c <os_aes+0x164>
                    }
                } 
                if( mode & AES_MIC ) {
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d013      	beq.n	80009e2 <os_aes+0x1ea>
                    a0 ^= AESAUX[0];
 80009ba:	4ba0      	ldr	r3, [pc, #640]	@ (8000c3c <os_aes+0x444>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009c0:	4053      	eors	r3, r2
 80009c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    a1 ^= AESAUX[1];
 80009c4:	4b9d      	ldr	r3, [pc, #628]	@ (8000c3c <os_aes+0x444>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009ca:	4053      	eors	r3, r2
 80009cc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    a2 ^= AESAUX[2];
 80009ce:	4b9b      	ldr	r3, [pc, #620]	@ (8000c3c <os_aes+0x444>)
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d4:	4053      	eors	r3, r2
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
                    a3 ^= AESAUX[3];
 80009d8:	4b98      	ldr	r3, [pc, #608]	@ (8000c3c <os_aes+0x444>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	6a3a      	ldr	r2, [r7, #32]
 80009de:	4053      	eors	r3, r2
 80009e0:	623b      	str	r3, [r7, #32]
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
 80009e2:	4b97      	ldr	r3, [pc, #604]	@ (8000c40 <os_aes+0x448>)
 80009e4:	617b      	str	r3, [r7, #20]
            ke = ki + 8*4;
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3380      	adds	r3, #128	@ 0x80
 80009ea:	613b      	str	r3, [r7, #16]
            a0 ^= ki[0];
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009f2:	4053      	eors	r3, r2
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a1 ^= ki[1];
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3304      	adds	r3, #4
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009fe:	4053      	eors	r3, r2
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
            a2 ^= ki[2];
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	3308      	adds	r3, #8
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a0a:	4053      	eors	r3, r2
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
            a3 ^= ki[3];
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	330c      	adds	r3, #12
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	6a3a      	ldr	r2, [r7, #32]
 8000a16:	4053      	eors	r3, r2
 8000a18:	623b      	str	r3, [r7, #32]
            do {
                AES_key4 (t1,t2,t3,t0,4);
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	695b      	ldr	r3, [r3, #20]
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	691b      	ldr	r3, [r3, #16]
 8000a30:	61fb      	str	r3, [r7, #28]
                AES_expr4(t1,t2,t3,t0,a0);
 8000a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	461a      	mov	r2, r3
 8000a38:	4b82      	ldr	r3, [pc, #520]	@ (8000c44 <os_aes+0x44c>)
 8000a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3e:	69ba      	ldr	r2, [r7, #24]
 8000a40:	4053      	eors	r3, r2
 8000a42:	61bb      	str	r3, [r7, #24]
 8000a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a46:	0a1b      	lsrs	r3, r3, #8
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8000c48 <os_aes+0x450>)
 8000a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4053      	eors	r3, r2
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a5a:	0c1b      	lsrs	r3, r3, #16
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b7a      	ldr	r3, [pc, #488]	@ (8000c4c <os_aes+0x454>)
 8000a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	4053      	eors	r3, r2
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a6e:	0e1b      	lsrs	r3, r3, #24
 8000a70:	4a77      	ldr	r2, [pc, #476]	@ (8000c50 <os_aes+0x458>)
 8000a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a76:	69fa      	ldr	r2, [r7, #28]
 8000a78:	4053      	eors	r3, r2
 8000a7a:	61fb      	str	r3, [r7, #28]
                AES_expr4(t2,t3,t0,t1,a1);
 8000a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b70      	ldr	r3, [pc, #448]	@ (8000c44 <os_aes+0x44c>)
 8000a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4053      	eors	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a90:	0a1b      	lsrs	r3, r3, #8
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b6c      	ldr	r3, [pc, #432]	@ (8000c48 <os_aes+0x450>)
 8000a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a9c:	68ba      	ldr	r2, [r7, #8]
 8000a9e:	4053      	eors	r3, r2
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aa4:	0c1b      	lsrs	r3, r3, #16
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b68      	ldr	r3, [pc, #416]	@ (8000c4c <os_aes+0x454>)
 8000aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab0:	69fa      	ldr	r2, [r7, #28]
 8000ab2:	4053      	eors	r3, r2
 8000ab4:	61fb      	str	r3, [r7, #28]
 8000ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab8:	0e1b      	lsrs	r3, r3, #24
 8000aba:	4a65      	ldr	r2, [pc, #404]	@ (8000c50 <os_aes+0x458>)
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4053      	eors	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
                AES_expr4(t3,t0,t1,t2,a2);
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	461a      	mov	r2, r3
 8000acc:	4b5d      	ldr	r3, [pc, #372]	@ (8000c44 <os_aes+0x44c>)
 8000ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad2:	68ba      	ldr	r2, [r7, #8]
 8000ad4:	4053      	eors	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	4b59      	ldr	r3, [pc, #356]	@ (8000c48 <os_aes+0x450>)
 8000ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ae6:	69fa      	ldr	r2, [r7, #28]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	61fb      	str	r3, [r7, #28]
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	0c1b      	lsrs	r3, r3, #16
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b55      	ldr	r3, [pc, #340]	@ (8000c4c <os_aes+0x454>)
 8000af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000afa:	69ba      	ldr	r2, [r7, #24]
 8000afc:	4053      	eors	r3, r2
 8000afe:	61bb      	str	r3, [r7, #24]
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	0e1b      	lsrs	r3, r3, #24
 8000b04:	4a52      	ldr	r2, [pc, #328]	@ (8000c50 <os_aes+0x458>)
 8000b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	4053      	eors	r3, r2
 8000b0e:	60fb      	str	r3, [r7, #12]
                AES_expr4(t0,t1,t2,t3,a3);
 8000b10:	6a3b      	ldr	r3, [r7, #32]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b4b      	ldr	r3, [pc, #300]	@ (8000c44 <os_aes+0x44c>)
 8000b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b1c:	69fa      	ldr	r2, [r7, #28]
 8000b1e:	4053      	eors	r3, r2
 8000b20:	61fb      	str	r3, [r7, #28]
 8000b22:	6a3b      	ldr	r3, [r7, #32]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b47      	ldr	r3, [pc, #284]	@ (8000c48 <os_aes+0x450>)
 8000b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	4053      	eors	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]
 8000b36:	6a3b      	ldr	r3, [r7, #32]
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b43      	ldr	r3, [pc, #268]	@ (8000c4c <os_aes+0x454>)
 8000b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b44:	68fa      	ldr	r2, [r7, #12]
 8000b46:	4053      	eors	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	6a3b      	ldr	r3, [r7, #32]
 8000b4c:	0e1b      	lsrs	r3, r3, #24
 8000b4e:	4a40      	ldr	r2, [pc, #256]	@ (8000c50 <os_aes+0x458>)
 8000b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b54:	68ba      	ldr	r2, [r7, #8]
 8000b56:	4053      	eors	r3, r2
 8000b58:	60bb      	str	r3, [r7, #8]

                AES_key4 (a1,a2,a3,a0,8);
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	6a1b      	ldr	r3, [r3, #32]
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a1,a2,a3,a0,t0);
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461a      	mov	r2, r3
 8000b78:	4b32      	ldr	r3, [pc, #200]	@ (8000c44 <os_aes+0x44c>)
 8000b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b80:	4053      	eors	r3, r2
 8000b82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c48 <os_aes+0x450>)
 8000b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b94:	4053      	eors	r3, r2
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	0c1b      	lsrs	r3, r3, #16
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <os_aes+0x454>)
 8000ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba6:	6a3a      	ldr	r2, [r7, #32]
 8000ba8:	4053      	eors	r3, r2
 8000baa:	623b      	str	r3, [r7, #32]
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	0e1b      	lsrs	r3, r3, #24
 8000bb0:	4a27      	ldr	r2, [pc, #156]	@ (8000c50 <os_aes+0x458>)
 8000bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bb8:	4053      	eors	r3, r2
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a2,a3,a0,a1,t1);
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <os_aes+0x44c>)
 8000bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bca:	4053      	eors	r3, r2
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <os_aes+0x450>)
 8000bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bdc:	6a3a      	ldr	r2, [r7, #32]
 8000bde:	4053      	eors	r3, r2
 8000be0:	623b      	str	r3, [r7, #32]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	0c1b      	lsrs	r3, r3, #16
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <os_aes+0x454>)
 8000bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bf2:	4053      	eors	r3, r2
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	0e1b      	lsrs	r3, r3, #24
 8000bfa:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <os_aes+0x458>)
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c02:	4053      	eors	r3, r2
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
                AES_expr4(a3,a0,a1,a2,t2);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <os_aes+0x44c>)
 8000c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c12:	6a3a      	ldr	r2, [r7, #32]
 8000c14:	4053      	eors	r3, r2
 8000c16:	623b      	str	r3, [r7, #32]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	0a1b      	lsrs	r3, r3, #8
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <os_aes+0x450>)
 8000c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c28:	4053      	eors	r3, r2
 8000c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	0c1b      	lsrs	r3, r3, #16
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	461a      	mov	r2, r3
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <os_aes+0x454>)
 8000c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c3a:	e00b      	b.n	8000c54 <os_aes+0x45c>
 8000c3c:	2000017c 	.word	0x2000017c
 8000c40:	2000018c 	.word	0x2000018c
 8000c44:	0800c3c0 	.word	0x0800c3c0
 8000c48:	0800bfc0 	.word	0x0800bfc0
 8000c4c:	0800bbc0 	.word	0x0800bbc0
 8000c50:	0800b7c0 	.word	0x0800b7c0
 8000c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c56:	4053      	eors	r3, r2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	0e1b      	lsrs	r3, r3, #24
 8000c5e:	4aa1      	ldr	r2, [pc, #644]	@ (8000ee4 <os_aes+0x6ec>)
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c66:	4053      	eors	r3, r2
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
                AES_expr4(a0,a1,a2,a3,t3);
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	4b9d      	ldr	r3, [pc, #628]	@ (8000ee8 <os_aes+0x6f0>)
 8000c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c78:	4053      	eors	r3, r2
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	0a1b      	lsrs	r3, r3, #8
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b99      	ldr	r3, [pc, #612]	@ (8000eec <os_aes+0x6f4>)
 8000c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c8c:	4053      	eors	r3, r2
 8000c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	0c1b      	lsrs	r3, r3, #16
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	4b95      	ldr	r3, [pc, #596]	@ (8000ef0 <os_aes+0x6f8>)
 8000c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ca0:	4053      	eors	r3, r2
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	4a8e      	ldr	r2, [pc, #568]	@ (8000ee4 <os_aes+0x6ec>)
 8000caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cae:	6a3a      	ldr	r2, [r7, #32]
 8000cb0:	4053      	eors	r3, r2
 8000cb2:	623b      	str	r3, [r7, #32]
            } while( (ki+=8) < ke );
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3320      	adds	r3, #32
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f4ff aeab 	bcc.w	8000a1a <os_aes+0x222>

            AES_key4 (t1,t2,t3,t0,4);
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	69db      	ldr	r3, [r3, #28]
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	691b      	ldr	r3, [r3, #16]
 8000cda:	61fb      	str	r3, [r7, #28]
            AES_expr4(t1,t2,t3,t0,a0);
 8000cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b81      	ldr	r3, [pc, #516]	@ (8000ee8 <os_aes+0x6f0>)
 8000ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4053      	eors	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
 8000cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8000eec <os_aes+0x6f4>)
 8000cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	4053      	eors	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d04:	0c1b      	lsrs	r3, r3, #16
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b79      	ldr	r3, [pc, #484]	@ (8000ef0 <os_aes+0x6f8>)
 8000d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	4053      	eors	r3, r2
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d18:	0e1b      	lsrs	r3, r3, #24
 8000d1a:	4a72      	ldr	r2, [pc, #456]	@ (8000ee4 <os_aes+0x6ec>)
 8000d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d20:	69fa      	ldr	r2, [r7, #28]
 8000d22:	4053      	eors	r3, r2
 8000d24:	61fb      	str	r3, [r7, #28]
            AES_expr4(t2,t3,t0,t1,a1);
 8000d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee8 <os_aes+0x6f0>)
 8000d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	4053      	eors	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b6a      	ldr	r3, [pc, #424]	@ (8000eec <os_aes+0x6f4>)
 8000d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4053      	eors	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d4e:	0c1b      	lsrs	r3, r3, #16
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <os_aes+0x6f8>)
 8000d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	4053      	eors	r3, r2
 8000d5e:	61fb      	str	r3, [r7, #28]
 8000d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d62:	0e1b      	lsrs	r3, r3, #24
 8000d64:	4a5f      	ldr	r2, [pc, #380]	@ (8000ee4 <os_aes+0x6ec>)
 8000d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	4053      	eors	r3, r2
 8000d6e:	61bb      	str	r3, [r7, #24]
            AES_expr4(t3,t0,t1,t2,a2);
 8000d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee8 <os_aes+0x6f0>)
 8000d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	4053      	eors	r3, r2
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b58      	ldr	r3, [pc, #352]	@ (8000eec <os_aes+0x6f4>)
 8000d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d90:	69fa      	ldr	r2, [r7, #28]
 8000d92:	4053      	eors	r3, r2
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	0c1b      	lsrs	r3, r3, #16
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b54      	ldr	r3, [pc, #336]	@ (8000ef0 <os_aes+0x6f8>)
 8000da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4053      	eors	r3, r2
 8000da8:	61bb      	str	r3, [r7, #24]
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	0e1b      	lsrs	r3, r3, #24
 8000dae:	4a4d      	ldr	r2, [pc, #308]	@ (8000ee4 <os_aes+0x6ec>)
 8000db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	4053      	eors	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
            AES_expr4(t0,t1,t2,t3,a3);
 8000dba:	6a3b      	ldr	r3, [r7, #32]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <os_aes+0x6f0>)
 8000dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc6:	69fa      	ldr	r2, [r7, #28]
 8000dc8:	4053      	eors	r3, r2
 8000dca:	61fb      	str	r3, [r7, #28]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
 8000dce:	0a1b      	lsrs	r3, r3, #8
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	4b45      	ldr	r3, [pc, #276]	@ (8000eec <os_aes+0x6f4>)
 8000dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4053      	eors	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b41      	ldr	r3, [pc, #260]	@ (8000ef0 <os_aes+0x6f8>)
 8000dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4053      	eors	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	6a3b      	ldr	r3, [r7, #32]
 8000df6:	0e1b      	lsrs	r3, r3, #24
 8000df8:	4a3a      	ldr	r2, [pc, #232]	@ (8000ee4 <os_aes+0x6ec>)
 8000dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	4053      	eors	r3, r2
 8000e02:	60bb      	str	r3, [r7, #8]

            AES_expr(a0,t0,t1,t2,t3,8);
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	6a1b      	ldr	r3, [r3, #32]
 8000e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	0e1b      	lsrs	r3, r3, #24
 8000e0e:	4a39      	ldr	r2, [pc, #228]	@ (8000ef4 <os_aes+0x6fc>)
 8000e10:	5cd3      	ldrb	r3, [r2, r3]
 8000e12:	061b      	lsls	r3, r3, #24
 8000e14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e16:	4053      	eors	r3, r2
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	0c1b      	lsrs	r3, r3, #16
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <os_aes+0x6fc>)
 8000e24:	5c9b      	ldrb	r3, [r3, r2]
 8000e26:	041b      	lsls	r3, r3, #16
 8000e28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e2a:	4053      	eors	r3, r2
 8000e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <os_aes+0x6fc>)
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e3e:	4053      	eors	r3, r2
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <os_aes+0x6fc>)
 8000e4a:	5c9b      	ldrb	r3, [r3, r2]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e50:	4053      	eors	r3, r2
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
            AES_expr(a1,t1,t2,t3,t0,9);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	0e1b      	lsrs	r3, r3, #24
 8000e5e:	4a25      	ldr	r2, [pc, #148]	@ (8000ef4 <os_aes+0x6fc>)
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	061b      	lsls	r3, r3, #24
 8000e64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e66:	4053      	eors	r3, r2
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	0c1b      	lsrs	r3, r3, #16
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b20      	ldr	r3, [pc, #128]	@ (8000ef4 <os_aes+0x6fc>)
 8000e74:	5c9b      	ldrb	r3, [r3, r2]
 8000e76:	041b      	lsls	r3, r3, #16
 8000e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e7a:	4053      	eors	r3, r2
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	0a1b      	lsrs	r3, r3, #8
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef4 <os_aes+0x6fc>)
 8000e88:	5c9b      	ldrb	r3, [r3, r2]
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e8e:	4053      	eors	r3, r2
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <os_aes+0x6fc>)
 8000e9a:	5c9b      	ldrb	r3, [r3, r2]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea0:	4053      	eors	r3, r2
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
            AES_expr(a2,t2,t3,t0,t1,10);
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	0e1b      	lsrs	r3, r3, #24
 8000eae:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <os_aes+0x6fc>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
 8000eb2:	061b      	lsls	r3, r3, #24
 8000eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eb6:	4053      	eors	r3, r2
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	0c1b      	lsrs	r3, r3, #16
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <os_aes+0x6fc>)
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	041b      	lsls	r3, r3, #16
 8000ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eca:	4053      	eors	r3, r2
 8000ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <os_aes+0x6fc>)
 8000ed8:	5c9b      	ldrb	r3, [r3, r2]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ede:	4053      	eors	r3, r2
 8000ee0:	e00a      	b.n	8000ef8 <os_aes+0x700>
 8000ee2:	bf00      	nop
 8000ee4:	0800b7c0 	.word	0x0800b7c0
 8000ee8:	0800c3c0 	.word	0x0800c3c0
 8000eec:	0800bfc0 	.word	0x0800bfc0
 8000ef0:	0800bbc0 	.word	0x0800bbc0
 8000ef4:	0800b6c0 	.word	0x0800b6c0
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b5f      	ldr	r3, [pc, #380]	@ (8001080 <os_aes+0x888>)
 8000f02:	5c9b      	ldrb	r3, [r3, r2]
 8000f04:	461a      	mov	r2, r3
 8000f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f08:	4053      	eors	r3, r2
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
            AES_expr(a3,t3,t0,t1,t2,11);
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f10:	623b      	str	r3, [r7, #32]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	0e1b      	lsrs	r3, r3, #24
 8000f16:	4a5a      	ldr	r2, [pc, #360]	@ (8001080 <os_aes+0x888>)
 8000f18:	5cd3      	ldrb	r3, [r2, r3]
 8000f1a:	061b      	lsls	r3, r3, #24
 8000f1c:	6a3a      	ldr	r2, [r7, #32]
 8000f1e:	4053      	eors	r3, r2
 8000f20:	623b      	str	r3, [r7, #32]
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	0c1b      	lsrs	r3, r3, #16
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b55      	ldr	r3, [pc, #340]	@ (8001080 <os_aes+0x888>)
 8000f2c:	5c9b      	ldrb	r3, [r3, r2]
 8000f2e:	041b      	lsls	r3, r3, #16
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	4053      	eors	r3, r2
 8000f34:	623b      	str	r3, [r7, #32]
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b50      	ldr	r3, [pc, #320]	@ (8001080 <os_aes+0x888>)
 8000f40:	5c9b      	ldrb	r3, [r3, r2]
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	6a3a      	ldr	r2, [r7, #32]
 8000f46:	4053      	eors	r3, r2
 8000f48:	623b      	str	r3, [r7, #32]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b4b      	ldr	r3, [pc, #300]	@ (8001080 <os_aes+0x888>)
 8000f52:	5c9b      	ldrb	r3, [r3, r2]
 8000f54:	461a      	mov	r2, r3
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	4053      	eors	r3, r2
 8000f5a:	623b      	str	r3, [r7, #32]
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d056      	beq.n	8001014 <os_aes+0x81c>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	111b      	asrs	r3, r3, #4
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	61bb      	str	r3, [r7, #24]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d041      	beq.n	8000ffa <os_aes+0x802>
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
 8000f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f78:	0fdb      	lsrs	r3, r3, #31
 8000f7a:	61fb      	str	r3, [r7, #28]
                        a0 = (a0 << 1) | (a1 >> 31);
 8000f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f7e:	005a      	lsls	r2, r3, #1
 8000f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f82:	0fdb      	lsrs	r3, r3, #31
 8000f84:	4313      	orrs	r3, r2
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = (a1 << 1) | (a2 >> 31);
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8a:	005a      	lsls	r2, r3, #1
 8000f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8e:	0fdb      	lsrs	r3, r3, #31
 8000f90:	4313      	orrs	r3, r2
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = (a2 << 1) | (a3 >> 31);
 8000f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f96:	005a      	lsls	r2, r3, #1
 8000f98:	6a3b      	ldr	r3, [r7, #32]
 8000f9a:	0fdb      	lsrs	r3, r3, #31
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = (a3 << 1);
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	623b      	str	r3, [r7, #32]
                        if( t0 ) a3 ^= 0x87;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <os_aes+0x7bc>
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	f083 0387 	eor.w	r3, r3, #135	@ 0x87
 8000fb2:	623b      	str	r3, [r7, #32]
                    } while( --t1 );
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	61bb      	str	r3, [r7, #24]
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1da      	bne.n	8000f76 <os_aes+0x77e>

                    AESAUX[0] ^= a0;
 8000fc0:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <os_aes+0x88c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc6:	4053      	eors	r3, r2
 8000fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001084 <os_aes+0x88c>)
 8000fca:	6013      	str	r3, [r2, #0]
                    AESAUX[1] ^= a1;
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <os_aes+0x88c>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd2:	4053      	eors	r3, r2
 8000fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001084 <os_aes+0x88c>)
 8000fd6:	6053      	str	r3, [r2, #4]
                    AESAUX[2] ^= a2;
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <os_aes+0x88c>)
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	4053      	eors	r3, r2
 8000fe0:	4a28      	ldr	r2, [pc, #160]	@ (8001084 <os_aes+0x88c>)
 8000fe2:	6093      	str	r3, [r2, #8]
                    AESAUX[3] ^= a3;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <os_aes+0x88c>)
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	6a3b      	ldr	r3, [r7, #32]
 8000fea:	4053      	eors	r3, r2
 8000fec:	4a25      	ldr	r2, [pc, #148]	@ (8001084 <os_aes+0x88c>)
 8000fee:	60d3      	str	r3, [r2, #12]
                    mode &= ~AES_MICSUB;
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000ff6:	71fb      	strb	r3, [r7, #7]
                    goto LOADDATA;
 8000ff8:	e4ad      	b.n	8000956 <os_aes+0x15e>
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
 8000ffa:	4a22      	ldr	r2, [pc, #136]	@ (8001084 <os_aes+0x88c>)
 8000ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffe:	6013      	str	r3, [r2, #0]
                    AESAUX[1] = a1;
 8001000:	4a20      	ldr	r2, [pc, #128]	@ (8001084 <os_aes+0x88c>)
 8001002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001004:	6053      	str	r3, [r2, #4]
                    AESAUX[2] = a2;
 8001006:	4a1f      	ldr	r2, [pc, #124]	@ (8001084 <os_aes+0x88c>)
 8001008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100a:	6093      	str	r3, [r2, #8]
                    AESAUX[3] = a3;
 800100c:	4a1d      	ldr	r2, [pc, #116]	@ (8001084 <os_aes+0x88c>)
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	60d3      	str	r3, [r2, #12]
 8001012:	e094      	b.n	800113e <os_aes+0x946>
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	2b00      	cmp	r3, #0
 800101c:	d034      	beq.n	8001088 <os_aes+0x890>
                    t0 = (len > 16) ? 16: len;
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2b10      	cmp	r3, #16
 8001022:	bf28      	it	cs
 8001024:	2310      	movcs	r3, #16
 8001026:	b29b      	uxth	r3, r3
 8001028:	61fb      	str	r3, [r7, #28]
                    for(t1=0; t1<t0; t1++) {
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
 800102e:	e01d      	b.n	800106c <os_aes+0x874>
                        buf[t1] ^= (a0>>24);
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	4413      	add	r3, r2
 8001036:	7819      	ldrb	r1, [r3, #0]
 8001038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103a:	0e1b      	lsrs	r3, r3, #24
 800103c:	b2da      	uxtb	r2, r3
 800103e:	6838      	ldr	r0, [r7, #0]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	4403      	add	r3, r0
 8001044:	404a      	eors	r2, r1
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	701a      	strb	r2, [r3, #0]
                        a0 <<= 8;
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if((t1&3)==3) {
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b03      	cmp	r3, #3
 8001058:	d105      	bne.n	8001066 <os_aes+0x86e>
                            a0 = a1;
 800105a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            a1 = a2;
 800105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
                            a2 = a3;
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
                    for(t1=0; t1<t0; t1++) {
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	3301      	adds	r3, #1
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3dd      	bcc.n	8001030 <os_aes+0x838>
                        }
                    }
                    // update counter
                    AESAUX[3]++;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <os_aes+0x88c>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	3301      	adds	r3, #1
 800107a:	4a02      	ldr	r2, [pc, #8]	@ (8001084 <os_aes+0x88c>)
 800107c:	60d3      	str	r3, [r2, #12]
 800107e:	e05e      	b.n	800113e <os_aes+0x946>
 8001080:	0800b6c0 	.word	0x0800b6c0
 8001084:	2000017c 	.word	0x2000017c
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
 8001088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108a:	0e1b      	lsrs	r3, r3, #24
 800108c:	b2da      	uxtb	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	0c1a      	lsrs	r2, r3, #16
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	0a1a      	lsrs	r2, r3, #8
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	701a      	strb	r2, [r3, #0]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	3303      	adds	r3, #3
 80010ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+4,  a1);
 80010b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b6:	0e1a      	lsrs	r2, r3, #24
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	3304      	adds	r3, #4
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c2:	0c1a      	lsrs	r2, r3, #16
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	3305      	adds	r3, #5
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ce:	0a1a      	lsrs	r2, r3, #8
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	3306      	adds	r3, #6
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3307      	adds	r3, #7
 80010dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+8,  a2);
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	0e1a      	lsrs	r2, r3, #24
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3308      	adds	r3, #8
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	701a      	strb	r2, [r3, #0]
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	0c1a      	lsrs	r2, r3, #16
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	3309      	adds	r3, #9
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	0a1a      	lsrs	r2, r3, #8
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	330a      	adds	r3, #10
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	330b      	adds	r3, #11
 800110a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+12, a3);
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	0e1a      	lsrs	r2, r3, #24
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	330c      	adds	r3, #12
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	0c1a      	lsrs	r2, r3, #16
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	330d      	adds	r3, #13
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	0a1a      	lsrs	r2, r3, #8
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	330e      	adds	r3, #14
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	330f      	adds	r3, #15
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	701a      	strb	r2, [r3, #0]
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d004      	beq.n	8001152 <os_aes+0x95a>
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <os_aes+0x966>
                buf += 16;
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	3310      	adds	r3, #16
 8001156:	603b      	str	r3, [r7, #0]
                len -= 16;
 8001158:	88bb      	ldrh	r3, [r7, #4]
 800115a:	3b10      	subs	r3, #16
 800115c:	80bb      	strh	r3, [r7, #4]
            }
            mode |= AES_MICNOAUX;
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	71fb      	strb	r3, [r7, #7]
        while( (signed char)len > 0 ) {
 8001166:	88bb      	ldrh	r3, [r7, #4]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	f73f abba 	bgt.w	80008e4 <os_aes+0xec>
        }
        return AESAUX[0];
 8001170:	4b02      	ldr	r3, [pc, #8]	@ (800117c <os_aes+0x984>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3730      	adds	r7, #48	@ 0x30
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	2000017c 	.word	0x2000017c

08001180 <debug_init>:

/*  ************************************** */
/*    DO NOT CHANGE BELOW THIS LINE        */
/*  ************************************** */

void debug_init () {
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
//    debug_led(0);

    // configure USART1 (115200/8N1, tx-only)

    // print banner
    debug_str("\r\n============== DEBUG STARTED ==============\r\n");
 8001184:	4802      	ldr	r0, [pc, #8]	@ (8001190 <debug_init+0x10>)
 8001186:	f000 f885 	bl	8001294 <debug_str>
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	0800b404 	.word	0x0800b404

08001194 <debug_led>:

void debug_led (int val) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,val);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	2102      	movs	r1, #2
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <debug_led+0x20>)
 80011a6:	f007 f831 	bl	800820c <HAL_GPIO_WritePin>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	48000400 	.word	0x48000400

080011b8 <debug_char>:

void debug_char (char c) {
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  char buffer[] = "";
 80011c2:	2300      	movs	r3, #0
 80011c4:	733b      	strb	r3, [r7, #12]
  buffer[0]= c;
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	733b      	strb	r3, [r7, #12]
//  HAL_UART_Transmit(&myUART,buffer,sizeof(buffer),HAL_MAX_DELAY);
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <debug_hex>:

void debug_hex (u1_t b) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    debug_char("0123456789ABCDEF"[b>>4]);
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b08      	ldr	r3, [pc, #32]	@ (800120c <debug_hex+0x34>)
 80011ec:	5c9b      	ldrb	r3, [r3, r2]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ffe2 	bl	80011b8 <debug_char>
    debug_char("0123456789ABCDEF"[b&0xF]);
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	4a04      	ldr	r2, [pc, #16]	@ (800120c <debug_hex+0x34>)
 80011fc:	5cd3      	ldrb	r3, [r2, r3]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ffda 	bl	80011b8 <debug_char>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	0800b434 	.word	0x0800b434

08001210 <debug_uint>:
    }
    debug_char('\r');
    debug_char('\n');
}

void debug_uint (u4_t v) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    for(s1_t n=24; n>=0; n-=8) {
 8001218:	2318      	movs	r3, #24
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	e00c      	b.n	8001238 <debug_uint+0x28>
        debug_hex(v>>n);
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	fa22 f303 	lsr.w	r3, r2, r3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ffd4 	bl	80011d8 <debug_hex>
    for(s1_t n=24; n>=0; n-=8) {
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	3b08      	subs	r3, #8
 8001234:	b2db      	uxtb	r3, r3
 8001236:	73fb      	strb	r3, [r7, #15]
 8001238:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123c:	2b00      	cmp	r3, #0
 800123e:	daee      	bge.n	800121e <debug_uint+0xe>
    }
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <debug_int>:

void debug_int (s4_t v) {
 800124a:	b580      	push	{r7, lr}
 800124c:	b08a      	sub	sp, #40	@ 0x28
 800124e:	af02      	add	r7, sp, #8
 8001250:	6078      	str	r0, [r7, #4]
    char buf[10], *p = buf;
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	61fb      	str	r3, [r7, #28]
    int n = debug_fmt(buf, sizeof(buf), v, 10, 0, 0);
 8001258:	f107 000c 	add.w	r0, r7, #12
 800125c:	2300      	movs	r3, #0
 800125e:	9301      	str	r3, [sp, #4]
 8001260:	2300      	movs	r3, #0
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	230a      	movs	r3, #10
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	210a      	movs	r1, #10
 800126a:	f000 f852 	bl	8001312 <debug_fmt>
 800126e:	61b8      	str	r0, [r7, #24]
    while(n--)
 8001270:	e006      	b.n	8001280 <debug_int+0x36>
        debug_char(*p++);
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	61fa      	str	r2, [r7, #28]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff9c 	bl	80011b8 <debug_char>
    while(n--)
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	1e5a      	subs	r2, r3, #1
 8001284:	61ba      	str	r2, [r7, #24]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f3      	bne.n	8001272 <debug_int+0x28>
}
 800128a:	bf00      	nop
 800128c:	bf00      	nop
 800128e:	3720      	adds	r7, #32
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <debug_str>:

void debug_str (const char* str) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
    while(*str) {
 800129c:	e006      	b.n	80012ac <debug_str+0x18>
        debug_char(*str++);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	1c5a      	adds	r2, r3, #1
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff86 	bl	80011b8 <debug_char>
    while(*str) {
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1f4      	bne.n	800129e <debug_str+0xa>
    }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <debug_val>:

void debug_val (const char* label, u4_t val) {
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	6039      	str	r1, [r7, #0]
    debug_str(label);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ffe3 	bl	8001294 <debug_str>
    debug_uint(val);
 80012ce:	6838      	ldr	r0, [r7, #0]
 80012d0:	f7ff ff9e 	bl	8001210 <debug_uint>
    debug_char('\r');
 80012d4:	200d      	movs	r0, #13
 80012d6:	f7ff ff6f 	bl	80011b8 <debug_char>
    debug_char('\n');
 80012da:	200a      	movs	r0, #10
 80012dc:	f7ff ff6c 	bl	80011b8 <debug_char>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <debug_valdec>:

void debug_valdec (const char* label, s4_t val) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    debug_str(label);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ffce 	bl	8001294 <debug_str>
    debug_int(val);
 80012f8:	6838      	ldr	r0, [r7, #0]
 80012fa:	f7ff ffa6 	bl	800124a <debug_int>
    debug_char('\r');
 80012fe:	200d      	movs	r0, #13
 8001300:	f7ff ff5a 	bl	80011b8 <debug_char>
    debug_char('\n');
 8001304:	200a      	movs	r0, #10
 8001306:	f7ff ff57 	bl	80011b8 <debug_char>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <debug_fmt>:

int debug_fmt (char* buf, int max, s4_t val, int base, int width, char pad) {
 8001312:	b480      	push	{r7}
 8001314:	b093      	sub	sp, #76	@ 0x4c
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	603b      	str	r3, [r7, #0]
    char num[33], *p = num, *b = buf;
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	647b      	str	r3, [r7, #68]	@ 0x44
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	643b      	str	r3, [r7, #64]	@ 0x40
    u4_t m, v;
    // special handling of negative decimals
    v = (base == 10 && val < 0) ? -val : val;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	2b0a      	cmp	r3, #10
 800132e:	d105      	bne.n	800133c <debug_fmt+0x2a>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	da02      	bge.n	800133c <debug_fmt+0x2a>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	425b      	negs	r3, r3
 800133a:	e000      	b.n	800133e <debug_fmt+0x2c>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // generate digits backwards
    do {
        *p++ = ((m=v%base) <= 9) ? m+'0' : m+'A'-10;
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001344:	fbb3 f1f2 	udiv	r1, r3, r2
 8001348:	fb01 f202 	mul.w	r2, r1, r2
 800134c:	1a9b      	subs	r3, r3, r2
 800134e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001352:	2b09      	cmp	r3, #9
 8001354:	d804      	bhi.n	8001360 <debug_fmt+0x4e>
 8001356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001358:	b2db      	uxtb	r3, r3
 800135a:	3330      	adds	r3, #48	@ 0x30
 800135c:	b2da      	uxtb	r2, r3
 800135e:	e003      	b.n	8001368 <debug_fmt+0x56>
 8001360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001362:	b2db      	uxtb	r3, r3
 8001364:	3337      	adds	r3, #55	@ 0x37
 8001366:	b2da      	uxtb	r2, r3
 8001368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800136a:	1c59      	adds	r1, r3, #1
 800136c:	6479      	str	r1, [r7, #68]	@ 0x44
 800136e:	701a      	strb	r2, [r3, #0]
    } while( v /= base );
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001374:	fbb2 f3f3 	udiv	r3, r2, r3
 8001378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800137a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1df      	bne.n	8001340 <debug_fmt+0x2e>
    // prefix negative decimals with '-'
    if(base == 10 && val < 0) {
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	2b0a      	cmp	r3, #10
 8001384:	d10e      	bne.n	80013a4 <debug_fmt+0x92>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	da0b      	bge.n	80013a4 <debug_fmt+0x92>
        *p++ = '-';
 800138c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	647a      	str	r2, [r7, #68]	@ 0x44
 8001392:	222d      	movs	r2, #45	@ 0x2d
 8001394:	701a      	strb	r2, [r3, #0]
    }
    // add leading zeroes or spaces
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 8001396:	e005      	b.n	80013a4 <debug_fmt+0x92>
        *b++ = pad;
 8001398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	643a      	str	r2, [r7, #64]	@ 0x40
 800139e:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80013a2:	701a      	strb	r2, [r3, #0]
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 80013a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	1ad2      	subs	r2, r2, r3
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	3b01      	subs	r3, #1
 80013ae:	429a      	cmp	r2, r3
 80013b0:	da0a      	bge.n	80013c8 <debug_fmt+0xb6>
 80013b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	1ad2      	subs	r2, r2, r3
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80013be:	1acb      	subs	r3, r1, r3
 80013c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80013c2:	1acb      	subs	r3, r1, r3
 80013c4:	429a      	cmp	r2, r3
 80013c6:	dbe7      	blt.n	8001398 <debug_fmt+0x86>
    }
    // copy digits and sign forwards
    do *b++ = *--p;
 80013c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013ca:	3b01      	subs	r3, #1
 80013cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80013ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80013d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013d6:	7812      	ldrb	r2, [r2, #0]
 80013d8:	701a      	strb	r2, [r3, #0]
    while( b-buf < max && p > num );
 80013da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dd04      	ble.n	80013f0 <debug_fmt+0xde>
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d8eb      	bhi.n	80013c8 <debug_fmt+0xb6>
    // return number of characters written
    return b - buf;
 80013f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	374c      	adds	r7, #76	@ 0x4c
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <debug_event>:

void debug_event (int ev) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
        [EV_LINK_DEAD]      = "LINK_DEAD",
        [EV_LINK_ALIVE]     = "LINK_ALIVE",
        [EV_SCAN_FOUND]     = "SCAN_FOUND",
        [EV_TXSTART]        = "EV_TXSTART",
    };
    debug_str((ev < sizeof(evnames)/sizeof(evnames[0])) ? evnames[ev] : "EV_UNKNOWN" );
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b11      	cmp	r3, #17
 8001410:	d804      	bhi.n	800141c <debug_event+0x18>
 8001412:	4a09      	ldr	r2, [pc, #36]	@ (8001438 <debug_event+0x34>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800141a:	e000      	b.n	800141e <debug_event+0x1a>
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <debug_event+0x38>)
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff ff38 	bl	8001294 <debug_str>
    debug_char('\r');
 8001424:	200d      	movs	r0, #13
 8001426:	f7ff fec7 	bl	80011b8 <debug_char>
    debug_char('\n');
 800142a:	200a      	movs	r0, #10
 800142c:	f7ff fec4 	bl	80011b8 <debug_char>
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000000 	.word	0x20000000
 800143c:	0800b448 	.word	0x0800b448

08001440 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]
 8001454:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001456:	4b33      	ldr	r3, [pc, #204]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145a:	4a32      	ldr	r2, [pc, #200]	@ (8001524 <MX_GPIO_Init+0xe4>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001462:	4b30      	ldr	r3, [pc, #192]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	4b2d      	ldr	r3, [pc, #180]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001472:	4a2c      	ldr	r2, [pc, #176]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800147a:	4b2a      	ldr	r3, [pc, #168]	@ (8001524 <MX_GPIO_Init+0xe4>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	4b27      	ldr	r3, [pc, #156]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148a:	4a26      	ldr	r2, [pc, #152]	@ (8001524 <MX_GPIO_Init+0xe4>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001492:	4b24      	ldr	r3, [pc, #144]	@ (8001524 <MX_GPIO_Init+0xe4>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Alim_temp_Pin|RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	f648 0180 	movw	r1, #34944	@ 0x8880
 80014a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a8:	f006 feb0 	bl	800820c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2102      	movs	r1, #2
 80014b0:	481d      	ldr	r0, [pc, #116]	@ (8001528 <MX_GPIO_Init+0xe8>)
 80014b2:	f006 feab 	bl	800820c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Alim_temp_Pin|RST_Pin|NSS_Pin;
 80014b6:	f648 0380 	movw	r3, #34944	@ 0x8880
 80014ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014bc:	2301      	movs	r3, #1
 80014be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	4619      	mov	r1, r3
 80014ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d2:	f006 fd31 	bl	8007f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80014d6:	2302      	movs	r3, #2
 80014d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	4619      	mov	r1, r3
 80014ec:	480e      	ldr	r0, [pc, #56]	@ (8001528 <MX_GPIO_Init+0xe8>)
 80014ee:	f006 fd23 	bl	8007f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin;
 80014f2:	23c0      	movs	r3, #192	@ 0xc0
 80014f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001500:	f107 030c 	add.w	r3, r7, #12
 8001504:	4619      	mov	r1, r3
 8001506:	4808      	ldr	r0, [pc, #32]	@ (8001528 <MX_GPIO_Init+0xe8>)
 8001508:	f006 fd16 	bl	8007f38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	2100      	movs	r1, #0
 8001510:	2017      	movs	r0, #23
 8001512:	f006 fc8c 	bl	8007e2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001516:	2017      	movs	r0, #23
 8001518:	f006 fca5 	bl	8007e66 <HAL_NVIC_EnableIRQ>

}
 800151c:	bf00      	nop
 800151e:	3720      	adds	r7, #32
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40021000 	.word	0x40021000
 8001528:	48000400 	.word	0x48000400

0800152c <hal_io_init>:


// -----------------------------------------------------------------------------
// I/O

static void hal_io_init () {
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
	//already done by cubemx
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx (u1_t val) {
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  #ifdef TX_GPIO_Port
    HAL_GPIO_WritePin(RX_GPIO_Port,RX_Pin,~val);
    HAL_GPIO_WritePin(TX_GPIO_Port,TX_Pin,val);
  #endif
#endif
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <hal_pin_nss>:

// set radio NSS pin to given value
void hal_pin_nss (u1_t val) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(NSS_GPIO_Port,NSS_Pin,val);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	461a      	mov	r2, r3
 800155e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001566:	f006 fe51 	bl	800820c <HAL_GPIO_WritePin>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst (u1_t val) {
 8001572:	b580      	push	{r7, lr}
 8001574:	b08c      	sub	sp, #48	@ 0x30
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	71fb      	strb	r3, [r7, #7]
    if(val == 0 || val == 1) { // drive pin
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <hal_pin_rst+0x16>
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d116      	bne.n	80015b6 <hal_pin_rst+0x44>
    	GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 8001588:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800158c:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	623b      	str	r3, [r7, #32]
    	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001592:	2300      	movs	r3, #0
 8001594:	62bb      	str	r3, [r7, #40]	@ 0x28
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	4619      	mov	r1, r3
 800159c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a0:	f006 fcca 	bl	8007f38 <HAL_GPIO_Init>

    	HAL_GPIO_WritePin(RST_GPIO_Port,RST_Pin,val);
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f006 fe2c 	bl	800820c <HAL_GPIO_WritePin>
    if(val == 0 || val == 1) { // drive pin
 80015b4:	e00e      	b.n	80015d4 <hal_pin_rst+0x62>

    } else { // keep pin floating
        GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 80015b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015ba:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4619      	mov	r1, r3
 80015ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ce:	f006 fcb3 	bl	8007f38 <HAL_GPIO_Init>
    }
}
 80015d2:	bf00      	nop
 80015d4:	bf00      	nop
 80015d6:	3730      	adds	r7, #48	@ 0x30
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_GPIO_EXTI_Callback>:

extern void radio_irq_handler(u1_t dio);

// generic EXTI IRQ handler for all channels
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_int){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if(GPIO_Pin_int == DIO0_Pin) {
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	2b40      	cmp	r3, #64	@ 0x40
 80015ea:	d102      	bne.n	80015f2 <HAL_GPIO_EXTI_Callback+0x16>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f004 fa31 	bl	8005a54 <radio_irq_handler>
	}
	// DIO 1
	if(GPIO_Pin_int == DIO1_Pin) {
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	2b80      	cmp	r3, #128	@ 0x80
 80015f6:	d102      	bne.n	80015fe <HAL_GPIO_EXTI_Callback+0x22>
	    // invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f004 fa2b 	bl	8005a54 <radio_irq_handler>
	// DIO 2
//	if(GPIO_Pin_int == DIO2_Pin) {
	//    // invoke radio handler (on IRQ!)
//	    radio_irq_handler(2);
//	}
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <hal_spi_init>:

// -----------------------------------------------------------------------------
// SPI
void hal_spi_init () {
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
	// already done by cube mx
}
 800160a:	bf00      	nop
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <hal_spi>:

// perform SPI transaction with radio
u1_t hal_spi (u1_t out) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af02      	add	r7, sp, #8
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	char outbuffer[] ="";
 800161e:	2300      	movs	r3, #0
 8001620:	733b      	strb	r3, [r7, #12]
	char inbuffer[] ="";
 8001622:	2300      	movs	r3, #0
 8001624:	723b      	strb	r3, [r7, #8]
	outbuffer[0] = out;
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&mySPI,outbuffer,inbuffer,sizeof(outbuffer),HAL_MAX_DELAY);
 800162a:	f107 0208 	add.w	r2, r7, #8
 800162e:	f107 010c 	add.w	r1, r7, #12
 8001632:	f04f 33ff 	mov.w	r3, #4294967295
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	4804      	ldr	r0, [pc, #16]	@ (800164c <hal_spi+0x38>)
 800163c:	f008 ff35 	bl	800a4aa <HAL_SPI_TransmitReceive>
	return inbuffer[0];
 8001640:	7a3b      	ldrb	r3, [r7, #8]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200004cc 	.word	0x200004cc

08001650 <hal_time_init>:


// -----------------------------------------------------------------------------
// TIME
static void hal_time_init () {
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
	// already done by cubemx
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
	...

08001660 <hal_ticks>:

u4_t hal_ticks () {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 8001666:	f000 f8b9 	bl	80017dc <hal_disableIRQs>
    u4_t t = HAL.ticks;
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <hal_ticks+0x58>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	607b      	str	r3, [r7, #4]
    u2_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8001670:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <hal_ticks+0x5c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001676:	807b      	strh	r3, [r7, #2]
    if(__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET){
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <hal_ticks+0x5c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b02      	cmp	r3, #2
 8001684:	d10d      	bne.n	80016a2 <hal_ticks+0x42>
    	if(__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) !=RESET){
 8001686:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <hal_ticks+0x5c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b02      	cmp	r3, #2
 8001692:	d106      	bne.n	80016a2 <hal_ticks+0x42>
    		cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8001694:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <hal_ticks+0x5c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169a:	807b      	strh	r3, [r7, #2]
    		t++;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3301      	adds	r3, #1
 80016a0:	607b      	str	r3, [r7, #4]
        }
     }
    hal_enableIRQs();
 80016a2:	f000 f8ab 	bl	80017fc <hal_enableIRQs>
    return (t<<16)|cnt;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	041a      	lsls	r2, r3, #16
 80016aa:	887b      	ldrh	r3, [r7, #2]
 80016ac:	4313      	orrs	r3, r2
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2000023c 	.word	0x2000023c
 80016bc:	2000057c 	.word	0x2000057c

080016c0 <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks (u4_t time) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    u4_t t = hal_ticks();
 80016c8:	f7ff ffca 	bl	8001660 <hal_ticks>
 80016cc:	60f8      	str	r0, [r7, #12]
    s4_t d = time - t;
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	60bb      	str	r3, [r7, #8]
    if( d<=0 ) return 0;    // in the past
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	dc01      	bgt.n	80016e0 <deltaticks+0x20>
 80016dc:	2300      	movs	r3, #0
 80016de:	e008      	b.n	80016f2 <deltaticks+0x32>
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	141b      	asrs	r3, r3, #16
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <deltaticks+0x2e>
 80016e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016ec:	e001      	b.n	80016f2 <deltaticks+0x32>
    return (u2_t)d;
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	b29b      	uxth	r3, r3
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <hal_waitUntil>:

void hal_waitUntil (u4_t time) {
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
    while( deltaticks(time) != 0 ); // busy wait until timestamp is reached
 8001702:	bf00      	nop
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ffdb 	bl	80016c0 <deltaticks>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f9      	bne.n	8001704 <hal_waitUntil+0xa>
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <hal_checkTimer>:

// check and rewind for target time
u1_t hal_checkTimer (u4_t time) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    u2_t dt;
    myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 8001724:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <hal_checkTimer+0x78>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	691a      	ldr	r2, [r3, #16]
 800172a:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <hal_checkTimer+0x78>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0202 	bic.w	r2, r2, #2
 8001732:	611a      	str	r2, [r3, #16]
    if((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ffc3 	bl	80016c0 <deltaticks>
 800173a:	4603      	mov	r3, r0
 800173c:	81fb      	strh	r3, [r7, #14]
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	2b04      	cmp	r3, #4
 8001742:	d809      	bhi.n	8001758 <hal_checkTimer+0x3c>
    	myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 8001744:	4b13      	ldr	r3, [pc, #76]	@ (8001794 <hal_checkTimer+0x78>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <hal_checkTimer+0x78>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0202 	bic.w	r2, r2, #2
 8001752:	60da      	str	r2, [r3, #12]
        return 1;
 8001754:	2301      	movs	r3, #1
 8001756:	e018      	b.n	800178a <hal_checkTimer+0x6e>
    } else { // rewind timer (fully or to exact time))
    	myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 8001758:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <hal_checkTimer+0x78>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800175e:	89fa      	ldrh	r2, [r7, #14]
 8001760:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <hal_checkTimer+0x78>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	440a      	add	r2, r1
 8001766:	635a      	str	r2, [r3, #52]	@ 0x34
    	myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <hal_checkTimer+0x78>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <hal_checkTimer+0x78>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f042 0202 	orr.w	r2, r2, #2
 8001776:	60da      	str	r2, [r3, #12]
    	myTIMER.Instance->CCER |= TIM_CCER_CC1E;   // enable capture/compare uint 2
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <hal_checkTimer+0x78>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6a1a      	ldr	r2, [r3, #32]
 800177e:	4b05      	ldr	r3, [pc, #20]	@ (8001794 <hal_checkTimer+0x78>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f042 0201 	orr.w	r2, r2, #1
 8001786:	621a      	str	r2, [r3, #32]
        return 0;
 8001788:	2300      	movs	r3, #0
    }
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	2000057c 	.word	0x2000057c

08001798 <HAL_TIM_PeriodElapsedCallback>:

//Callback deja renseigne dans le main.c
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == myTIMER.Instance){
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d104      	bne.n	80017b6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		HAL.ticks++;
 80017ac:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	3301      	adds	r3, #1
 80017b2:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80017b4:	6053      	str	r3, [r2, #4]
    }

	if(htim == &htim6) HAL_ADC_Start_IT(&hadc1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a06      	ldr	r2, [pc, #24]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d102      	bne.n	80017c4 <HAL_TIM_PeriodElapsedCallback+0x2c>
 80017be:	4806      	ldr	r0, [pc, #24]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017c0:	f005 fa4a 	bl	8006c58 <HAL_ADC_Start_IT>

}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	2000057c 	.word	0x2000057c
 80017d0:	2000023c 	.word	0x2000023c
 80017d4:	20000530 	.word	0x20000530
 80017d8:	20000118 	.word	0x20000118

080017dc <hal_disableIRQs>:

// -----------------------------------------------------------------------------
// IRQ
void hal_disableIRQs () {
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e0:	b672      	cpsid	i
}
 80017e2:	bf00      	nop
	__disable_irq();
	//__set_BASEPRI(1 << 4);
    HAL.irqlevel++;
 80017e4:	4b04      	ldr	r3, [pc, #16]	@ (80017f8 <hal_disableIRQs+0x1c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3301      	adds	r3, #1
 80017ea:	4a03      	ldr	r2, [pc, #12]	@ (80017f8 <hal_disableIRQs+0x1c>)
 80017ec:	6013      	str	r3, [r2, #0]
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	2000023c 	.word	0x2000023c

080017fc <hal_enableIRQs>:

void hal_enableIRQs () {
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
    if(--HAL.irqlevel == 0) {
 8001800:	4b07      	ldr	r3, [pc, #28]	@ (8001820 <hal_enableIRQs+0x24>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	3b01      	subs	r3, #1
 8001806:	4a06      	ldr	r2, [pc, #24]	@ (8001820 <hal_enableIRQs+0x24>)
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <hal_enableIRQs+0x24>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001812:	b662      	cpsie	i
}
 8001814:	bf00      	nop
		__enable_irq();
    	//__set_BASEPRI(0);
    }
}
 8001816:	bf00      	nop
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	2000023c 	.word	0x2000023c

08001824 <hal_sleep>:

void hal_sleep () {
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
	// low power sleep mode
#ifndef CFG_no_low_power_sleep_mode
	// PWR->CR |= PWR_CR_LPSDSR;
#endif
    // suspend execution until IRQ, regardless of the CPSR I-bit
    __WFI();
 8001828:	bf30      	wfi
}
 800182a:	bf00      	nop
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <hal_init>:

// -----------------------------------------------------------------------------

void hal_init () {
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
    memset(&HAL, 0x00, sizeof(HAL));
 8001838:	2208      	movs	r2, #8
 800183a:	2100      	movs	r1, #0
 800183c:	4807      	ldr	r0, [pc, #28]	@ (800185c <hal_init+0x28>)
 800183e:	f009 fd9b 	bl	800b378 <memset>
    hal_disableIRQs();
 8001842:	f7ff ffcb 	bl	80017dc <hal_disableIRQs>
    // configure radio I/O and interrupt handler
    hal_io_init();
 8001846:	f7ff fe71 	bl	800152c <hal_io_init>
    // configure radio SPI
    hal_spi_init();
 800184a:	f7ff fedc 	bl	8001606 <hal_spi_init>
    // configure timer and interrupt handler
    hal_time_init();
 800184e:	f7ff feff 	bl	8001650 <hal_time_init>
    hal_enableIRQs();
 8001852:	f7ff ffd3 	bl	80017fc <hal_enableIRQs>
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	2000023c 	.word	0x2000023c

08001860 <hal_failed>:

void hal_failed () {
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
    // HALT...
    hal_disableIRQs();
 8001864:	f7ff ffba 	bl	80017dc <hal_disableIRQs>
    hal_sleep();
 8001868:	f7ff ffdc 	bl	8001824 <hal_sleep>
    while(1);
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <hal_failed+0xc>

08001870 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001874:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <MX_I2C1_Init+0x74>)
 8001876:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <MX_I2C1_Init+0x78>)
 8001878:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <MX_I2C1_Init+0x74>)
 800187c:	4a1b      	ldr	r2, [pc, #108]	@ (80018ec <MX_I2C1_Init+0x7c>)
 800187e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001880:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <MX_I2C1_Init+0x74>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <MX_I2C1_Init+0x74>)
 8001888:	2201      	movs	r2, #1
 800188a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <MX_I2C1_Init+0x74>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <MX_I2C1_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <MX_I2C1_Init+0x74>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800189e:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <MX_I2C1_Init+0x74>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <MX_I2C1_Init+0x74>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018aa:	480e      	ldr	r0, [pc, #56]	@ (80018e4 <MX_I2C1_Init+0x74>)
 80018ac:	f006 fcde 	bl	800826c <HAL_I2C_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018b6:	f003 fb65 	bl	8004f84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018ba:	2100      	movs	r1, #0
 80018bc:	4809      	ldr	r0, [pc, #36]	@ (80018e4 <MX_I2C1_Init+0x74>)
 80018be:	f007 fb6e 	bl	8008f9e <HAL_I2CEx_ConfigAnalogFilter>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018c8:	f003 fb5c 	bl	8004f84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018cc:	2100      	movs	r1, #0
 80018ce:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <MX_I2C1_Init+0x74>)
 80018d0:	f007 fbb0 	bl	8009034 <HAL_I2CEx_ConfigDigitalFilter>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80018da:	f003 fb53 	bl	8004f84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000244 	.word	0x20000244
 80018e8:	40005400 	.word	0x40005400
 80018ec:	10d19ce4 	.word	0x10d19ce4

080018f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b09e      	sub	sp, #120	@ 0x78
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	2254      	movs	r2, #84	@ 0x54
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f009 fd31 	bl	800b378 <memset>
  if(i2cHandle->Instance==I2C1)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a27      	ldr	r2, [pc, #156]	@ (80019b8 <HAL_I2C_MspInit+0xc8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d147      	bne.n	80019b0 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001920:	2340      	movs	r3, #64	@ 0x40
 8001922:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001924:	2300      	movs	r3, #0
 8001926:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001928:	f107 0310 	add.w	r3, r7, #16
 800192c:	4618      	mov	r0, r3
 800192e:	f008 fa31 	bl	8009d94 <HAL_RCCEx_PeriphCLKConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001938:	f003 fb24 	bl	8004f84 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193c:	4b1f      	ldr	r3, [pc, #124]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	4a1e      	ldr	r2, [pc, #120]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001948:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 800194a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001954:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001958:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800195a:	2312      	movs	r3, #18
 800195c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001962:	2303      	movs	r3, #3
 8001964:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001966:	2304      	movs	r3, #4
 8001968:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800196e:	4619      	mov	r1, r3
 8001970:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001974:	f006 fae0 	bl	8007f38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001978:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 800197a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197c:	4a0f      	ldr	r2, [pc, #60]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 800197e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001982:	6593      	str	r3, [r2, #88]	@ 0x58
 8001984:	4b0d      	ldr	r3, [pc, #52]	@ (80019bc <HAL_I2C_MspInit+0xcc>)
 8001986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	201f      	movs	r0, #31
 8001996:	f006 fa4a 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800199a:	201f      	movs	r0, #31
 800199c:	f006 fa63 	bl	8007e66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2100      	movs	r1, #0
 80019a4:	2020      	movs	r0, #32
 80019a6:	f006 fa42 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80019aa:	2020      	movs	r0, #32
 80019ac:	f006 fa5b 	bl	8007e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019b0:	bf00      	nop
 80019b2:	3778      	adds	r7, #120	@ 0x78
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40005400 	.word	0x40005400
 80019bc:	40021000 	.word	0x40021000

080019c0 <getSf>:
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <getBw>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	f003 0303 	and.w	r3, r3, #3
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <getCr>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	80fb      	strh	r3, [r7, #6]
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	095b      	lsrs	r3, r3, #5
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	460a      	mov	r2, r1
 8001a32:	80fb      	strh	r3, [r7, #6]
 8001a34:	4613      	mov	r3, r2
 8001a36:	717b      	strb	r3, [r7, #5]
 8001a38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a3c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001a40:	b21a      	sxth	r2, r3
 8001a42:	797b      	ldrb	r3, [r7, #5]
 8001a44:	015b      	lsls	r3, r3, #5
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b21b      	sxth	r3, r3
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	80fb      	strh	r3, [r7, #6]
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	09db      	lsrs	r3, r3, #7
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	4618      	mov	r0, r3
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	6039      	str	r1, [r7, #0]
 8001a84:	80fb      	strh	r3, [r7, #6]
 8001a86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a8e:	b21a      	sxth	r2, r3
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	01db      	lsls	r3, r3, #7
 8001a94:	b21b      	sxth	r3, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	b21b      	sxth	r3, r3
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	80fb      	strh	r3, [r7, #6]
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	0a1b      	lsrs	r3, r3, #8
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4603      	mov	r3, r0
 8001ace:	6039      	str	r1, [r7, #0]
 8001ad0:	80fb      	strh	r3, [r7, #6]
 8001ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <updr2rps>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	3301      	adds	r3, #1
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <updr2rps+0x20>)
 8001b04:	5cd3      	ldrb	r3, [r2, r3]
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	0800c7c0 	.word	0x0800c7c0

08001b18 <dndr2rps>:
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff ffe5 	bl	8001af4 <updr2rps>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff ffa3 	bl	8001a7a <setNocrc>
 8001b34:	4603      	mov	r3, r0
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <decDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	4a07      	ldr	r2, [pc, #28]	@ (8001b6c <decDR+0x2c>)
 8001b4e:	5cd3      	ldrb	r3, [r2, r3]
 8001b50:	2bff      	cmp	r3, #255	@ 0xff
 8001b52:	d003      	beq.n	8001b5c <decDR+0x1c>
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	e000      	b.n	8001b5e <decDR+0x1e>
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	0800c7c0 	.word	0x0800c7c0

08001b70 <validDR>:
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	4a06      	ldr	r2, [pc, #24]	@ (8001b98 <validDR+0x28>)
 8001b80:	5cd3      	ldrb	r3, [r2, r3]
 8001b82:	2bff      	cmp	r3, #255	@ 0xff
 8001b84:	bf14      	ite	ne
 8001b86:	2301      	movne	r3, #1
 8001b88:	2300      	moveq	r3, #0
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	0800c7c0 	.word	0x0800c7c0

08001b9c <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	460a      	mov	r2, r1
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	71bb      	strb	r3, [r7, #6]
 8001bac:	e005      	b.n	8001bba <lowerDR+0x1e>
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ffc5 	bl	8001b40 <decDR>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
 8001bba:	79bb      	ldrb	r3, [r7, #6]
 8001bbc:	1e5a      	subs	r2, r3, #1
 8001bbe:	71ba      	strb	r2, [r7, #6]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1f4      	bne.n	8001bae <lowerDR+0x12>
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <os_rlsbf2>:
// BEG OS - default implementations for certain OS suport functions

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2 (xref2cu1_t buf) {
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
    return (u2_t)(buf[0] | (buf[1]<<8));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	b21a      	sxth	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3301      	adds	r3, #1
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	021b      	lsls	r3, r3, #8
 8001be4:	b21b      	sxth	r3, r3
 8001be6:	4313      	orrs	r3, r2
 8001be8:	b21b      	sxth	r3, r3
 8001bea:	b29b      	uxth	r3, r3
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4 (xref2cu1_t buf) {
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[0] | (buf[1]<<8) | ((u4_t)buf[2]<<16) | ((u4_t)buf[3]<<24));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	021b      	lsls	r3, r3, #8
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	461a      	mov	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3302      	adds	r3, #2
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	041b      	lsls	r3, r3, #16
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3303      	adds	r3, #3
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	061b      	lsls	r3, r3, #24
 8001c24:	4313      	orrs	r3, r2
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <os_rmsbf4>:
#endif


#if !defined(os_rmsbf4)
u4_t os_rmsbf4 (xref2cu1_t buf) {
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[3] | (buf[2]<<8) | ((u4_t)buf[1]<<16) | ((u4_t)buf[0]<<24));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3303      	adds	r3, #3
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3302      	adds	r3, #2
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	021b      	lsls	r3, r3, #8
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3301      	adds	r3, #1
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	041b      	lsls	r3, r3, #16
 8001c56:	431a      	orrs	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	061b      	lsls	r3, r3, #24
 8001c5e:	4313      	orrs	r3, r2
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	807b      	strh	r3, [r7, #2]
    buf[0] = v;
 8001c78:	887b      	ldrh	r3, [r7, #2]
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8001c80:	887b      	ldrh	r3, [r7, #2]
 8001c82:	0a1b      	lsrs	r3, r3, #8
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	701a      	strb	r2, [r3, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (xref2u1_t buf, u4_t v) {
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
    buf[0] = v;
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	0a1a      	lsrs	r2, r3, #8
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>16;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	0c1a      	lsrs	r2, r3, #16
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	701a      	strb	r2, [r3, #0]
    buf[3] = v>>24;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	0e1a      	lsrs	r2, r3, #24
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3303      	adds	r3, #3
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	701a      	strb	r2, [r3, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (xref2u1_t buf, u4_t v) {
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
    buf[3] = v;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3303      	adds	r3, #3
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>8;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	0a1a      	lsrs	r2, r3, #8
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3302      	adds	r3, #2
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>16;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	0c1a      	lsrs	r2, r3, #16
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3301      	adds	r3, #1
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	701a      	strb	r2, [r3, #0]
    buf[0] = v>>24;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	0e1b      	lsrs	r3, r3, #24
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	701a      	strb	r2, [r3, #0]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel (void) {
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
    return MCMD_DEVS_BATT_NOINFO;
 8001d22:	23ff      	movs	r3, #255	@ 0xff
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16 (xref2u1_t data, uint len) {
 8001d2e:	b480      	push	{r7}
 8001d30:	b087      	sub	sp, #28
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	6039      	str	r1, [r7, #0]
    u2_t remainder = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	82fb      	strh	r3, [r7, #22]
    u2_t polynomial = 0x1021;
 8001d3c:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001d40:	81bb      	strh	r3, [r7, #12]
    for( uint i = 0; i < len; i++ ) {
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	e026      	b.n	8001d96 <os_crc16+0x68>
        remainder ^= data[i] << 8;
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21a      	sxth	r2, r3
 8001d54:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d58:	4053      	eors	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8001d5e:	2308      	movs	r3, #8
 8001d60:	73fb      	strb	r3, [r7, #15]
 8001d62:	e012      	b.n	8001d8a <os_crc16+0x5c>
            if( (remainder & 0x8000) )
 8001d64:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	da08      	bge.n	8001d7e <os_crc16+0x50>
                remainder = (remainder << 1) ^ polynomial;
 8001d6c:	8afb      	ldrh	r3, [r7, #22]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	b21a      	sxth	r2, r3
 8001d72:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d76:	4053      	eors	r3, r2
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	82fb      	strh	r3, [r7, #22]
 8001d7c:	e002      	b.n	8001d84 <os_crc16+0x56>
            else 
                remainder <<= 1;
 8001d7e:	8afb      	ldrh	r3, [r7, #22]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	73fb      	strb	r3, [r7, #15]
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1e9      	bne.n	8001d64 <os_crc16+0x36>
    for( uint i = 0; i < len; i++ ) {
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	3301      	adds	r3, #1
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d3d4      	bcc.n	8001d48 <os_crc16+0x1a>
        }
    }
    return remainder;
 8001d9e:	8afb      	ldrh	r3, [r7, #22]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	371c      	adds	r7, #28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <micB0>:
// ================================================================================

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
 8001db8:	603b      	str	r3, [r7, #0]
    os_clearMem(AESaux,16);
 8001dba:	2210      	movs	r2, #16
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4810      	ldr	r0, [pc, #64]	@ (8001e00 <micB0+0x54>)
 8001dc0:	f009 fada 	bl	800b378 <memset>
    AESaux[0]  = 0x49;
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <micB0+0x54>)
 8001dc6:	2249      	movs	r2, #73	@ 0x49
 8001dc8:	701a      	strb	r2, [r3, #0]
    AESaux[5]  = dndir?1:0;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	bf14      	ite	ne
 8001dd0:	2301      	movne	r3, #1
 8001dd2:	2300      	moveq	r3, #0
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <micB0+0x58>)
 8001dd8:	701a      	strb	r2, [r3, #0]
    AESaux[15] = len;
 8001dda:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <micB0+0x5c>)
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <micB0+0x60>)
 8001de4:	68f9      	ldr	r1, [r7, #12]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff ff57 	bl	8001c9a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <micB0+0x64>)
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff52 	bl	8001c9a <os_wlsbf4>
}
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000017c 	.word	0x2000017c
 8001e04:	20000181 	.word	0x20000181
 8001e08:	2000018b 	.word	0x2000018b
 8001e0c:	20000182 	.word	0x20000182
 8001e10:	20000186 	.word	0x20000186

08001e14 <aes_verifyMic>:


static int aes_verifyMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	68b8      	ldr	r0, [r7, #8]
 8001e2a:	f7ff ffbf 	bl	8001dac <micB0>
    os_copyMem(AESkey,key,16);
 8001e2e:	2210      	movs	r2, #16
 8001e30:	68f9      	ldr	r1, [r7, #12]
 8001e32:	480d      	ldr	r0, [pc, #52]	@ (8001e68 <aes_verifyMic+0x54>)
 8001e34:	f009 facc 	bl	800b3d0 <memcpy>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	6a39      	ldr	r1, [r7, #32]
 8001e40:	2002      	movs	r0, #2
 8001e42:	f7fe fcd9 	bl	80007f8 <os_aes>
 8001e46:	4604      	mov	r4, r0
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	6a3a      	ldr	r2, [r7, #32]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff feef 	bl	8001c32 <os_rmsbf4>
 8001e54:	4603      	mov	r3, r0
 8001e56:	429c      	cmp	r4, r3
 8001e58:	bf0c      	ite	eq
 8001e5a:	2301      	moveq	r3, #1
 8001e5c:	2300      	movne	r3, #0
 8001e5e:	b2db      	uxtb	r3, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}
 8001e68:	2000018c 	.word	0x2000018c

08001e6c <aes_appendMic>:


static void aes_appendMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001e6c:	b590      	push	{r4, r7, lr}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	68b8      	ldr	r0, [r7, #8]
 8001e82:	f7ff ff93 	bl	8001dac <micB0>
    os_copyMem(AESkey,key,16);
 8001e86:	2210      	movs	r2, #16
 8001e88:	68f9      	ldr	r1, [r7, #12]
 8001e8a:	480b      	ldr	r0, [pc, #44]	@ (8001eb8 <aes_appendMic+0x4c>)
 8001e8c:	f009 faa0 	bl	800b3d0 <memcpy>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
 8001e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e92:	6a3a      	ldr	r2, [r7, #32]
 8001e94:	18d4      	adds	r4, r2, r3
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	6a39      	ldr	r1, [r7, #32]
 8001e9e:	2002      	movs	r0, #2
 8001ea0:	f7fe fcaa 	bl	80007f8 <os_aes>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	f7ff ff17 	bl	8001cdc <os_wmsbf4>
}
 8001eae:	bf00      	nop
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd90      	pop	{r4, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	2000018c 	.word	0x2000018c

08001ebc <aes_appendMic0>:


static void aes_appendMic0 (xref2u1_t pdu, int len) {
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001ec6:	480b      	ldr	r0, [pc, #44]	@ (8001ef4 <aes_appendMic0+0x38>)
 8001ec8:	f002 fe38 	bl	8004b3c <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	18d4      	adds	r4, r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	200a      	movs	r0, #10
 8001edc:	f7fe fc8c 	bl	80007f8 <os_aes>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	f7ff fef9 	bl	8001cdc <os_wmsbf4>
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd90      	pop	{r4, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000018c 	.word	0x2000018c

08001ef8 <aes_verifyMic0>:


static int aes_verifyMic0 (xref2u1_t pdu, int len) {
 8001ef8:	b590      	push	{r4, r7, lr}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001f02:	480d      	ldr	r0, [pc, #52]	@ (8001f38 <aes_verifyMic0+0x40>)
 8001f04:	f002 fe1a 	bl	8004b3c <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	200a      	movs	r0, #10
 8001f12:	f7fe fc71 	bl	80007f8 <os_aes>
 8001f16:	4604      	mov	r4, r0
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fe87 	bl	8001c32 <os_rmsbf4>
 8001f24:	4603      	mov	r3, r0
 8001f26:	429c      	cmp	r4, r3
 8001f28:	bf0c      	ite	eq
 8001f2a:	2301      	moveq	r3, #1
 8001f2c:	2300      	movne	r3, #0
 8001f2e:	b2db      	uxtb	r3, r3
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd90      	pop	{r4, r7, pc}
 8001f38:	2000018c 	.word	0x2000018c

08001f3c <aes_encrypt>:


static void aes_encrypt (xref2u1_t pdu, int len) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001f46:	4807      	ldr	r0, [pc, #28]	@ (8001f64 <aes_encrypt+0x28>)
 8001f48:	f002 fdf8 	bl	8004b3c <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	461a      	mov	r2, r3
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	2000      	movs	r0, #0
 8001f56:	f7fe fc4f 	bl	80007f8 <os_aes>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000018c 	.word	0x2000018c

08001f68 <aes_cipher>:


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
 8001f74:	603b      	str	r3, [r7, #0]
    if( len <= 0 )
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	dd29      	ble.n	8001fd0 <aes_cipher+0x68>
        return;
    os_clearMem(AESaux, 16);
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4815      	ldr	r0, [pc, #84]	@ (8001fd8 <aes_cipher+0x70>)
 8001f82:	f009 f9f9 	bl	800b378 <memset>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <aes_cipher+0x74>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
 8001f8c:	4a12      	ldr	r2, [pc, #72]	@ (8001fd8 <aes_cipher+0x70>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	7013      	strb	r3, [r2, #0]
    AESaux[5] = dndir?1:0;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	bf14      	ite	ne
 8001f98:	2301      	movne	r3, #1
 8001f9a:	2300      	moveq	r3, #0
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	4b10      	ldr	r3, [pc, #64]	@ (8001fe0 <aes_cipher+0x78>)
 8001fa0:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8001fa2:	4b10      	ldr	r3, [pc, #64]	@ (8001fe4 <aes_cipher+0x7c>)
 8001fa4:	68b9      	ldr	r1, [r7, #8]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fe77 	bl	8001c9a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8001fac:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <aes_cipher+0x80>)
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fe72 	bl	8001c9a <os_wlsbf4>
    os_copyMem(AESkey,key,16);
 8001fb6:	2210      	movs	r2, #16
 8001fb8:	68f9      	ldr	r1, [r7, #12]
 8001fba:	480c      	ldr	r0, [pc, #48]	@ (8001fec <aes_cipher+0x84>)
 8001fbc:	f009 fa08 	bl	800b3d0 <memcpy>
    os_aes(AES_CTR, payload, len);
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	69b9      	ldr	r1, [r7, #24]
 8001fc8:	2004      	movs	r0, #4
 8001fca:	f7fe fc15 	bl	80007f8 <os_aes>
 8001fce:	e000      	b.n	8001fd2 <aes_cipher+0x6a>
        return;
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	2000017c 	.word	0x2000017c
 8001fdc:	2000018b 	.word	0x2000018b
 8001fe0:	20000181 	.word	0x20000181
 8001fe4:	20000182 	.word	0x20000182
 8001fe8:	20000186 	.word	0x20000186
 8001fec:	2000018c 	.word	0x2000018c

08001ff0 <aes_sessKeys>:


static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	81fb      	strh	r3, [r7, #14]
    os_clearMem(nwkkey, 16);
 8002000:	2210      	movs	r2, #16
 8002002:	2100      	movs	r1, #0
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f009 f9b7 	bl	800b378 <memset>
    nwkkey[0] = 0x01;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3301      	adds	r3, #1
 8002014:	2206      	movs	r2, #6
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	4618      	mov	r0, r3
 800201a:	f009 f9d9 	bl	800b3d0 <memcpy>
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3307      	adds	r3, #7
 8002022:	89fa      	ldrh	r2, [r7, #14]
 8002024:	4611      	mov	r1, r2
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fe20 	bl	8001c6c <os_wlsbf2>
    os_copyMem(artkey, nwkkey, 16);
 800202c:	2210      	movs	r2, #16
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	6838      	ldr	r0, [r7, #0]
 8002032:	f009 f9cd 	bl	800b3d0 <memcpy>
    artkey[0] = 0x02;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2202      	movs	r2, #2
 800203a:	701a      	strb	r2, [r3, #0]

    os_getDevKey(AESkey);
 800203c:	4809      	ldr	r0, [pc, #36]	@ (8002064 <aes_sessKeys+0x74>)
 800203e:	f002 fd7d 	bl	8004b3c <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
 8002042:	2210      	movs	r2, #16
 8002044:	6879      	ldr	r1, [r7, #4]
 8002046:	2000      	movs	r0, #0
 8002048:	f7fe fbd6 	bl	80007f8 <os_aes>
    os_getDevKey(AESkey);
 800204c:	4805      	ldr	r0, [pc, #20]	@ (8002064 <aes_sessKeys+0x74>)
 800204e:	f002 fd75 	bl	8004b3c <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
 8002052:	2210      	movs	r2, #16
 8002054:	6839      	ldr	r1, [r7, #0]
 8002056:	2000      	movs	r0, #0
 8002058:	f7fe fbce 	bl	80007f8 <os_aes>
}
 800205c:	bf00      	nop
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	2000018c 	.word	0x2000018c

08002068 <getSensitivity>:
    { 141-135,  141-132, 141-129 },  // SF10
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
    return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fca3 	bl	80019c0 <getSf>
 800207a:	4603      	mov	r3, r0
 800207c:	461c      	mov	r4, r3
 800207e:	88fb      	ldrh	r3, [r7, #6]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff fcad 	bl	80019e0 <getBw>
 8002086:	4603      	mov	r3, r0
 8002088:	4619      	mov	r1, r3
 800208a:	4a06      	ldr	r2, [pc, #24]	@ (80020a4 <getSensitivity+0x3c>)
 800208c:	4623      	mov	r3, r4
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	4423      	add	r3, r4
 8002092:	4413      	add	r3, r2
 8002094:	440b      	add	r3, r1
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	3b8d      	subs	r3, #141	@ 0x8d
}
 800209a:	4618      	mov	r0, r3
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd90      	pop	{r4, r7, pc}
 80020a2:	bf00      	nop
 80020a4:	0800c7dc 	.word	0x0800c7dc

080020a8 <calcAirTime>:

ostime_t calcAirTime (rps_t rps, u1_t plen) {
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	460a      	mov	r2, r1
 80020b2:	80fb      	strh	r3, [r7, #6]
 80020b4:	4613      	mov	r3, r2
 80020b6:	717b      	strb	r3, [r7, #5]
    u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff fc90 	bl	80019e0 <getBw>
 80020c0:	4603      	mov	r3, r0
 80020c2:	72fb      	strb	r3, [r7, #11]
    u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fc7a 	bl	80019c0 <getSf>
 80020cc:	4603      	mov	r3, r0
 80020ce:	72bb      	strb	r3, [r7, #10]
    if( sf == FSK ) {
 80020d0:	7abb      	ldrb	r3, [r7, #10]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10c      	bne.n	80020f0 <calcAirTime+0x48>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
 80020d6:	797b      	ldrb	r3, [r7, #5]
 80020d8:	330b      	adds	r3, #11
            * (s4_t)OSTICKS_PER_SEC / /*kbit/s*/50000;
 80020da:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	4a3c      	ldr	r2, [pc, #240]	@ (80021d4 <calcAirTime+0x12c>)
 80020e4:	fb82 1203 	smull	r1, r2, r2, r3
 80020e8:	1312      	asrs	r2, r2, #12
 80020ea:	17db      	asrs	r3, r3, #31
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	e06d      	b.n	80021cc <calcAirTime+0x124>
    }
    u1_t sfx = 4*(sf+(7-SF7));
 80020f0:	7abb      	ldrb	r3, [r7, #10]
 80020f2:	3306      	adds	r3, #6
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	75fb      	strb	r3, [r7, #23]
    u1_t q = sfx - (sf >= SF11 ? 8 : 0);
 80020fa:	7abb      	ldrb	r3, [r7, #10]
 80020fc:	2b04      	cmp	r3, #4
 80020fe:	d901      	bls.n	8002104 <calcAirTime+0x5c>
 8002100:	2308      	movs	r3, #8
 8002102:	e000      	b.n	8002106 <calcAirTime+0x5e>
 8002104:	2300      	movs	r3, #0
 8002106:	7dfa      	ldrb	r2, [r7, #23]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	727b      	strb	r3, [r7, #9]
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
 800210c:	797b      	ldrb	r3, [r7, #5]
 800210e:	00da      	lsls	r2, r3, #3
 8002110:	7dfb      	ldrb	r3, [r7, #23]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	f103 041c 	add.w	r4, r3, #28
 8002118:	88fb      	ldrh	r3, [r7, #6]
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fc9d 	bl	8001a5a <getNocrc>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <calcAirTime+0x82>
 8002126:	2300      	movs	r3, #0
 8002128:	e000      	b.n	800212c <calcAirTime+0x84>
 800212a:	2310      	movs	r3, #16
 800212c:	441c      	add	r4, r3
 800212e:	88fb      	ldrh	r3, [r7, #6]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fcb9 	bl	8001aa8 <getIh>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <calcAirTime+0x98>
 800213c:	2314      	movs	r3, #20
 800213e:	e000      	b.n	8002142 <calcAirTime+0x9a>
 8002140:	2300      	movs	r3, #0
 8002142:	1ae3      	subs	r3, r4, r3
 8002144:	613b      	str	r3, [r7, #16]
    if( tmp > 0 ) {
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	2b00      	cmp	r3, #0
 800214a:	dd15      	ble.n	8002178 <calcAirTime+0xd0>
        tmp = (tmp + q - 1) / q;
 800214c:	7a7a      	ldrb	r2, [r7, #9]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4413      	add	r3, r2
 8002152:	1e5a      	subs	r2, r3, #1
 8002154:	7a7b      	ldrb	r3, [r7, #9]
 8002156:	fb92 f3f3 	sdiv	r3, r2, r3
 800215a:	613b      	str	r3, [r7, #16]
        tmp *= getCr(rps)+5;
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff fc50 	bl	8001a04 <getCr>
 8002164:	4603      	mov	r3, r0
 8002166:	1d5a      	adds	r2, r3, #5
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	613b      	str	r3, [r7, #16]
        tmp += 8;
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	3308      	adds	r3, #8
 8002174:	613b      	str	r3, [r7, #16]
 8002176:	e001      	b.n	800217c <calcAirTime+0xd4>
    } else {
        tmp = 8;
 8002178:	2308      	movs	r3, #8
 800217a:	613b      	str	r3, [r7, #16]
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	3331      	adds	r3, #49	@ 0x31
 8002182:	613b      	str	r3, [r7, #16]
    //
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
 8002184:	7aba      	ldrb	r2, [r7, #10]
 8002186:	7afb      	ldrb	r3, [r7, #11]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	3301      	adds	r3, #1
 800218e:	75fb      	strb	r3, [r7, #23]
    int div = 15625;
 8002190:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8002194:	60fb      	str	r3, [r7, #12]
    if( sfx > 4 ) {
 8002196:	7dfb      	ldrb	r3, [r7, #23]
 8002198:	2b04      	cmp	r3, #4
 800219a:	d907      	bls.n	80021ac <calcAirTime+0x104>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
 800219c:	7dfb      	ldrb	r3, [r7, #23]
 800219e:	3b04      	subs	r3, #4
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	fa42 f303 	asr.w	r3, r2, r3
 80021a6:	60fb      	str	r3, [r7, #12]
        sfx = 4;
 80021a8:	2304      	movs	r3, #4
 80021aa:	75fb      	strb	r3, [r7, #23]
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * OSTICKS_PER_SEC + div/2) / div;
 80021ac:	7dfb      	ldrb	r3, [r7, #23]
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80021b8:	fb03 f202 	mul.w	r2, r3, r2
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	0fd9      	lsrs	r1, r3, #31
 80021c0:	440b      	add	r3, r1
 80021c2:	105b      	asrs	r3, r3, #1
 80021c4:	441a      	add	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	371c      	adds	r7, #28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd90      	pop	{r4, r7, pc}
 80021d4:	14f8b589 	.word	0x14f8b589

080021d8 <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
};


static ostime_t calcRxWindow (u1_t secs, dr_t dr) {
 80021d8:	b480      	push	{r7}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	460a      	mov	r2, r1
 80021e2:	71fb      	strb	r3, [r7, #7]
 80021e4:	4613      	mov	r3, r2
 80021e6:	71bb      	strb	r3, [r7, #6]
    ostime_t rxoff, err;
    if( secs==0 ) {
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d108      	bne.n	8002200 <calcRxWindow+0x28>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
 80021ee:	4b22      	ldr	r3, [pc, #136]	@ (8002278 <calcRxWindow+0xa0>)
 80021f0:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80021f4:	617b      	str	r3, [r7, #20]
        err = LMIC.lastDriftDiff;
 80021f6:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <calcRxWindow+0xa0>)
 80021f8:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80021fc:	613b      	str	r3, [r7, #16]
 80021fe:	e011      	b.n	8002224 <calcRxWindow+0x4c>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
 8002200:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <calcRxWindow+0xa0>)
 8002202:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8002206:	461a      	mov	r2, r3
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	fb02 f303 	mul.w	r3, r2, r3
 800220e:	11db      	asrs	r3, r3, #7
 8002210:	617b      	str	r3, [r7, #20]
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
 8002212:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <calcRxWindow+0xa0>)
 8002214:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 8002218:	461a      	mov	r2, r3
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	fb02 f303 	mul.w	r3, r2, r3
 8002220:	11db      	asrs	r3, r3, #7
 8002222:	613b      	str	r3, [r7, #16]
    }
    u1_t rxsyms = MINRX_SYMS;
 8002224:	2305      	movs	r3, #5
 8002226:	73fb      	strb	r3, [r7, #15]
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
 8002228:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <calcRxWindow+0xa0>)
 800222a:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 800222e:	461a      	mov	r2, r3
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <calcRxWindow+0xa0>)
 8002232:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4413      	add	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	4a0e      	ldr	r2, [pc, #56]	@ (800227c <calcRxWindow+0xa4>)
 8002244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	fb92 f3f3 	sdiv	r3, r2, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	3305      	adds	r3, #5
 8002252:	b2da      	uxtb	r2, r3
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <calcRxWindow+0xa0>)
 8002256:	741a      	strb	r2, [r3, #16]

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	3b08      	subs	r3, #8
 800225c:	79ba      	ldrb	r2, [r7, #6]
 800225e:	4907      	ldr	r1, [pc, #28]	@ (800227c <calcRxWindow+0xa4>)
 8002260:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002264:	fb03 f202 	mul.w	r2, r3, r2
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	4413      	add	r3, r2
}
 800226c:	4618      	mov	r0, r3
 800226e:	371c      	adds	r7, #28
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	20000298 	.word	0x20000298
 800227c:	0800c800 	.word	0x0800c800

08002280 <calcBcnRxWindowFromMillis>:


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
 8002280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002284:	b087      	sub	sp, #28
 8002286:	af00      	add	r7, sp, #0
 8002288:	4606      	mov	r6, r0
 800228a:	4608      	mov	r0, r1
 800228c:	4631      	mov	r1, r6
 800228e:	73f9      	strb	r1, [r7, #15]
 8002290:	4601      	mov	r1, r0
 8002292:	73b9      	strb	r1, [r7, #14]
    if( ini ) {
 8002294:	7bb9      	ldrb	r1, [r7, #14]
 8002296:	2900      	cmp	r1, #0
 8002298:	d014      	beq.n	80022c4 <calcBcnRxWindowFromMillis+0x44>
        LMIC.drift = 0;
 800229a:	493b      	ldr	r1, [pc, #236]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 800229c:	2000      	movs	r0, #0
 800229e:	f8a1 00b4 	strh.w	r0, [r1, #180]	@ 0xb4
        LMIC.maxDriftDiff = 0;
 80022a2:	4939      	ldr	r1, [pc, #228]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 80022a4:	2000      	movs	r0, #0
 80022a6:	f8a1 00b8 	strh.w	r0, [r1, #184]	@ 0xb8
        LMIC.missedBcns = 0;
 80022aa:	4937      	ldr	r1, [pc, #220]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 80022ac:	2000      	movs	r0, #0
 80022ae:	f881 0131 	strb.w	r0, [r1, #305]	@ 0x131
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
 80022b2:	4935      	ldr	r1, [pc, #212]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 80022b4:	f891 1196 	ldrb.w	r1, [r1, #406]	@ 0x196
 80022b8:	f041 010c 	orr.w	r1, r1, #12
 80022bc:	b2c8      	uxtb	r0, r1
 80022be:	4932      	ldr	r1, [pc, #200]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 80022c0:	f881 0196 	strb.w	r0, [r1, #406]	@ 0x196
    }
    ostime_t hsym = dr2hsym(DR_BCN);
 80022c4:	2142      	movs	r1, #66	@ 0x42
 80022c6:	6179      	str	r1, [r7, #20]
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 80022c8:	7bf9      	ldrb	r1, [r7, #15]
 80022ca:	2000      	movs	r0, #0
 80022cc:	460c      	mov	r4, r1
 80022ce:	4605      	mov	r5, r0
 80022d0:	4620      	mov	r0, r4
 80022d2:	4629      	mov	r1, r5
 80022d4:	f04f 0a00 	mov.w	sl, #0
 80022d8:	f04f 0b00 	mov.w	fp, #0
 80022dc:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80022e0:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80022e4:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80022e8:	4650      	mov	r0, sl
 80022ea:	4659      	mov	r1, fp
 80022ec:	1b02      	subs	r2, r0, r4
 80022ee:	eb61 0305 	sbc.w	r3, r1, r5
 80022f2:	f04f 0000 	mov.w	r0, #0
 80022f6:	f04f 0100 	mov.w	r1, #0
 80022fa:	0099      	lsls	r1, r3, #2
 80022fc:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002300:	0090      	lsls	r0, r2, #2
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	eb12 0804 	adds.w	r8, r2, r4
 800230a:	eb43 0905 	adc.w	r9, r3, r5
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800231a:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 800231e:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8002322:	4690      	mov	r8, r2
 8002324:	4699      	mov	r9, r3
 8002326:	4642      	mov	r2, r8
 8002328:	464b      	mov	r3, r9
 800232a:	f240 31e7 	movw	r1, #999	@ 0x3e7
 800232e:	1851      	adds	r1, r2, r1
 8002330:	6039      	str	r1, [r7, #0]
 8002332:	f143 0300 	adc.w	r3, r3, #0
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800233c:	f04f 0300 	mov.w	r3, #0
 8002340:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002344:	f7fd ff42 	bl	80001cc <__aeabi_ldivmod>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	3305      	adds	r3, #5
 8002356:	b2da      	uxtb	r2, r3
 8002358:	4b0b      	ldr	r3, [pc, #44]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 800235a:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
 800235e:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 8002360:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002364:	f503 127a 	add.w	r2, r3, #4096000	@ 0x3e8000
 8002368:	4b07      	ldr	r3, [pc, #28]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 800236a:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 800236e:	3b08      	subs	r3, #8
 8002370:	6979      	ldr	r1, [r7, #20]
 8002372:	fb01 f303 	mul.w	r3, r1, r3
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	4a03      	ldr	r2, [pc, #12]	@ (8002388 <calcBcnRxWindowFromMillis+0x108>)
 800237a:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
}
 800237e:	bf00      	nop
 8002380:	371c      	adds	r7, #28
 8002382:	46bd      	mov	sp, r7
 8002384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002388:	20000298 	.word	0x20000298

0800238c <rxschedInit>:


// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (xref2rxsched_t rxsched) {
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
    os_clearMem(AESkey,16);
 8002394:	2210      	movs	r2, #16
 8002396:	2100      	movs	r1, #0
 8002398:	482e      	ldr	r0, [pc, #184]	@ (8002454 <rxschedInit+0xc8>)
 800239a:	f008 ffed 	bl	800b378 <memset>
    os_clearMem(LMIC.frame+8,8);
 800239e:	4b2e      	ldr	r3, [pc, #184]	@ (8002458 <rxschedInit+0xcc>)
 80023a0:	2208      	movs	r2, #8
 80023a2:	2100      	movs	r1, #0
 80023a4:	4618      	mov	r0, r3
 80023a6:	f008 ffe7 	bl	800b378 <memset>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 80023aa:	4b2c      	ldr	r3, [pc, #176]	@ (800245c <rxschedInit+0xd0>)
 80023ac:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80023b0:	4619      	mov	r1, r3
 80023b2:	482b      	ldr	r0, [pc, #172]	@ (8002460 <rxschedInit+0xd4>)
 80023b4:	f7ff fc71 	bl	8001c9a <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
 80023b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002464 <rxschedInit+0xd8>)
 80023ba:	4b28      	ldr	r3, [pc, #160]	@ (800245c <rxschedInit+0xd0>)
 80023bc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80023c0:	4619      	mov	r1, r3
 80023c2:	4610      	mov	r0, r2
 80023c4:	f7ff fc69 	bl	8001c9a <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
 80023c8:	2210      	movs	r2, #16
 80023ca:	4925      	ldr	r1, [pc, #148]	@ (8002460 <rxschedInit+0xd4>)
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7fe fa13 	bl	80007f8 <os_aes>
    u1_t intvExp = rxsched->intvExp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	785b      	ldrb	r3, [r3, #1]
 80023d6:	73fb      	strb	r3, [r7, #15]
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 80023d8:	4821      	ldr	r0, [pc, #132]	@ (8002460 <rxschedInit+0xd4>)
 80023da:	f7ff fbf8 	bl	8001bce <os_rlsbf2>
 80023de:	4603      	mov	r3, r0
 80023e0:	4619      	mov	r1, r3
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
 80023e4:	f1c3 0307 	rsb	r3, r3, #7
 80023e8:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80023ec:	fa42 f303 	asr.w	r3, r2, r3
 80023f0:	400b      	ands	r3, r1
 80023f2:	60bb      	str	r3, [r7, #8]
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 80023f4:	4b19      	ldr	r3, [pc, #100]	@ (800245c <rxschedInit+0xd0>)
 80023f6:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
                       BCN_RESERVE_osticks +
 80023fa:	4619      	mov	r1, r3
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	4613      	mov	r3, r2
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	1a9b      	subs	r3, r3, r2
 8002404:	019b      	lsls	r3, r3, #6
                       BCN_RESERVE_osticks +
 8002406:	440b      	add	r3, r1
 8002408:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800240c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002410:	461a      	mov	r2, r3
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	605a      	str	r2, [r3, #4]
    rxsched->slot   = 0;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	709a      	strb	r2, [r3, #2]
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685c      	ldr	r4, [r3, #4]
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	2201      	movs	r2, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	3302      	adds	r3, #2
 800242c:	b2da      	uxtb	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	4619      	mov	r1, r3
 8002434:	4610      	mov	r0, r2
 8002436:	f7ff fecf 	bl	80021d8 <calcRxWindow>
 800243a:	4603      	mov	r3, r0
 800243c:	1ae2      	subs	r2, r4, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <rxschedInit+0xd0>)
 8002444:	7c1a      	ldrb	r2, [r3, #16]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	70da      	strb	r2, [r3, #3]
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bd90      	pop	{r4, r7, pc}
 8002452:	bf00      	nop
 8002454:	2000018c 	.word	0x2000018c
 8002458:	200003e8 	.word	0x200003e8
 800245c:	20000298 	.word	0x20000298
 8002460:	200003e0 	.word	0x200003e0
 8002464:	200003e4 	.word	0x200003e4

08002468 <rxschedNext>:


static bit_t rxschedNext (xref2rxsched_t rxsched, ostime_t cando) {
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  again:
    if( rxsched->rxtime - cando >= 0 )
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	db01      	blt.n	8002482 <rxschedNext+0x1a>
        return 1;
 800247e:	2301      	movs	r3, #1
 8002480:	e03a      	b.n	80024f8 <rxschedNext+0x90>
    u1_t slot;
    if( (slot=rxsched->slot) >= 128 )
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	789b      	ldrb	r3, [r3, #2]
 8002486:	73fb      	strb	r3, [r7, #15]
 8002488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248c:	2b00      	cmp	r3, #0
 800248e:	da01      	bge.n	8002494 <rxschedNext+0x2c>
        return 0;
 8002490:	2300      	movs	r3, #0
 8002492:	e031      	b.n	80024f8 <rxschedNext+0x90>
    u1_t intv = 1<<rxsched->intvExp;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	785b      	ldrb	r3, [r3, #1]
 8002498:	461a      	mov	r2, r3
 800249a:	2301      	movs	r3, #1
 800249c:	4093      	lsls	r3, r2
 800249e:	73bb      	strb	r3, [r7, #14]
    if( (rxsched->slot = (slot += (intv))) >= 128 )
 80024a0:	7bfa      	ldrb	r2, [r7, #15]
 80024a2:	7bbb      	ldrb	r3, [r7, #14]
 80024a4:	4413      	add	r3, r2
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	709a      	strb	r2, [r3, #2]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	789b      	ldrb	r3, [r3, #2]
 80024b2:	b25b      	sxtb	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	da01      	bge.n	80024bc <rxschedNext+0x54>
        return 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	e01d      	b.n	80024f8 <rxschedNext+0x90>
    rxsched->rxtime = rxsched->rxbase
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6859      	ldr	r1, [r3, #4]
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
 80024c0:	7bfa      	ldrb	r2, [r7, #15]
 80024c2:	4613      	mov	r3, r2
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	049b      	lsls	r3, r3, #18
 80024ca:	11db      	asrs	r3, r3, #7
 80024cc:	18cc      	adds	r4, r1, r3
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
 80024ce:	7bfa      	ldrb	r2, [r7, #15]
 80024d0:	7bbb      	ldrb	r3, [r7, #14]
 80024d2:	4413      	add	r3, r2
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	3302      	adds	r3, #2
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	4619      	mov	r1, r3
 80024e0:	4610      	mov	r0, r2
 80024e2:	f7ff fe79 	bl	80021d8 <calcRxWindow>
 80024e6:	4603      	mov	r3, r0
 80024e8:	1ae2      	subs	r2, r4, r3
    rxsched->rxtime = rxsched->rxbase
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 80024ee:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <rxschedNext+0x98>)
 80024f0:	7c1a      	ldrb	r2, [r3, #16]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	70da      	strb	r2, [r3, #3]
    goto again;
 80024f6:	e7bc      	b.n	8002472 <rxschedNext+0xa>
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd90      	pop	{r4, r7, pc}
 8002500:	20000298 	.word	0x20000298

08002504 <rndDelay>:


static ostime_t rndDelay (u1_t secSpan) {
 8002504:	b590      	push	{r4, r7, lr}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
    u2_t r = os_getRndU2();
 800250e:	f003 fa7b 	bl	8005a08 <radio_rand1>
 8002512:	4603      	mov	r3, r0
 8002514:	021b      	lsls	r3, r3, #8
 8002516:	b21c      	sxth	r4, r3
 8002518:	f003 fa76 	bl	8005a08 <radio_rand1>
 800251c:	4603      	mov	r3, r0
 800251e:	b21b      	sxth	r3, r3
 8002520:	4323      	orrs	r3, r4
 8002522:	b21b      	sxth	r3, r3
 8002524:	817b      	strh	r3, [r7, #10]
    ostime_t delay = r;
 8002526:	897b      	ldrh	r3, [r7, #10]
 8002528:	60fb      	str	r3, [r7, #12]
    if( delay > OSTICKS_PER_SEC )
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002530:	dd0b      	ble.n	800254a <rndDelay+0x46>
        delay = r % (u2_t)OSTICKS_PER_SEC;
 8002532:	897b      	ldrh	r3, [r7, #10]
 8002534:	4a11      	ldr	r2, [pc, #68]	@ (800257c <rndDelay+0x78>)
 8002536:	fba2 1203 	umull	r1, r2, r2, r3
 800253a:	0ad2      	lsrs	r2, r2, #11
 800253c:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8002540:	fb01 f202 	mul.w	r2, r1, r2
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	b29b      	uxth	r3, r3
 8002548:	60fb      	str	r3, [r7, #12]
    if( secSpan > 0 )
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d010      	beq.n	8002572 <rndDelay+0x6e>
        delay += ((u1_t)r % secSpan) * OSTICKS_PER_SEC;
 8002550:	897b      	ldrh	r3, [r7, #10]
 8002552:	b2db      	uxtb	r3, r3
 8002554:	79fa      	ldrb	r2, [r7, #7]
 8002556:	fbb3 f1f2 	udiv	r1, r3, r2
 800255a:	fb01 f202 	mul.w	r2, r1, r2
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	b2db      	uxtb	r3, r3
 8002562:	461a      	mov	r2, r3
 8002564:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002568:	fb02 f303 	mul.w	r3, r2, r3
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4413      	add	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
    return delay;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}
 800257c:	10624dd3 	.word	0x10624dd3

08002580 <txDelay>:


static void txDelay (ostime_t reftime, u1_t secSpan) {
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	70fb      	strb	r3, [r7, #3]
    reftime += rndDelay(secSpan);
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ffb8 	bl	8002504 <rndDelay>
 8002594:	4602      	mov	r2, r0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	607b      	str	r3, [r7, #4]
    if( LMIC.globalDutyRate == 0  ||  (reftime - LMIC.globalDutyAvail) > 0 ) {
 800259c:	4b0e      	ldr	r3, [pc, #56]	@ (80025d8 <txDelay+0x58>)
 800259e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d006      	beq.n	80025b4 <txDelay+0x34>
 80025a6:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <txDelay+0x58>)
 80025a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	dd0c      	ble.n	80025ce <txDelay+0x4e>
        LMIC.globalDutyAvail = reftime;
 80025b4:	4a08      	ldr	r2, [pc, #32]	@ (80025d8 <txDelay+0x58>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        LMIC.opmode |= OP_RNDTX;
 80025bc:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <txDelay+0x58>)
 80025be:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80025c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	4b03      	ldr	r3, [pc, #12]	@ (80025d8 <txDelay+0x58>)
 80025ca:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000298 	.word	0x20000298

080025dc <setDrJoin>:


static void setDrJoin (u1_t reason, u1_t dr) {
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	460a      	mov	r2, r1
 80025e6:	71fb      	strb	r3, [r7, #7]
 80025e8:	4613      	mov	r3, r2
 80025ea:	71bb      	strb	r3, [r7, #6]
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
 80025ec:	4a04      	ldr	r2, [pc, #16]	@ (8002600 <setDrJoin+0x24>)
 80025ee:	79bb      	ldrb	r3, [r7, #6]
 80025f0:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
    DO_DEVDB(LMIC.datarate,datarate);
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	20000298 	.word	0x20000298

08002604 <setDrTxpow>:


static void setDrTxpow (u1_t reason, u1_t dr, s1_t pow) {
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
 800260e:	460b      	mov	r3, r1
 8002610:	71bb      	strb	r3, [r7, #6]
 8002612:	4613      	mov	r3, r2
 8002614:	717b      	strb	r3, [r7, #5]
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    
    if( pow != KEEP_TXPOW )
 8002616:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800261a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800261e:	d003      	beq.n	8002628 <setDrTxpow+0x24>
        LMIC.adrTxPow = pow;
 8002620:	4a0e      	ldr	r2, [pc, #56]	@ (800265c <setDrTxpow+0x58>)
 8002622:	797b      	ldrb	r3, [r7, #5]
 8002624:	f882 30af 	strb.w	r3, [r2, #175]	@ 0xaf
    if( LMIC.datarate != dr ) {
 8002628:	4b0c      	ldr	r3, [pc, #48]	@ (800265c <setDrTxpow+0x58>)
 800262a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800262e:	79ba      	ldrb	r2, [r7, #6]
 8002630:	429a      	cmp	r2, r3
 8002632:	d00c      	beq.n	800264e <setDrTxpow+0x4a>
        LMIC.datarate = dr;
 8002634:	4a09      	ldr	r2, [pc, #36]	@ (800265c <setDrTxpow+0x58>)
 8002636:	79bb      	ldrb	r3, [r7, #6]
 8002638:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
 800263c:	4b07      	ldr	r3, [pc, #28]	@ (800265c <setDrTxpow+0x58>)
 800263e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002642:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002646:	b29a      	uxth	r2, r3
 8002648:	4b04      	ldr	r3, [pc, #16]	@ (800265c <setDrTxpow+0x58>)
 800264a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	20000298 	.word	0x20000298

08002660 <initDefaultChannels>:
    // Default operational frequencies
    EU868_F1|BAND_CENTI, EU868_F2|BAND_CENTI, EU868_F3|BAND_CENTI,
    EU868_F4|BAND_MILLI, EU868_F5|BAND_MILLI, EU868_F6|BAND_DECI
};

static void initDefaultChannels (bit_t join) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
    os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
 800266a:	2240      	movs	r2, #64	@ 0x40
 800266c:	2100      	movs	r1, #0
 800266e:	483a      	ldr	r0, [pc, #232]	@ (8002758 <initDefaultChannels+0xf8>)
 8002670:	f008 fe82 	bl	800b378 <memset>
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
 8002674:	2220      	movs	r2, #32
 8002676:	2100      	movs	r1, #0
 8002678:	4838      	ldr	r0, [pc, #224]	@ (800275c <initDefaultChannels+0xfc>)
 800267a:	f008 fe7d 	bl	800b378 <memset>
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
 800267e:	2220      	movs	r2, #32
 8002680:	2100      	movs	r1, #0
 8002682:	4837      	ldr	r0, [pc, #220]	@ (8002760 <initDefaultChannels+0x100>)
 8002684:	f008 fe78 	bl	800b378 <memset>

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
 8002688:	4b36      	ldr	r3, [pc, #216]	@ (8002764 <initDefaultChannels+0x104>)
 800268a:	223f      	movs	r2, #63	@ 0x3f
 800268c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <initDefaultChannels+0x3a>
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <initDefaultChannels+0x3c>
 800269a:	2306      	movs	r3, #6
 800269c:	73fb      	strb	r3, [r7, #15]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 800269e:	2300      	movs	r3, #0
 80026a0:	73bb      	strb	r3, [r7, #14]
 80026a2:	e014      	b.n	80026ce <initDefaultChannels+0x6e>
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
 80026a4:	7bfa      	ldrb	r2, [r7, #15]
 80026a6:	7bbb      	ldrb	r3, [r7, #14]
 80026a8:	492f      	ldr	r1, [pc, #188]	@ (8002768 <initDefaultChannels+0x108>)
 80026aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80026ae:	492d      	ldr	r1, [pc, #180]	@ (8002764 <initDefaultChannels+0x104>)
 80026b0:	3310      	adds	r3, #16
 80026b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
 80026b6:	7bbb      	ldrb	r3, [r7, #14]
 80026b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002764 <initDefaultChannels+0x104>)
 80026ba:	3340      	adds	r3, #64	@ 0x40
 80026bc:	213f      	movs	r1, #63	@ 0x3f
 80026be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 80026c2:	7bbb      	ldrb	r3, [r7, #14]
 80026c4:	3301      	adds	r3, #1
 80026c6:	73bb      	strb	r3, [r7, #14]
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	3301      	adds	r3, #1
 80026cc:	73fb      	strb	r3, [r7, #15]
 80026ce:	7bbb      	ldrb	r3, [r7, #14]
 80026d0:	2b05      	cmp	r3, #5
 80026d2:	d9e7      	bls.n	80026a4 <initDefaultChannels+0x44>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

    LMIC.bands[BAND_MILLI].txcap    = 1000;  // 0.1%
 80026d4:	4b23      	ldr	r3, [pc, #140]	@ (8002764 <initDefaultChannels+0x104>)
 80026d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026da:	841a      	strh	r2, [r3, #32]
    LMIC.bands[BAND_MILLI].txpow    = 14;
 80026dc:	4b21      	ldr	r3, [pc, #132]	@ (8002764 <initDefaultChannels+0x104>)
 80026de:	220e      	movs	r2, #14
 80026e0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80026e4:	f003 f990 	bl	8005a08 <radio_rand1>
 80026e8:	4603      	mov	r3, r0
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002764 <initDefaultChannels+0x104>)
 80026f2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    LMIC.bands[BAND_CENTI].txcap    = 100;   // 1%
 80026f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002764 <initDefaultChannels+0x104>)
 80026f8:	2264      	movs	r2, #100	@ 0x64
 80026fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    LMIC.bands[BAND_CENTI].txpow    = 14;
 80026fc:	4b19      	ldr	r3, [pc, #100]	@ (8002764 <initDefaultChannels+0x104>)
 80026fe:	220e      	movs	r2, #14
 8002700:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002704:	f003 f980 	bl	8005a08 <radio_rand1>
 8002708:	4603      	mov	r3, r0
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	b2da      	uxtb	r2, r3
 8002710:	4b14      	ldr	r3, [pc, #80]	@ (8002764 <initDefaultChannels+0x104>)
 8002712:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
 8002716:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <initDefaultChannels+0x104>)
 8002718:	220a      	movs	r2, #10
 800271a:	861a      	strh	r2, [r3, #48]	@ 0x30
    LMIC.bands[BAND_DECI ].txpow    = 27;
 800271c:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <initDefaultChannels+0x104>)
 800271e:	221b      	movs	r2, #27
 8002720:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002724:	f003 f970 	bl	8005a08 <radio_rand1>
 8002728:	4603      	mov	r3, r0
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	b2da      	uxtb	r2, r3
 8002730:	4b0c      	ldr	r3, [pc, #48]	@ (8002764 <initDefaultChannels+0x104>)
 8002732:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
 8002736:	f002 fc3d 	bl	8004fb4 <os_getTime>
 800273a:	4603      	mov	r3, r0
 800273c:	4a09      	ldr	r2, [pc, #36]	@ (8002764 <initDefaultChannels+0x104>)
 800273e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <initDefaultChannels+0x104>)
 8002742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    LMIC.bands[BAND_CENTI].avail =
 8002744:	4a07      	ldr	r2, [pc, #28]	@ (8002764 <initDefaultChannels+0x104>)
 8002746:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <initDefaultChannels+0x104>)
 800274a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    LMIC.bands[BAND_MILLI].avail = 
 800274c:	4a05      	ldr	r2, [pc, #20]	@ (8002764 <initDefaultChannels+0x104>)
 800274e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8002750:	bf00      	nop
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	200002d8 	.word	0x200002d8
 800275c:	20000318 	.word	0x20000318
 8002760:	200002b8 	.word	0x200002b8
 8002764:	20000298 	.word	0x20000298
 8002768:	0800c820 	.word	0x0800c820

0800276c <LMIC_setupChannel>:
    b->avail = os_getTime();
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    return 1;
}

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6039      	str	r1, [r7, #0]
 8002774:	4611      	mov	r1, r2
 8002776:	461a      	mov	r2, r3
 8002778:	4603      	mov	r3, r0
 800277a:	71fb      	strb	r3, [r7, #7]
 800277c:	460b      	mov	r3, r1
 800277e:	80bb      	strh	r3, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	71bb      	strb	r3, [r7, #6]
    if( chidx >= MAX_CHANNELS )
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	2b0f      	cmp	r3, #15
 8002788:	d901      	bls.n	800278e <LMIC_setupChannel+0x22>
        return 0;
 800278a:	2300      	movs	r3, #0
 800278c:	e054      	b.n	8002838 <LMIC_setupChannel+0xcc>
    if( band == -1 ) {
 800278e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002796:	d121      	bne.n	80027dc <LMIC_setupChannel+0x70>
        if( freq >= 869400000 && freq <= 869650000 )
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	4a2a      	ldr	r2, [pc, #168]	@ (8002844 <LMIC_setupChannel+0xd8>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d908      	bls.n	80027b2 <LMIC_setupChannel+0x46>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	4a29      	ldr	r2, [pc, #164]	@ (8002848 <LMIC_setupChannel+0xdc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d804      	bhi.n	80027b2 <LMIC_setupChannel+0x46>
            freq |= BAND_DECI;   // 10% 27dBm
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	f043 0302 	orr.w	r3, r3, #2
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	e021      	b.n	80027f6 <LMIC_setupChannel+0x8a>
        else if( (freq >= 868000000 && freq <= 868600000) ||
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	4a25      	ldr	r2, [pc, #148]	@ (800284c <LMIC_setupChannel+0xe0>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d903      	bls.n	80027c2 <LMIC_setupChannel+0x56>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	4a24      	ldr	r2, [pc, #144]	@ (8002850 <LMIC_setupChannel+0xe4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d907      	bls.n	80027d2 <LMIC_setupChannel+0x66>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	4a23      	ldr	r2, [pc, #140]	@ (8002854 <LMIC_setupChannel+0xe8>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d315      	bcc.n	80027f6 <LMIC_setupChannel+0x8a>
                 (freq >= 869700000 && freq <= 870000000)  )
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	4a22      	ldr	r2, [pc, #136]	@ (8002858 <LMIC_setupChannel+0xec>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d811      	bhi.n	80027f6 <LMIC_setupChannel+0x8a>
            freq |= BAND_CENTI;  // 1% 14dBm 
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	603b      	str	r3, [r7, #0]
 80027da:	e00c      	b.n	80027f6 <LMIC_setupChannel+0x8a>
        else 
            freq |= BAND_MILLI;  // 0.1% 14dBm
    } else {
        if( band > BAND_AUX ) return 0;
 80027dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	dd01      	ble.n	80027e8 <LMIC_setupChannel+0x7c>
 80027e4:	2300      	movs	r3, #0
 80027e6:	e027      	b.n	8002838 <LMIC_setupChannel+0xcc>
        freq = (freq&~3) | band;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f023 0203 	bic.w	r2, r3, #3
 80027ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	603b      	str	r3, [r7, #0]
    }
    LMIC.channelFreq [chidx] = freq;
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	4918      	ldr	r1, [pc, #96]	@ (800285c <LMIC_setupChannel+0xf0>)
 80027fa:	3310      	adds	r3, #16
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
 8002802:	88bb      	ldrh	r3, [r7, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <LMIC_setupChannel+0xa0>
 8002808:	88ba      	ldrh	r2, [r7, #4]
 800280a:	e000      	b.n	800280e <LMIC_setupChannel+0xa2>
 800280c:	223f      	movs	r2, #63	@ 0x3f
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	4912      	ldr	r1, [pc, #72]	@ (800285c <LMIC_setupChannel+0xf0>)
 8002812:	3340      	adds	r3, #64	@ 0x40
 8002814:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    LMIC.channelMap |= 1<<chidx;  // enabled right away
 8002818:	4b10      	ldr	r3, [pc, #64]	@ (800285c <LMIC_setupChannel+0xf0>)
 800281a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800281e:	b21a      	sxth	r2, r3
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	2101      	movs	r1, #1
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	b21b      	sxth	r3, r3
 800282a:	4313      	orrs	r3, r2
 800282c:	b21b      	sxth	r3, r3
 800282e:	b29a      	uxth	r2, r3
 8002830:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <LMIC_setupChannel+0xf0>)
 8002832:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    return 1;
 8002836:	2301      	movs	r3, #1
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	33d1fdbf 	.word	0x33d1fdbf
 8002848:	33d5ce50 	.word	0x33d5ce50
 800284c:	33bca0ff 	.word	0x33bca0ff
 8002850:	33c5c8c0 	.word	0x33c5c8c0
 8002854:	33d691a0 	.word	0x33d691a0
 8002858:	33db2580 	.word	0x33db2580
 800285c:	20000298 	.word	0x20000298

08002860 <convFreq>:
    LMIC.channelFreq[channel] = 0;
    LMIC.channelDrMap[channel] = 0;
    LMIC.channelMap &= ~(1<<channel);
}

static u4_t convFreq (xref2u1_t ptr) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
    u4_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3b01      	subs	r3, #1
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff f9c3 	bl	8001bf8 <os_rlsbf4>
 8002872:	4603      	mov	r3, r0
 8002874:	0a1b      	lsrs	r3, r3, #8
 8002876:	2264      	movs	r2, #100	@ 0x64
 8002878:	fb02 f303 	mul.w	r3, r2, r3
 800287c:	60fb      	str	r3, [r7, #12]
    if( freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX )
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4a06      	ldr	r2, [pc, #24]	@ (800289c <convFreq+0x3c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d303      	bcc.n	800288e <convFreq+0x2e>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	4a05      	ldr	r2, [pc, #20]	@ (80028a0 <convFreq+0x40>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <convFreq+0x32>
        freq = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
    return freq;
 8002892:	68fb      	ldr	r3, [r7, #12]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	337055c0 	.word	0x337055c0
 80028a0:	33db2580 	.word	0x33db2580

080028a4 <mapChannels>:

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	460a      	mov	r2, r1
 80028ae:	71fb      	strb	r3, [r7, #7]
 80028b0:	4613      	mov	r3, r2
 80028b2:	80bb      	strh	r3, [r7, #4]
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
 80028b4:	79fb      	ldrb	r3, [r7, #7]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10a      	bne.n	80028d0 <mapChannels+0x2c>
 80028ba:	88bb      	ldrh	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d007      	beq.n	80028d0 <mapChannels+0x2c>
 80028c0:	88ba      	ldrh	r2, [r7, #4]
 80028c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002934 <mapChannels+0x90>)
 80028c4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <mapChannels+0x30>
        return 0;  // illegal input
 80028d0:	2300      	movs	r3, #0
 80028d2:	e028      	b.n	8002926 <mapChannels+0x82>
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 80028d4:	2300      	movs	r3, #0
 80028d6:	73fb      	strb	r3, [r7, #15]
 80028d8:	e01d      	b.n	8002916 <mapChannels+0x72>
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
 80028da:	88ba      	ldrh	r2, [r7, #4]
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	fa42 f303 	asr.w	r3, r2, r3
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d012      	beq.n	8002910 <mapChannels+0x6c>
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	4a11      	ldr	r2, [pc, #68]	@ (8002934 <mapChannels+0x90>)
 80028ee:	3310      	adds	r3, #16
 80028f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10b      	bne.n	8002910 <mapChannels+0x6c>
            chmap &= ~(1<<chnl); // ignore - channel is not defined
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
 80028fa:	2201      	movs	r2, #1
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	b21b      	sxth	r3, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	b21a      	sxth	r2, r3
 8002906:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800290a:	4013      	ands	r3, r2
 800290c:	b21b      	sxth	r3, r3
 800290e:	80bb      	strh	r3, [r7, #4]
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	3301      	adds	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b0f      	cmp	r3, #15
 800291a:	d9de      	bls.n	80028da <mapChannels+0x36>
    }
    LMIC.channelMap = chmap;
 800291c:	4a05      	ldr	r2, [pc, #20]	@ (8002934 <mapChannels+0x90>)
 800291e:	88bb      	ldrh	r3, [r7, #4]
 8002920:	f8a2 30a0 	strh.w	r3, [r2, #160]	@ 0xa0
    return 1;
 8002924:	2301      	movs	r3, #1
}
 8002926:	4618      	mov	r0, r3
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20000298 	.word	0x20000298

08002938 <updateTx>:


static void updateTx (ostime_t txbeg) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
    u4_t freq = LMIC.channelFreq[LMIC.txChnl];
 8002940:	4b21      	ldr	r3, [pc, #132]	@ (80029c8 <updateTx+0x90>)
 8002942:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002946:	4a20      	ldr	r2, [pc, #128]	@ (80029c8 <updateTx+0x90>)
 8002948:	3310      	adds	r3, #16
 800294a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294e:	617b      	str	r3, [r7, #20]
    // Update global/band specific duty cycle stats
    ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 8002950:	4b1d      	ldr	r3, [pc, #116]	@ (80029c8 <updateTx+0x90>)
 8002952:	89db      	ldrh	r3, [r3, #14]
 8002954:	4a1c      	ldr	r2, [pc, #112]	@ (80029c8 <updateTx+0x90>)
 8002956:	f892 2147 	ldrb.w	r2, [r2, #327]	@ 0x147
 800295a:	4611      	mov	r1, r2
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fba3 	bl	80020a8 <calcAirTime>
 8002962:	6138      	str	r0, [r7, #16]
    // Update channel/global duty cycle stats
    xref2band_t band = &LMIC.bands[freq & 0x3];
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	3304      	adds	r3, #4
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	4a16      	ldr	r2, [pc, #88]	@ (80029c8 <updateTx+0x90>)
 8002970:	4413      	add	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]
    LMIC.freq  = freq & ~(u4_t)3;
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f023 0303 	bic.w	r3, r3, #3
 800297a:	4a13      	ldr	r2, [pc, #76]	@ (80029c8 <updateTx+0x90>)
 800297c:	6093      	str	r3, [r2, #8]
    LMIC.txpow = band->txpow;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8002984:	4b10      	ldr	r3, [pc, #64]	@ (80029c8 <updateTx+0x90>)
 8002986:	749a      	strb	r2, [r3, #18]
    band->avail = txbeg + airtime * band->txcap;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	461a      	mov	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	fb03 f202 	mul.w	r2, r3, r2
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	441a      	add	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	605a      	str	r2, [r3, #4]
    if( LMIC.globalDutyRate != 0 )
 800299c:	4b0a      	ldr	r3, [pc, #40]	@ (80029c8 <updateTx+0x90>)
 800299e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00b      	beq.n	80029be <updateTx+0x86>
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
 80029a6:	4b08      	ldr	r3, [pc, #32]	@ (80029c8 <updateTx+0x90>)
 80029a8:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80029ac:	461a      	mov	r2, r3
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	fa03 f202 	lsl.w	r2, r3, r2
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a03      	ldr	r2, [pc, #12]	@ (80029c8 <updateTx+0x90>)
 80029ba:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
}
 80029be:	bf00      	nop
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000298 	.word	0x20000298

080029cc <nextTx>:

static ostime_t nextTx (ostime_t now) {
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    u1_t bmap=0xF;
 80029d4:	230f      	movs	r3, #15
 80029d6:	75fb      	strb	r3, [r7, #23]
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	4b48      	ldr	r3, [pc, #288]	@ (8002afc <nextTx+0x130>)
 80029dc:	4413      	add	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        u1_t band=0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	73fb      	strb	r3, [r7, #15]
        for( u1_t bi=0; bi<4; bi++ ) {
 80029e4:	2300      	movs	r3, #0
 80029e6:	73bb      	strb	r3, [r7, #14]
 80029e8:	e01d      	b.n	8002a26 <nextTx+0x5a>
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
 80029ea:	7dfa      	ldrb	r2, [r7, #23]
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	fa42 f303 	asr.w	r3, r2, r3
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d012      	beq.n	8002a20 <nextTx+0x54>
 80029fa:	7bbb      	ldrb	r3, [r7, #14]
 80029fc:	4a40      	ldr	r2, [pc, #256]	@ (8002b00 <nextTx+0x134>)
 80029fe:	3304      	adds	r3, #4
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	dd08      	ble.n	8002a20 <nextTx+0x54>
                mintime = LMIC.bands[band = bi].avail;
 8002a0e:	7bbb      	ldrb	r3, [r7, #14]
 8002a10:	73fb      	strb	r3, [r7, #15]
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	4a3a      	ldr	r2, [pc, #232]	@ (8002b00 <nextTx+0x134>)
 8002a16:	3304      	adds	r3, #4
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	613b      	str	r3, [r7, #16]
        for( u1_t bi=0; bi<4; bi++ ) {
 8002a20:	7bbb      	ldrb	r3, [r7, #14]
 8002a22:	3301      	adds	r3, #1
 8002a24:	73bb      	strb	r3, [r7, #14]
 8002a26:	7bbb      	ldrb	r3, [r7, #14]
 8002a28:	2b03      	cmp	r3, #3
 8002a2a:	d9de      	bls.n	80029ea <nextTx+0x1e>
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
 8002a2e:	4a34      	ldr	r2, [pc, #208]	@ (8002b00 <nextTx+0x134>)
 8002a30:	3304      	adds	r3, #4
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	4413      	add	r3, r2
 8002a36:	78db      	ldrb	r3, [r3, #3]
 8002a38:	737b      	strb	r3, [r7, #13]
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	733b      	strb	r3, [r7, #12]
 8002a3e:	e042      	b.n	8002ac6 <nextTx+0xfa>
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
 8002a40:	7b7b      	ldrb	r3, [r7, #13]
 8002a42:	3301      	adds	r3, #1
 8002a44:	737b      	strb	r3, [r7, #13]
 8002a46:	7b7b      	ldrb	r3, [r7, #13]
 8002a48:	2b0f      	cmp	r3, #15
 8002a4a:	d902      	bls.n	8002a52 <nextTx+0x86>
                chnl -=  MAX_CHANNELS;
 8002a4c:	7b7b      	ldrb	r3, [r7, #13]
 8002a4e:	3b10      	subs	r3, #16
 8002a50:	737b      	strb	r3, [r7, #13]
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8002a52:	4b2b      	ldr	r3, [pc, #172]	@ (8002b00 <nextTx+0x134>)
 8002a54:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8002a58:	461a      	mov	r2, r3
 8002a5a:	7b7b      	ldrb	r3, [r7, #13]
 8002a5c:	fa42 f303 	asr.w	r3, r2, r3
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d02b      	beq.n	8002ac0 <nextTx+0xf4>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8002a68:	7b7b      	ldrb	r3, [r7, #13]
 8002a6a:	4a25      	ldr	r2, [pc, #148]	@ (8002b00 <nextTx+0x134>)
 8002a6c:	3340      	adds	r3, #64	@ 0x40
 8002a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a72:	461a      	mov	r2, r3
 8002a74:	4b22      	ldr	r3, [pc, #136]	@ (8002b00 <nextTx+0x134>)
 8002a76:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	fa42 f303 	asr.w	r3, r2, r3
 8002a82:	f003 0301 	and.w	r3, r3, #1
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d01a      	beq.n	8002ac0 <nextTx+0xf4>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
 8002a8a:	7bfa      	ldrb	r2, [r7, #15]
 8002a8c:	7b7b      	ldrb	r3, [r7, #13]
 8002a8e:	491c      	ldr	r1, [pc, #112]	@ (8002b00 <nextTx+0x134>)
 8002a90:	3310      	adds	r3, #16
 8002a92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a96:	f003 0303 	and.w	r3, r3, #3
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d110      	bne.n	8002ac0 <nextTx+0xf4>
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
 8002a9e:	7bfa      	ldrb	r2, [r7, #15]
 8002aa0:	4917      	ldr	r1, [pc, #92]	@ (8002b00 <nextTx+0x134>)
 8002aa2:	1d13      	adds	r3, r2, #4
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	440b      	add	r3, r1
 8002aa8:	7b79      	ldrb	r1, [r7, #13]
 8002aaa:	70d9      	strb	r1, [r3, #3]
 8002aac:	4914      	ldr	r1, [pc, #80]	@ (8002b00 <nextTx+0x134>)
 8002aae:	1d13      	adds	r3, r2, #4
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	440b      	add	r3, r1
 8002ab4:	78da      	ldrb	r2, [r3, #3]
 8002ab6:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <nextTx+0x134>)
 8002ab8:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
                return mintime;
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	e016      	b.n	8002aee <nextTx+0x122>
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 8002ac0:	7b3b      	ldrb	r3, [r7, #12]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	733b      	strb	r3, [r7, #12]
 8002ac6:	7b3b      	ldrb	r3, [r7, #12]
 8002ac8:	2b0f      	cmp	r3, #15
 8002aca:	d9b9      	bls.n	8002a40 <nextTx+0x74>
            }
        }
        if( (bmap &= ~(1<<band)) == 0 ) {
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	b25b      	sxtb	r3, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	b25a      	sxtb	r2, r3
 8002ada:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	b25b      	sxtb	r3, r3
 8002ae2:	75fb      	strb	r3, [r7, #23]
 8002ae4:	7dfb      	ldrb	r3, [r7, #23]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f47f af76 	bne.w	80029d8 <nextTx+0xc>
            // No feasible channel  found!
            return mintime;
 8002aec:	693b      	ldr	r3, [r7, #16]
        }
    } while(1);
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	44aa2000 	.word	0x44aa2000
 8002b00:	20000298 	.word	0x20000298

08002b04 <setBcnRxParams>:


static void setBcnRxParams (void) {
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
    LMIC.dataLen = 0;
 8002b08:	4b10      	ldr	r3, [pc, #64]	@ (8002b4c <setBcnRxParams+0x48>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t)3;
 8002b10:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <setBcnRxParams+0x48>)
 8002b12:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8002b16:	4a0d      	ldr	r2, [pc, #52]	@ (8002b4c <setBcnRxParams+0x48>)
 8002b18:	3310      	adds	r3, #16
 8002b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b1e:	f023 0303 	bic.w	r3, r3, #3
 8002b22:	4a0a      	ldr	r2, [pc, #40]	@ (8002b4c <setBcnRxParams+0x48>)
 8002b24:	6093      	str	r3, [r2, #8]
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
 8002b26:	2003      	movs	r0, #3
 8002b28:	f7fe fff6 	bl	8001b18 <dndr2rps>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2101      	movs	r1, #1
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe ffa2 	bl	8001a7a <setNocrc>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2111      	movs	r1, #17
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe ffc3 	bl	8001ac6 <setIh>
 8002b40:	4603      	mov	r3, r0
 8002b42:	461a      	mov	r2, r3
 8002b44:	4b01      	ldr	r3, [pc, #4]	@ (8002b4c <setBcnRxParams+0x48>)
 8002b46:	81da      	strh	r2, [r3, #14]
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	20000298 	.word	0x20000298

08002b50 <initJoinLoop>:

#define setRx1Params() /*LMIC.freq/rps remain unchanged*/

static void initJoinLoop (void) {
 8002b50:	b598      	push	{r3, r4, r7, lr}
 8002b52:	af00      	add	r7, sp, #0
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
 8002b54:	f002 ff58 	bl	8005a08 <radio_rand1>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <initJoinLoop+0x64>)
 8002b5e:	fba3 1302 	umull	r1, r3, r3, r2
 8002b62:	0899      	lsrs	r1, r3, #2
 8002b64:	460b      	mov	r3, r1
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	440b      	add	r3, r1
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	b2da      	uxtb	r2, r3
 8002b70:	4b11      	ldr	r3, [pc, #68]	@ (8002bb8 <initJoinLoop+0x68>)
 8002b72:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
#endif
    LMIC.adrTxPow = 14;
 8002b76:	4b10      	ldr	r3, [pc, #64]	@ (8002bb8 <initJoinLoop+0x68>)
 8002b78:	220e      	movs	r2, #14
 8002b7a:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
    setDrJoin(DRCHG_SET, DR_SF7);
 8002b7e:	2105      	movs	r1, #5
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7ff fd2b 	bl	80025dc <setDrJoin>
    initDefaultChannels(1);
 8002b86:	2001      	movs	r0, #1
 8002b88:	f7ff fd6a 	bl	8002660 <initDefaultChannels>
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
 8002b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb8 <initJoinLoop+0x68>)
 8002b8e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002b92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <initJoinLoop+0x4e>
 8002b9a:	f7fe fe61 	bl	8001860 <hal_failed>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
 8002b9e:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <initJoinLoop+0x68>)
 8002ba0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002ba2:	2008      	movs	r0, #8
 8002ba4:	f7ff fcae 	bl	8002504 <rndDelay>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4423      	add	r3, r4
 8002bac:	4a02      	ldr	r2, [pc, #8]	@ (8002bb8 <initJoinLoop+0x68>)
 8002bae:	6013      	str	r3, [r2, #0]
}
 8002bb0:	bf00      	nop
 8002bb2:	bd98      	pop	{r3, r4, r7, pc}
 8002bb4:	aaaaaaab 	.word	0xaaaaaaab
 8002bb8:	20000298 	.word	0x20000298

08002bbc <nextJoinState>:


static ostime_t nextJoinState (void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
    u1_t failed = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	71fb      	strb	r3, [r7, #7]

    // Try 869.x and then 864.x with same DR
    // If both fail try next lower datarate
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
 8002bc6:	4b30      	ldr	r3, [pc, #192]	@ (8002c88 <nextJoinState+0xcc>)
 8002bc8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8002c88 <nextJoinState+0xcc>)
 8002bd2:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8002c88 <nextJoinState+0xcc>)
 8002bd8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002bdc:	2b06      	cmp	r3, #6
 8002bde:	d103      	bne.n	8002be8 <nextJoinState+0x2c>
        LMIC.txChnl = 0;
 8002be0:	4b29      	ldr	r3, [pc, #164]	@ (8002c88 <nextJoinState+0xcc>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
    if( (++LMIC.txCnt & 1) == 0 ) {
 8002be8:	4b27      	ldr	r3, [pc, #156]	@ (8002c88 <nextJoinState+0xcc>)
 8002bea:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8002bee:	3301      	adds	r3, #1
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4b25      	ldr	r3, [pc, #148]	@ (8002c88 <nextJoinState+0xcc>)
 8002bf4:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8002bf8:	4b23      	ldr	r3, [pc, #140]	@ (8002c88 <nextJoinState+0xcc>)
 8002bfa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d112      	bne.n	8002c2c <nextJoinState+0x70>
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
 8002c06:	4b20      	ldr	r3, [pc, #128]	@ (8002c88 <nextJoinState+0xcc>)
 8002c08:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d102      	bne.n	8002c16 <nextJoinState+0x5a>
            failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
 8002c10:	2301      	movs	r3, #1
 8002c12:	71fb      	strb	r3, [r7, #7]
 8002c14:	e00a      	b.n	8002c2c <nextJoinState+0x70>
        else
            setDrJoin(DRCHG_NOJACC, decDR((dr_t)LMIC.datarate));
 8002c16:	4b1c      	ldr	r3, [pc, #112]	@ (8002c88 <nextJoinState+0xcc>)
 8002c18:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe ff8f 	bl	8001b40 <decDR>
 8002c22:	4603      	mov	r3, r0
 8002c24:	4619      	mov	r1, r3
 8002c26:	2001      	movs	r0, #1
 8002c28:	f7ff fcd8 	bl	80025dc <setDrJoin>
    }
    // Clear NEXTCHNL because join state engine controls channel hopping
    LMIC.opmode &= ~OP_NEXTCHNL;
 8002c2c:	4b16      	ldr	r3, [pc, #88]	@ (8002c88 <nextJoinState+0xcc>)
 8002c2e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002c32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	4b13      	ldr	r3, [pc, #76]	@ (8002c88 <nextJoinState+0xcc>)
 8002c3a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
 8002c3e:	f002 f9b9 	bl	8004fb4 <os_getTime>
 8002c42:	6038      	str	r0, [r7, #0]
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
 8002c44:	4b10      	ldr	r3, [pc, #64]	@ (8002c88 <nextJoinState+0xcc>)
 8002c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	da02      	bge.n	8002c56 <nextJoinState+0x9a>
        time = LMIC.bands[BAND_MILLI].avail;
 8002c50:	4b0d      	ldr	r3, [pc, #52]	@ (8002c88 <nextJoinState+0xcc>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	603b      	str	r3, [r7, #0]
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
 8002c56:	4b0c      	ldr	r3, [pc, #48]	@ (8002c88 <nextJoinState+0xcc>)
 8002c58:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	23ff      	movs	r3, #255	@ 0xff
 8002c60:	4113      	asrs	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fc4d 	bl	8002504 <rndDelay>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	f503 33bb 	add.w	r3, r3, #95744	@ 0x17600
 8002c70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
    LMIC.txend = time +
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	4413      	add	r3, r2
 8002c78:	4a03      	ldr	r2, [pc, #12]	@ (8002c88 <nextJoinState+0xcc>)
 8002c7a:	6013      	str	r3, [r2, #0]
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000298 	.word	0x20000298

08002c8c <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif


static void runEngineUpdate (xref2osjob_t osjob) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
    engineUpdate();
 8002c94:	f001 fcb6 	bl	8004604 <engineUpdate>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <reportEvent>:


static void reportEvent (ev_t ev) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f001 fff5 	bl	8004c9c <onEvent>
    engineUpdate();
 8002cb2:	f001 fca7 	bl	8004604 <engineUpdate>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <runReset>:


static void runReset (xref2osjob_t osjob) {
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
    // Disable session
    LMIC_reset();
 8002cc6:	f001 fe67 	bl	8004998 <LMIC_reset>
    LMIC_startJoining();
 8002cca:	f001 fa0f 	bl	80040ec <LMIC_startJoining>
    reportEvent(EV_RESET);
 8002cce:	200c      	movs	r0, #12
 8002cd0:	f7ff ffe6 	bl	8002ca0 <reportEvent>
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <stateJustJoined>:

static void stateJustJoined (void) {
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
 8002ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8002da0 <stateJustJoined+0xc4>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 8002ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8002da0 <stateJustJoined+0xc4>)
 8002cea:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8002cee:	4a2c      	ldr	r2, [pc, #176]	@ (8002da0 <stateJustJoined+0xc4>)
 8002cf0:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    LMIC.rejoinCnt   = 0;
 8002cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <stateJustJoined+0xc4>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 8002cfc:	4b28      	ldr	r3, [pc, #160]	@ (8002da0 <stateJustJoined+0xc4>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 8002d04:	4b26      	ldr	r3, [pc, #152]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d06:	f893 2126 	ldrb.w	r2, [r3, #294]	@ 0x126
 8002d0a:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d0c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 8002d10:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d12:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8002d16:	4b22      	ldr	r3, [pc, #136]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d18:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 8002d1c:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d1e:	f893 2122 	ldrb.w	r2, [r3, #290]	@ 0x122
 8002d22:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d24:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    LMIC.moreData    = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
 8002d28:	4b1d      	ldr	r3, [pc, #116]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
 8002d30:	4b1b      	ldr	r3, [pc, #108]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d32:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 8002d36:	4b1a      	ldr	r3, [pc, #104]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d38:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
 8002d3c:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d3e:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8002d42:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d44:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d4a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8002d4e:	4b14      	ldr	r3, [pc, #80]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d50:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    LMIC.pingSetAns  = 0;
 8002d54:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    LMIC.upRepeat    = 0;
 8002d5c:	4b10      	ldr	r3, [pc, #64]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    LMIC.adrAckReq   = LINK_CHECK_INIT;
 8002d64:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d66:	22f4      	movs	r2, #244	@ 0xf4
 8002d68:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    LMIC.dn2Dr       = DR_DNW2;
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq     = FREQ_DNW2;
 8002d74:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d76:	4a0b      	ldr	r2, [pc, #44]	@ (8002da4 <stateJustJoined+0xc8>)
 8002d78:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.bcnChnl     = CHNL_BCN;
 8002d7c:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d7e:	2205      	movs	r2, #5
 8002d80:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    LMIC.ping.freq   = FREQ_PING;
 8002d84:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d86:	4a07      	ldr	r2, [pc, #28]	@ (8002da4 <stateJustJoined+0xc8>)
 8002d88:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr     = DR_PING;
 8002d8c:	4b04      	ldr	r3, [pc, #16]	@ (8002da0 <stateJustJoined+0xc4>)
 8002d8e:	2203      	movs	r2, #3
 8002d90:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
}
 8002d94:	bf00      	nop
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	20000298 	.word	0x20000298
 8002da4:	33d3e608 	.word	0x33d3e608

08002da8 <decodeBeacon>:
// ================================================================================
// Decoding frames


// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
 8002da8:	b590      	push	{r4, r7, lr}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 8002dae:	4b46      	ldr	r3, [pc, #280]	@ (8002ec8 <decodeBeacon+0x120>)
 8002db0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8002db4:	2b11      	cmp	r3, #17
 8002db6:	d001      	beq.n	8002dbc <decodeBeacon+0x14>
 8002db8:	f7fe fd52 	bl	8001860 <hal_failed>
    xref2u1_t d = LMIC.frame;
 8002dbc:	4b43      	ldr	r3, [pc, #268]	@ (8002ecc <decodeBeacon+0x124>)
 8002dbe:	607b      	str	r3, [r7, #4]
    if(
#if defined CFG_eu868
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3307      	adds	r3, #7
 8002dc4:	781c      	ldrb	r4, [r3, #0]
 8002dc6:	2107      	movs	r1, #7
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7fe ffb0 	bl	8001d2e <os_crc16>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	b2db      	uxtb	r3, r3
    if(
 8002dd2:	429c      	cmp	r4, r3
 8002dd4:	d001      	beq.n	8002dda <decodeBeacon+0x32>
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e071      	b.n	8002ebe <decodeBeacon+0x116>
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fe ff0c 	bl	8001bf8 <os_rlsbf4>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002de6:	603b      	str	r3, [r7, #0]
    if( bcnnetid != LMIC.netid )
 8002de8:	4b37      	ldr	r3, [pc, #220]	@ (8002ec8 <decodeBeacon+0x120>)
 8002dea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d002      	beq.n	8002dfa <decodeBeacon+0x52>
        return -1;  // not the beacon we're looking for
 8002df4:	f04f 33ff 	mov.w	r3, #4294967295
 8002df8:	e061      	b.n	8002ebe <decodeBeacon+0x116>

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
 8002dfa:	4b33      	ldr	r3, [pc, #204]	@ (8002ec8 <decodeBeacon+0x120>)
 8002dfc:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002e00:	f023 0303 	bic.w	r3, r3, #3
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4b30      	ldr	r3, [pc, #192]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e08:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
 8002e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e0e:	f993 200d 	ldrsb.w	r2, [r3, #13]
 8002e12:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e14:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    LMIC.bcninfo.rssi   = LMIC.rssi;
 8002e18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e1a:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8002e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e20:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 8002e24:	4b28      	ldr	r3, [pc, #160]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f5a3 5390 	sub.w	r3, r3, #4608	@ 0x1200
 8002e2c:	3b0c      	subs	r3, #12
 8002e2e:	4a26      	ldr	r2, [pc, #152]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e30:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3303      	adds	r3, #3
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe fedd 	bl	8001bf8 <os_rlsbf4>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4a21      	ldr	r2, [pc, #132]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e42:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
    LMIC.bcninfo.flags |= BCN_PARTIAL;
 8002e46:	4b20      	ldr	r3, [pc, #128]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e48:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e54:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	330f      	adds	r3, #15
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fe feb6 	bl	8001bce <os_rlsbf2>
 8002e62:	4603      	mov	r3, r0
 8002e64:	461c      	mov	r4, r3
 8002e66:	210f      	movs	r1, #15
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7fe ff60 	bl	8001d2e <os_crc16>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	429c      	cmp	r4, r3
 8002e72:	d001      	beq.n	8002e78 <decodeBeacon+0xd0>
        return 1;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e022      	b.n	8002ebe <decodeBeacon+0x116>
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3308      	adds	r3, #8
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe febb 	bl	8001bf8 <os_rlsbf4>
 8002e82:	4603      	mov	r3, r0
 8002e84:	121b      	asrs	r3, r3, #8
 8002e86:	4a10      	ldr	r2, [pc, #64]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e88:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	330b      	adds	r3, #11
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fe feb1 	bl	8001bf8 <os_rlsbf4>
 8002e96:	4603      	mov	r3, r0
 8002e98:	121b      	asrs	r3, r3, #8
 8002e9a:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec8 <decodeBeacon+0x120>)
 8002e9c:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	7a1a      	ldrb	r2, [r3, #8]
 8002ea4:	4b08      	ldr	r3, [pc, #32]	@ (8002ec8 <decodeBeacon+0x120>)
 8002ea6:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
    LMIC.bcninfo.flags |= BCN_FULL;
 8002eaa:	4b07      	ldr	r3, [pc, #28]	@ (8002ec8 <decodeBeacon+0x120>)
 8002eac:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002eb0:	f043 0302 	orr.w	r3, r3, #2
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <decodeBeacon+0x120>)
 8002eb8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    return 2;
 8002ebc:	2302      	movs	r3, #2
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd90      	pop	{r4, r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000298 	.word	0x20000298
 8002ecc:	200003e0 	.word	0x200003e0

08002ed0 <decodeFrame>:


static bit_t decodeFrame (void) {
 8002ed0:	b590      	push	{r4, r7, lr}
 8002ed2:	b09b      	sub	sp, #108	@ 0x6c
 8002ed4:	af02      	add	r7, sp, #8
    xref2u1_t d = LMIC.frame;
 8002ed6:	4b98      	ldr	r3, [pc, #608]	@ (8003138 <decodeFrame+0x268>)
 8002ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
    u1_t hdr    = d[0];
 8002eda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    u1_t ftype  = hdr & HDR_FTYPE;
 8002ee2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002ee6:	f023 031f 	bic.w	r3, r3, #31
 8002eea:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    int  dlen   = LMIC.dataLen;
 8002eee:	4b93      	ldr	r3, [pc, #588]	@ (800313c <decodeFrame+0x26c>)
 8002ef0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8002ef4:	643b      	str	r3, [r7, #64]	@ 0x40
    if( dlen < OFF_DAT_OPTS+4 ||
 8002ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ef8:	2b0b      	cmp	r3, #11
 8002efa:	dd0d      	ble.n	8002f18 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002efc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002f00:	f003 0303 	and.w	r3, r3, #3
    if( dlen < OFF_DAT_OPTS+4 ||
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d107      	bne.n	8002f18 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002f08:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002f0c:	2b60      	cmp	r3, #96	@ 0x60
 8002f0e:	d014      	beq.n	8002f3a <decodeFrame+0x6a>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
 8002f10:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002f14:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f16:	d010      	beq.n	8002f3a <decodeFrame+0x6a>
        // Basic sanity checks failed
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
 8002f18:	bf00      	nop
 8002f1a:	e008      	b.n	8002f2e <decodeFrame+0x5e>
    if( addr != LMIC.devaddr ) {
        EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
 8002f1c:	bf00      	nop
 8002f1e:	e006      	b.n	8002f2e <decodeFrame+0x5e>
    }
    if( poff > pend ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
 8002f20:	bf00      	nop
 8002f22:	e004      	b.n	8002f2e <decodeFrame+0x5e>
        EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
                           e_.eui1   = MAIN::CDEV->getEui(),
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
 8002f24:	bf00      	nop
 8002f26:	e002      	b.n	8002f2e <decodeFrame+0x5e>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002f28:	bf00      	nop
 8002f2a:	e000      	b.n	8002f2e <decodeFrame+0x5e>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002f2c:	bf00      	nop
        LMIC.dataLen = 0;
 8002f2e:	4b83      	ldr	r3, [pc, #524]	@ (800313c <decodeFrame+0x26c>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        return 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	e2f6      	b.n	8003528 <decodeFrame+0x658>
    int  fct   = d[OFF_DAT_FCT];
 8002f3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f3c:	3305      	adds	r3, #5
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
 8002f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f44:	3301      	adds	r3, #1
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe fe56 	bl	8001bf8 <os_rlsbf4>
 8002f4c:	63b8      	str	r0, [r7, #56]	@ 0x38
    u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 8002f4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f50:	3306      	adds	r3, #6
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe fe3b 	bl	8001bce <os_rlsbf2>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	637b      	str	r3, [r7, #52]	@ 0x34
    int  olen  = fct & FCT_OPTLEN;
 8002f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	633b      	str	r3, [r7, #48]	@ 0x30
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 8002f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f66:	115b      	asrs	r3, r3, #5
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int  poff  = OFF_DAT_OPTS+olen;
 8002f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f70:	3308      	adds	r3, #8
 8002f72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int  pend  = dlen-4;  // MIC
 8002f74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f76:	3b04      	subs	r3, #4
 8002f78:	62bb      	str	r3, [r7, #40]	@ 0x28
    if( addr != LMIC.devaddr ) {
 8002f7a:	4b70      	ldr	r3, [pc, #448]	@ (800313c <decodeFrame+0x26c>)
 8002f7c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002f80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d1ca      	bne.n	8002f1c <decodeFrame+0x4c>
    if( poff > pend ) {
 8002f86:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	dcc8      	bgt.n	8002f20 <decodeFrame+0x50>
    int port = -1;
 8002f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f92:	65bb      	str	r3, [r7, #88]	@ 0x58
    int replayConf = 0;
 8002f94:	2300      	movs	r3, #0
 8002f96:	657b      	str	r3, [r7, #84]	@ 0x54
    if( pend > poff )
 8002f98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	dd07      	ble.n	8002fb0 <decodeFrame+0xe0>
        port = d[poff++];
 8002fa0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002faa:	4413      	add	r3, r2
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	65bb      	str	r3, [r7, #88]	@ 0x58
    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);
 8002fb0:	4b62      	ldr	r3, [pc, #392]	@ (800313c <decodeFrame+0x26c>)
 8002fb2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fb8:	b291      	uxth	r1, r2
 8002fba:	4a60      	ldr	r2, [pc, #384]	@ (800313c <decodeFrame+0x26c>)
 8002fbc:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8002fc0:	b292      	uxth	r2, r2
 8002fc2:	1a8a      	subs	r2, r1, r2
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	637b      	str	r3, [r7, #52]	@ 0x34
    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
 8002fca:	4b5c      	ldr	r3, [pc, #368]	@ (800313c <decodeFrame+0x26c>)
 8002fcc:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	2301      	movs	r3, #1
 8002fda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fdc:	4858      	ldr	r0, [pc, #352]	@ (8003140 <decodeFrame+0x270>)
 8002fde:	f7fe ff19 	bl	8001e14 <aes_verifyMic>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d09d      	beq.n	8002f24 <decodeFrame+0x54>
    if( seqno < LMIC.seqnoDn ) {
 8002fe8:	4b54      	ldr	r3, [pc, #336]	@ (800313c <decodeFrame+0x26c>)
 8002fea:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002fee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d219      	bcs.n	8003028 <decodeFrame+0x158>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
 8002ff4:	4b51      	ldr	r3, [pc, #324]	@ (800313c <decodeFrame+0x26c>)
 8002ff6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ffe:	429a      	cmp	r2, r3
 8003000:	db92      	blt.n	8002f28 <decodeFrame+0x58>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
 8003002:	4b4e      	ldr	r3, [pc, #312]	@ (800313c <decodeFrame+0x26c>)
 8003004:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8003008:	3b01      	subs	r3, #1
 800300a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800300c:	429a      	cmp	r2, r3
 800300e:	d18d      	bne.n	8002f2c <decodeFrame+0x5c>
 8003010:	4b4a      	ldr	r3, [pc, #296]	@ (800313c <decodeFrame+0x26c>)
 8003012:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003016:	2b00      	cmp	r3, #0
 8003018:	d088      	beq.n	8002f2c <decodeFrame+0x5c>
 800301a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800301e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003020:	d184      	bne.n	8002f2c <decodeFrame+0x5c>
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
 8003022:	2301      	movs	r3, #1
 8003024:	657b      	str	r3, [r7, #84]	@ 0x54
 8003026:	e00e      	b.n	8003046 <decodeFrame+0x176>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
 8003028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800302a:	3301      	adds	r3, #1
 800302c:	4a43      	ldr	r2, [pc, #268]	@ (800313c <decodeFrame+0x26c>)
 800302e:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 8003032:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003036:	2ba0      	cmp	r3, #160	@ 0xa0
 8003038:	d101      	bne.n	800303e <decodeFrame+0x16e>
 800303a:	2220      	movs	r2, #32
 800303c:	e000      	b.n	8003040 <decodeFrame+0x170>
 800303e:	2200      	movs	r2, #0
 8003040:	4b3e      	ldr	r3, [pc, #248]	@ (800313c <decodeFrame+0x26c>)
 8003042:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
 8003046:	4b3d      	ldr	r3, [pc, #244]	@ (800313c <decodeFrame+0x26c>)
 8003048:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800304c:	2b00      	cmp	r3, #0
 800304e:	d104      	bne.n	800305a <decodeFrame+0x18a>
 8003050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003052:	f003 0310 	and.w	r3, r3, #16
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <decodeFrame+0x19c>
        LMIC.opmode |= OP_POLL;
 800305a:	4b38      	ldr	r3, [pc, #224]	@ (800313c <decodeFrame+0x26c>)
 800305c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003060:	f043 0310 	orr.w	r3, r3, #16
 8003064:	b29a      	uxth	r2, r3
 8003066:	4b35      	ldr	r3, [pc, #212]	@ (800313c <decodeFrame+0x26c>)
 8003068:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
 800306c:	4b33      	ldr	r3, [pc, #204]	@ (800313c <decodeFrame+0x26c>)
 800306e:	2200      	movs	r2, #0
 8003070:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8003074:	4b31      	ldr	r3, [pc, #196]	@ (800313c <decodeFrame+0x26c>)
 8003076:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 800307a:	4b30      	ldr	r3, [pc, #192]	@ (800313c <decodeFrame+0x26c>)
 800307c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8003080:	4b2e      	ldr	r3, [pc, #184]	@ (800313c <decodeFrame+0x26c>)
 8003082:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003086:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800308a:	d003      	beq.n	8003094 <decodeFrame+0x1c4>
        LMIC.adrAckReq = LINK_CHECK_INIT;
 800308c:	4b2b      	ldr	r3, [pc, #172]	@ (800313c <decodeFrame+0x26c>)
 800308e:	22f4      	movs	r2, #244	@ 0xf4
 8003090:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 8003094:	4b29      	ldr	r3, [pc, #164]	@ (800313c <decodeFrame+0x26c>)
 8003096:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800309a:	f1a3 0440 	sub.w	r4, r3, #64	@ 0x40
 800309e:	4b27      	ldr	r3, [pc, #156]	@ (800313c <decodeFrame+0x26c>)
 80030a0:	89db      	ldrh	r3, [r3, #14]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe ffe0 	bl	8002068 <getSensitivity>
 80030a8:	4603      	mov	r3, r0
 80030aa:	1ae3      	subs	r3, r4, r3
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	db05      	blt.n	80030c0 <decodeFrame+0x1f0>
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80030b8:	bfa8      	it	ge
 80030ba:	23fe      	movge	r3, #254	@ 0xfe
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	e000      	b.n	80030c2 <decodeFrame+0x1f2>
 80030c0:	2300      	movs	r3, #0
 80030c2:	4a1e      	ldr	r2, [pc, #120]	@ (800313c <decodeFrame+0x26c>)
 80030c4:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124

    xref2u1_t opts = &d[OFF_DAT_OPTS];
 80030c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030ca:	3308      	adds	r3, #8
 80030cc:	623b      	str	r3, [r7, #32]
    int oidx = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	653b      	str	r3, [r7, #80]	@ 0x50
    while( oidx < olen ) {
 80030d2:	e1b5      	b.n	8003440 <decodeFrame+0x570>
        switch( opts[oidx] ) {
 80030d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030d6:	6a3a      	ldr	r2, [r7, #32]
 80030d8:	4413      	add	r3, r2
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	3b02      	subs	r3, #2
 80030de:	2b10      	cmp	r3, #16
 80030e0:	f200 81ba 	bhi.w	8003458 <decodeFrame+0x588>
 80030e4:	a201      	add	r2, pc, #4	@ (adr r2, 80030ec <decodeFrame+0x21c>)
 80030e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ea:	bf00      	nop
 80030ec:	08003131 	.word	0x08003131
 80030f0:	08003145 	.word	0x08003145
 80030f4:	080032a3 	.word	0x080032a3
 80030f8:	0800321f 	.word	0x0800321f
 80030fc:	0800320f 	.word	0x0800320f
 8003100:	080032f1 	.word	0x080032f1
 8003104:	08003459 	.word	0x08003459
 8003108:	08003459 	.word	0x08003459
 800310c:	08003459 	.word	0x08003459
 8003110:	08003459 	.word	0x08003459
 8003114:	08003459 	.word	0x08003459
 8003118:	08003459 	.word	0x08003459
 800311c:	08003459 	.word	0x08003459
 8003120:	08003459 	.word	0x08003459
 8003124:	08003459 	.word	0x08003459
 8003128:	0800337d 	.word	0x0800337d
 800312c:	080033bf 	.word	0x080033bf
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
 8003130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003132:	3303      	adds	r3, #3
 8003134:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8003136:	e183      	b.n	8003440 <decodeFrame+0x570>
 8003138:	200003e0 	.word	0x200003e0
 800313c:	20000298 	.word	0x20000298
 8003140:	2000038c 	.word	0x2000038c
        }
        case MCMD_LADR_REQ: {
            u1_t p1     = opts[oidx+1];            // txpow + DR
 8003144:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003146:	3301      	adds	r3, #1
 8003148:	6a3a      	ldr	r2, [r7, #32]
 800314a:	4413      	add	r3, r2
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	72bb      	strb	r3, [r7, #10]
            u2_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
 8003150:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003152:	3302      	adds	r3, #2
 8003154:	6a3a      	ldr	r2, [r7, #32]
 8003156:	4413      	add	r3, r2
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe fd38 	bl	8001bce <os_rlsbf2>
 800315e:	4603      	mov	r3, r0
 8003160:	813b      	strh	r3, [r7, #8]
            u1_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
 8003162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003164:	3304      	adds	r3, #4
 8003166:	6a3a      	ldr	r2, [r7, #32]
 8003168:	4413      	add	r3, r2
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	f023 030f 	bic.w	r3, r3, #15
 8003170:	71fb      	strb	r3, [r7, #7]
            u1_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
 8003172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003174:	3304      	adds	r3, #4
 8003176:	6a3a      	ldr	r2, [r7, #32]
 8003178:	4413      	add	r3, r2
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	71bb      	strb	r3, [r7, #6]
            oidx += 5;
 8003182:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003184:	3305      	adds	r3, #5
 8003186:	653b      	str	r3, [r7, #80]	@ 0x50

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
 8003188:	4bb0      	ldr	r3, [pc, #704]	@ (800344c <decodeFrame+0x57c>)
 800318a:	2287      	movs	r2, #135	@ 0x87
 800318c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
 8003190:	893a      	ldrh	r2, [r7, #8]
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff fb84 	bl	80028a4 <mapChannels>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d108      	bne.n	80031b4 <decodeFrame+0x2e4>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 80031a2:	4baa      	ldr	r3, [pc, #680]	@ (800344c <decodeFrame+0x57c>)
 80031a4:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	4ba7      	ldr	r3, [pc, #668]	@ (800344c <decodeFrame+0x57c>)
 80031b0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
 80031b4:	7abb      	ldrb	r3, [r7, #10]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	717b      	strb	r3, [r7, #5]
            if( !validDR(dr) ) {
 80031ba:	797b      	ldrb	r3, [r7, #5]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fe fcd7 	bl	8001b70 <validDR>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d108      	bne.n	80031da <decodeFrame+0x30a>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 80031c8:	4ba0      	ldr	r3, [pc, #640]	@ (800344c <decodeFrame+0x57c>)
 80031ca:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80031ce:	f023 0302 	bic.w	r3, r3, #2
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	4b9d      	ldr	r3, [pc, #628]	@ (800344c <decodeFrame+0x57c>)
 80031d6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
 80031da:	4b9c      	ldr	r3, [pc, #624]	@ (800344c <decodeFrame+0x57c>)
 80031dc:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80031e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031e4:	2b07      	cmp	r3, #7
 80031e6:	d10d      	bne.n	8003204 <decodeFrame+0x334>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
 80031e8:	4a98      	ldr	r2, [pc, #608]	@ (800344c <decodeFrame+0x57c>)
 80031ea:	79bb      	ldrb	r3, [r7, #6]
 80031ec:	f882 30ae 	strb.w	r3, [r2, #174]	@ 0xae
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 80031f0:	7abb      	ldrb	r3, [r7, #10]
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	4a96      	ldr	r2, [pc, #600]	@ (8003450 <decodeFrame+0x580>)
 80031f8:	56d2      	ldrsb	r2, [r2, r3]
 80031fa:	797b      	ldrb	r3, [r7, #5]
 80031fc:	4619      	mov	r1, r3
 80031fe:	2004      	movs	r0, #4
 8003200:	f7ff fa00 	bl	8002604 <setDrTxpow>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 8003204:	4b91      	ldr	r3, [pc, #580]	@ (800344c <decodeFrame+0x57c>)
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            continue;
 800320c:	e118      	b.n	8003440 <decodeFrame+0x570>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
 800320e:	4b8f      	ldr	r3, [pc, #572]	@ (800344c <decodeFrame+0x57c>)
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
            oidx += 1;
 8003216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003218:	3301      	adds	r3, #1
 800321a:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 800321c:	e110      	b.n	8003440 <decodeFrame+0x570>
        }
        case MCMD_DN2P_SET: {
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
 800321e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003220:	3301      	adds	r3, #1
 8003222:	6a3a      	ldr	r2, [r7, #32]
 8003224:	4413      	add	r3, r2
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	74bb      	strb	r3, [r7, #18]
            u4_t freq = convFreq(&opts[oidx+2]);
 800322e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003230:	3302      	adds	r3, #2
 8003232:	6a3a      	ldr	r2, [r7, #32]
 8003234:	4413      	add	r3, r2
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fb12 	bl	8002860 <convFreq>
 800323c:	60f8      	str	r0, [r7, #12]
            oidx += 5;
 800323e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003240:	3305      	adds	r3, #5
 8003242:	653b      	str	r3, [r7, #80]	@ 0x50
            LMIC.dn2Ans = 0x80;   // answer pending
 8003244:	4b81      	ldr	r3, [pc, #516]	@ (800344c <decodeFrame+0x57c>)
 8003246:	2280      	movs	r2, #128	@ 0x80
 8003248:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( validDR(dr) )
 800324c:	7cbb      	ldrb	r3, [r7, #18]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe fc8e 	bl	8001b70 <validDR>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d008      	beq.n	800326c <decodeFrame+0x39c>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 800325a:	4b7c      	ldr	r3, [pc, #496]	@ (800344c <decodeFrame+0x57c>)
 800325c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003260:	f043 0302 	orr.w	r3, r3, #2
 8003264:	b2da      	uxtb	r2, r3
 8003266:	4b79      	ldr	r3, [pc, #484]	@ (800344c <decodeFrame+0x57c>)
 8003268:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( freq != 0 )
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d008      	beq.n	8003284 <decodeFrame+0x3b4>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 8003272:	4b76      	ldr	r3, [pc, #472]	@ (800344c <decodeFrame+0x57c>)
 8003274:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4b73      	ldr	r3, [pc, #460]	@ (800344c <decodeFrame+0x57c>)
 8003280:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
 8003284:	4b71      	ldr	r3, [pc, #452]	@ (800344c <decodeFrame+0x57c>)
 8003286:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800328a:	2b83      	cmp	r3, #131	@ 0x83
 800328c:	f040 80d7 	bne.w	800343e <decodeFrame+0x56e>
                LMIC.dn2Dr = dr;
 8003290:	4a6e      	ldr	r2, [pc, #440]	@ (800344c <decodeFrame+0x57c>)
 8003292:	7cbb      	ldrb	r3, [r7, #18]
 8003294:	f882 312b 	strb.w	r3, [r2, #299]	@ 0x12b
                LMIC.dn2Freq = freq;
 8003298:	4a6c      	ldr	r2, [pc, #432]	@ (800344c <decodeFrame+0x57c>)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
                DO_DEVDB(LMIC.dn2Dr,dn2Dr);
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
            continue;
 80032a0:	e0cd      	b.n	800343e <decodeFrame+0x56e>
        }
        case MCMD_DCAP_REQ: {
            u1_t cap = opts[oidx+1];
 80032a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032a4:	3301      	adds	r3, #1
 80032a6:	6a3a      	ldr	r2, [r7, #32]
 80032a8:	4413      	add	r3, r2
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	72fb      	strb	r3, [r7, #11]
            oidx += 2;
 80032ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032b0:	3302      	adds	r3, #2
 80032b2:	653b      	str	r3, [r7, #80]	@ 0x50
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
 80032b4:	7afb      	ldrb	r3, [r7, #11]
 80032b6:	2bff      	cmp	r3, #255	@ 0xff
 80032b8:	d108      	bne.n	80032cc <decodeFrame+0x3fc>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 80032ba:	4b64      	ldr	r3, [pc, #400]	@ (800344c <decodeFrame+0x57c>)
 80032bc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80032c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	4b61      	ldr	r3, [pc, #388]	@ (800344c <decodeFrame+0x57c>)
 80032c8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            LMIC.globalDutyRate  = cap & 0xF;
 80032cc:	7afb      	ldrb	r3, [r7, #11]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	b2da      	uxtb	r2, r3
 80032d4:	4b5d      	ldr	r3, [pc, #372]	@ (800344c <decodeFrame+0x57c>)
 80032d6:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
            LMIC.globalDutyAvail = os_getTime();
 80032da:	f001 fe6b 	bl	8004fb4 <os_getTime>
 80032de:	4603      	mov	r3, r0
 80032e0:	4a5a      	ldr	r2, [pc, #360]	@ (800344c <decodeFrame+0x57c>)
 80032e2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
 80032e6:	4b59      	ldr	r3, [pc, #356]	@ (800344c <decodeFrame+0x57c>)
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            continue;
 80032ee:	e0a7      	b.n	8003440 <decodeFrame+0x570>
        }
        case MCMD_SNCH_REQ: {
            u1_t chidx = opts[oidx+1];  // channel
 80032f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032f2:	3301      	adds	r3, #1
 80032f4:	6a3a      	ldr	r2, [r7, #32]
 80032f6:	4413      	add	r3, r2
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	76fb      	strb	r3, [r7, #27]
            u4_t freq  = convFreq(&opts[oidx+2]); // freq
 80032fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032fe:	3302      	adds	r3, #2
 8003300:	6a3a      	ldr	r2, [r7, #32]
 8003302:	4413      	add	r3, r2
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff faab 	bl	8002860 <convFreq>
 800330a:	6178      	str	r0, [r7, #20]
            u1_t drs   = opts[oidx+5];  // datarate span
 800330c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800330e:	3305      	adds	r3, #5
 8003310:	6a3a      	ldr	r2, [r7, #32]
 8003312:	4413      	add	r3, r2
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	74fb      	strb	r3, [r7, #19]
            LMIC.snchAns = 0x80;
 8003318:	4b4c      	ldr	r3, [pc, #304]	@ (800344c <decodeFrame+0x57c>)
 800331a:	2280      	movs	r2, #128	@ 0x80
 800331c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d026      	beq.n	8003374 <decodeFrame+0x4a4>
 8003326:	7cfb      	ldrb	r3, [r7, #19]
 8003328:	f003 030f 	and.w	r3, r3, #15
 800332c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	b21a      	sxth	r2, r3
 8003336:	7cfb      	ldrb	r3, [r7, #19]
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	b2db      	uxtb	r3, r3
 800333c:	f1c3 030f 	rsb	r3, r3, #15
 8003340:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003344:	fa41 f303 	asr.w	r3, r1, r3
 8003348:	b21b      	sxth	r3, r3
 800334a:	4013      	ands	r3, r2
 800334c:	b21b      	sxth	r3, r3
 800334e:	b29a      	uxth	r2, r3
 8003350:	7ef8      	ldrb	r0, [r7, #27]
 8003352:	f04f 33ff 	mov.w	r3, #4294967295
 8003356:	6979      	ldr	r1, [r7, #20]
 8003358:	f7ff fa08 	bl	800276c <LMIC_setupChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d008      	beq.n	8003374 <decodeFrame+0x4a4>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
 8003362:	4b3a      	ldr	r3, [pc, #232]	@ (800344c <decodeFrame+0x57c>)
 8003364:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003368:	f043 0303 	orr.w	r3, r3, #3
 800336c:	b2da      	uxtb	r2, r3
 800336e:	4b37      	ldr	r3, [pc, #220]	@ (800344c <decodeFrame+0x57c>)
 8003370:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            oidx += 6;
 8003374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003376:	3306      	adds	r3, #6
 8003378:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 800337a:	e061      	b.n	8003440 <decodeFrame+0x570>
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
 800337c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800337e:	3301      	adds	r3, #1
 8003380:	6a3a      	ldr	r2, [r7, #32]
 8003382:	4413      	add	r3, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fa6b 	bl	8002860 <convFreq>
 800338a:	61f8      	str	r0, [r7, #28]
            oidx += 4;
 800338c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800338e:	3304      	adds	r3, #4
 8003390:	653b      	str	r3, [r7, #80]	@ 0x50
            u1_t flags = 0x80;
 8003392:	2380      	movs	r3, #128	@ 0x80
 8003394:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if( freq != 0 ) {
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <decodeFrame+0x4e2>
                flags |= MCMD_PING_ANS_FQACK;
 800339e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                LMIC.ping.freq = freq;
 80033aa:	4a28      	ldr	r2, [pc, #160]	@ (800344c <decodeFrame+0x57c>)
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
 80033b2:	4a26      	ldr	r2, [pc, #152]	@ (800344c <decodeFrame+0x57c>)
 80033b4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80033b8:	f882 3133 	strb.w	r3, [r2, #307]	@ 0x133
            continue;
 80033bc:	e040      	b.n	8003440 <decodeFrame+0x570>
        }
        case MCMD_BCNI_ANS: {
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
 80033be:	4b23      	ldr	r3, [pc, #140]	@ (800344c <decodeFrame+0x57c>)
 80033c0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d134      	bne.n	8003436 <decodeFrame+0x566>
                LMIC.bcnChnl = opts[oidx+3];
 80033cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033ce:	3303      	adds	r3, #3
 80033d0:	6a3a      	ldr	r2, [r7, #32]
 80033d2:	4413      	add	r3, r2
 80033d4:	781a      	ldrb	r2, [r3, #0]
 80033d6:	4b1d      	ldr	r3, [pc, #116]	@ (800344c <decodeFrame+0x57c>)
 80033d8:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <decodeFrame+0x57c>)
 80033de:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80033e2:	f043 0302 	orr.w	r3, r3, #2
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	4b18      	ldr	r3, [pc, #96]	@ (800344c <decodeFrame+0x57c>)
 80033ea:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
 80033ee:	4b17      	ldr	r3, [pc, #92]	@ (800344c <decodeFrame+0x57c>)
 80033f0:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <decodeFrame+0x52c>
 80033f8:	f7fe fa32 	bl	8001860 <hal_failed>
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
 80033fc:	4b13      	ldr	r3, [pc, #76]	@ (800344c <decodeFrame+0x57c>)
 80033fe:	685c      	ldr	r4, [r3, #4]
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
 8003400:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003402:	3301      	adds	r3, #1
 8003404:	6a3a      	ldr	r2, [r7, #32]
 8003406:	4413      	add	r3, r2
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe fbe0 	bl	8001bce <os_rlsbf2>
 800340e:	4603      	mov	r3, r0
 8003410:	461a      	mov	r2, r3
 8003412:	4613      	mov	r3, r2
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	1a9b      	subs	r3, r3, r2
 8003418:	019b      	lsls	r3, r3, #6
 800341a:	18e2      	adds	r2, r4, r3
                                       + ms2osticksCeil(MCMD_BCNI_TUNIT/2)
                                       - BCN_INTV_osticks);
 800341c:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <decodeFrame+0x584>)
 800341e:	4413      	add	r3, r2
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8003420:	4a0a      	ldr	r2, [pc, #40]	@ (800344c <decodeFrame+0x57c>)
 8003422:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
                LMIC.bcninfo.flags = 0;  // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 8003426:	4b09      	ldr	r3, [pc, #36]	@ (800344c <decodeFrame+0x57c>)
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
                calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT,1);  // error of +/-N ms 
 800342e:	2101      	movs	r1, #1
 8003430:	201e      	movs	r0, #30
 8003432:	f7fe ff25 	bl	8002280 <calcBcnRxWindowFromMillis>
                                     e_.info    = (LMIC.missedBcns |
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
            oidx += 4;
 8003436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003438:	3304      	adds	r3, #4
 800343a:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 800343c:	e000      	b.n	8003440 <decodeFrame+0x570>
            continue;
 800343e:	bf00      	nop
    while( oidx < olen ) {
 8003440:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	429a      	cmp	r2, r3
 8003446:	f6ff ae45 	blt.w	80030d4 <decodeFrame+0x204>
 800344a:	e006      	b.n	800345a <decodeFrame+0x58a>
 800344c:	20000298 	.word	0x20000298
 8003450:	0800c7cc 	.word	0x0800c7cc
 8003454:	ffc181e0 	.word	0xffc181e0
        }
        EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = Base::lsbf4(&d[pend]),
                           e_.info2  = Base::msbf4(&opts[oidx])));
        break;
 8003458:	bf00      	nop
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
 800345a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800345c:	2b00      	cmp	r3, #0
 800345e:	d11d      	bne.n	800349c <decodeFrame+0x5cc>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
 8003460:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003462:	2b00      	cmp	r3, #0
 8003464:	db1a      	blt.n	800349c <decodeFrame+0x5cc>
 8003466:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003468:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	dd15      	ble.n	800349c <decodeFrame+0x5cc>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
 8003470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003472:	2b00      	cmp	r3, #0
 8003474:	dc01      	bgt.n	800347a <decodeFrame+0x5aa>
 8003476:	482e      	ldr	r0, [pc, #184]	@ (8003530 <decodeFrame+0x660>)
 8003478:	e000      	b.n	800347c <decodeFrame+0x5ac>
 800347a:	482e      	ldr	r0, [pc, #184]	@ (8003534 <decodeFrame+0x664>)
 800347c:	4b2e      	ldr	r3, [pc, #184]	@ (8003538 <decodeFrame+0x668>)
 800347e:	f8d3 4114 	ldr.w	r4, [r3, #276]	@ 0x114
 8003482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003484:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003486:	4413      	add	r3, r2
 8003488:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800348a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800348c:	1a8a      	subs	r2, r1, r2
 800348e:	9201      	str	r2, [sp, #4]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	2301      	movs	r3, #1
 8003494:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003496:	4621      	mov	r1, r4
 8003498:	f7fe fd66 	bl	8001f68 <aes_cipher>
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = Base::lsbf4(&d[pend]),
                            e_.info2  = seqno));
    }

    if( // NWK acks but we don't have a frame pending
 800349c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800349e:	2b00      	cmp	r3, #0
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
 80034a0:	4b25      	ldr	r3, [pc, #148]	@ (8003538 <decodeFrame+0x668>)
 80034a2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d010      	beq.n	80034cc <decodeFrame+0x5fc>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 80034aa:	4b23      	ldr	r3, [pc, #140]	@ (8003538 <decodeFrame+0x668>)
 80034ac:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80034b0:	b25b      	sxtb	r3, r3
 80034b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034b4:	2a00      	cmp	r2, #0
 80034b6:	d002      	beq.n	80034be <decodeFrame+0x5ee>
 80034b8:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80034bc:	e000      	b.n	80034c0 <decodeFrame+0x5f0>
 80034be:	2240      	movs	r2, #64	@ 0x40
 80034c0:	4313      	orrs	r3, r2
 80034c2:	b25b      	sxtb	r3, r3
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003538 <decodeFrame+0x668>)
 80034c8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    if( port < 0 ) {
 80034cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	da12      	bge.n	80034f8 <decodeFrame+0x628>
        LMIC.txrxFlags |= TXRX_NOPORT;
 80034d2:	4b19      	ldr	r3, [pc, #100]	@ (8003538 <decodeFrame+0x668>)
 80034d4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80034d8:	f043 0320 	orr.w	r3, r3, #32
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4b16      	ldr	r3, [pc, #88]	@ (8003538 <decodeFrame+0x668>)
 80034e0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 80034e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	4b13      	ldr	r3, [pc, #76]	@ (8003538 <decodeFrame+0x668>)
 80034ea:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = 0;
 80034ee:	4b12      	ldr	r3, [pc, #72]	@ (8003538 <decodeFrame+0x668>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 80034f6:	e016      	b.n	8003526 <decodeFrame+0x656>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
 80034f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003538 <decodeFrame+0x668>)
 80034fa:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80034fe:	f043 0310 	orr.w	r3, r3, #16
 8003502:	b2da      	uxtb	r2, r3
 8003504:	4b0c      	ldr	r3, [pc, #48]	@ (8003538 <decodeFrame+0x668>)
 8003506:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 800350a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800350c:	b2da      	uxtb	r2, r3
 800350e:	4b0a      	ldr	r3, [pc, #40]	@ (8003538 <decodeFrame+0x668>)
 8003510:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = pend-poff;
 8003514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003516:	b2da      	uxtb	r2, r3
 8003518:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800351a:	b2db      	uxtb	r3, r3
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	b2da      	uxtb	r2, r3
 8003520:	4b05      	ldr	r3, [pc, #20]	@ (8003538 <decodeFrame+0x668>)
 8003522:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    }
    return 1;
 8003526:	2301      	movs	r3, #1
}
 8003528:	4618      	mov	r0, r3
 800352a:	3764      	adds	r7, #100	@ 0x64
 800352c:	46bd      	mov	sp, r7
 800352e:	bd90      	pop	{r4, r7, pc}
 8003530:	2000038c 	.word	0x2000038c
 8003534:	2000039c 	.word	0x2000039c
 8003538:	20000298 	.word	0x20000298

0800353c <setupRx2>:

// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
    LMIC.txrxFlags = TXRX_DNW2;
 8003540:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <setupRx2+0x3c>)
 8003542:	2202      	movs	r2, #2
 8003544:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
 8003548:	4b0b      	ldr	r3, [pc, #44]	@ (8003578 <setupRx2+0x3c>)
 800354a:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe fae2 	bl	8001b18 <dndr2rps>
 8003554:	4603      	mov	r3, r0
 8003556:	461a      	mov	r2, r3
 8003558:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <setupRx2+0x3c>)
 800355a:	81da      	strh	r2, [r3, #14]
    LMIC.freq = LMIC.dn2Freq;
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <setupRx2+0x3c>)
 800355e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8003562:	4a05      	ldr	r2, [pc, #20]	@ (8003578 <setupRx2+0x3c>)
 8003564:	6093      	str	r3, [r2, #8]
    LMIC.dataLen = 0;
 8003566:	4b04      	ldr	r3, [pc, #16]	@ (8003578 <setupRx2+0x3c>)
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    os_radio(RADIO_RX);
 800356e:	2002      	movs	r0, #2
 8003570:	f002 fb46 	bl	8005c00 <os_radio>
}
 8003574:	bf00      	nop
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000298 	.word	0x20000298

0800357c <schedRx2>:


static void schedRx2 (ostime_t delay, osjobcb_t func) {
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
 8003586:	4b0e      	ldr	r3, [pc, #56]	@ (80035c0 <schedRx2+0x44>)
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	18d1      	adds	r1, r2, r3
 800358e:	4b0c      	ldr	r3, [pc, #48]	@ (80035c0 <schedRx2+0x44>)
 8003590:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003594:	461a      	mov	r2, r3
 8003596:	4b0b      	ldr	r3, [pc, #44]	@ (80035c4 <schedRx2+0x48>)
 8003598:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800359c:	4613      	mov	r3, r2
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4413      	add	r3, r2
 80035a2:	440b      	add	r3, r1
 80035a4:	4a06      	ldr	r2, [pc, #24]	@ (80035c0 <schedRx2+0x44>)
 80035a6:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 80035a8:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <schedRx2+0x44>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	3b40      	subs	r3, #64	@ 0x40
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	4619      	mov	r1, r3
 80035b2:	4805      	ldr	r0, [pc, #20]	@ (80035c8 <schedRx2+0x4c>)
 80035b4:	f001 fd68 	bl	8005088 <os_setTimedCallback>
}
 80035b8:	bf00      	nop
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000298 	.word	0x20000298
 80035c4:	0800c800 	.word	0x0800c800
 80035c8:	200002ac 	.word	0x200002ac

080035cc <setupRx1>:

static void setupRx1 (osjobcb_t func) {
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
    LMIC.txrxFlags = TXRX_DNW1;
 80035d4:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <setupRx1+0x40>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
 80035dc:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <setupRx1+0x40>)
 80035de:	89db      	ldrh	r3, [r3, #14]
 80035e0:	2101      	movs	r1, #1
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe fa49 	bl	8001a7a <setNocrc>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	4b07      	ldr	r3, [pc, #28]	@ (800360c <setupRx1+0x40>)
 80035ee:	81da      	strh	r2, [r3, #14]
    LMIC.dataLen = 0;
 80035f0:	4b06      	ldr	r3, [pc, #24]	@ (800360c <setupRx1+0x40>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.osjob.func = func;
 80035f8:	4a04      	ldr	r2, [pc, #16]	@ (800360c <setupRx1+0x40>)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	61d3      	str	r3, [r2, #28]
    os_radio(RADIO_RX);
 80035fe:	2002      	movs	r0, #2
 8003600:	f002 fafe 	bl	8005c00 <os_radio>
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000298 	.word	0x20000298

08003610 <txDone>:


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
 800361a:	4b22      	ldr	r3, [pc, #136]	@ (80036a4 <txDone+0x94>)
 800361c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003620:	461a      	mov	r2, r3
 8003622:	f240 6302 	movw	r3, #1538	@ 0x602
 8003626:	4013      	ands	r3, r2
 8003628:	f240 4202 	movw	r2, #1026	@ 0x402
 800362c:	4293      	cmp	r3, r2
 800362e:	d10b      	bne.n	8003648 <txDone+0x38>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 8003630:	481d      	ldr	r0, [pc, #116]	@ (80036a8 <txDone+0x98>)
 8003632:	f7fe feab 	bl	800238c <rxschedInit>
        LMIC.opmode |= OP_PINGINI;
 8003636:	4b1b      	ldr	r3, [pc, #108]	@ (80036a4 <txDone+0x94>)
 8003638:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800363c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003640:	b29a      	uxth	r2, r3
 8003642:	4b18      	ldr	r3, [pc, #96]	@ (80036a4 <txDone+0x94>)
 8003644:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setRx1Params();
    // LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
    // Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
    // into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
    if( /* TX datarate */LMIC.rxsyms == DR_FSK ) {
 8003648:	4b16      	ldr	r3, [pc, #88]	@ (80036a4 <txDone+0x94>)
 800364a:	7c1b      	ldrb	r3, [r3, #16]
 800364c:	2b07      	cmp	r3, #7
 800364e:	d10a      	bne.n	8003666 <txDone+0x56>
        LMIC.rxtime = LMIC.txend + delay - PRERX_FSK*us2osticksRound(160);
 8003650:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <txDone+0x94>)
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4413      	add	r3, r2
 8003658:	3b05      	subs	r3, #5
 800365a:	4a12      	ldr	r2, [pc, #72]	@ (80036a4 <txDone+0x94>)
 800365c:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = RXLEN_FSK;
 800365e:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <txDone+0x94>)
 8003660:	2208      	movs	r2, #8
 8003662:	741a      	strb	r2, [r3, #16]
 8003664:	e012      	b.n	800368c <txDone+0x7c>
    }
    else
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
 8003666:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <txDone+0x94>)
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	18d1      	adds	r1, r2, r3
 800366e:	4b0d      	ldr	r3, [pc, #52]	@ (80036a4 <txDone+0x94>)
 8003670:	7c5b      	ldrb	r3, [r3, #17]
 8003672:	461a      	mov	r2, r3
 8003674:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <txDone+0x9c>)
 8003676:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800367a:	4613      	mov	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	4413      	add	r3, r2
 8003680:	440b      	add	r3, r1
 8003682:	4a08      	ldr	r2, [pc, #32]	@ (80036a4 <txDone+0x94>)
 8003684:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = MINRX_SYMS;
 8003686:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <txDone+0x94>)
 8003688:	2205      	movs	r2, #5
 800368a:	741a      	strb	r2, [r3, #16]
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 800368c:	4b05      	ldr	r3, [pc, #20]	@ (80036a4 <txDone+0x94>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	3b40      	subs	r3, #64	@ 0x40
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	4619      	mov	r1, r3
 8003696:	4806      	ldr	r0, [pc, #24]	@ (80036b0 <txDone+0xa0>)
 8003698:	f001 fcf6 	bl	8005088 <os_setTimedCallback>
}
 800369c:	bf00      	nop
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000298 	.word	0x20000298
 80036a8:	200003cc 	.word	0x200003cc
 80036ac:	0800c800 	.word	0x0800c800
 80036b0:	200002ac 	.word	0x200002ac

080036b4 <onJoinFailed>:


// ======================================== Join frames


static void onJoinFailed (xref2osjob_t osjob) {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
 80036bc:	2008      	movs	r0, #8
 80036be:	f7ff faef 	bl	8002ca0 <reportEvent>
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
	...

080036cc <processJoinAccept>:


static bit_t processJoinAccept (void) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 80036d2:	4b99      	ldr	r3, [pc, #612]	@ (8003938 <processJoinAccept+0x26c>)
 80036d4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d106      	bne.n	80036ea <processJoinAccept+0x1e>
 80036dc:	4b96      	ldr	r3, [pc, #600]	@ (8003938 <processJoinAccept+0x26c>)
 80036de:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <processJoinAccept+0x1e>
 80036e6:	f7fe f8bb 	bl	8001860 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 80036ea:	4b93      	ldr	r3, [pc, #588]	@ (8003938 <processJoinAccept+0x26c>)
 80036ec:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80036f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <processJoinAccept+0x30>
 80036f8:	f7fe f8b2 	bl	8001860 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 80036fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003938 <processJoinAccept+0x26c>)
 80036fe:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003702:	2b00      	cmp	r3, #0
 8003704:	d14c      	bne.n	80037a0 <processJoinAccept+0xd4>
      nojoinframe:
 8003706:	bf00      	nop
 8003708:	e000      	b.n	800370c <processJoinAccept+0x40>
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
 800370a:	bf00      	nop
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
 800370c:	4b8a      	ldr	r3, [pc, #552]	@ (8003938 <processJoinAccept+0x26c>)
 800370e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	d123      	bne.n	8003762 <processJoinAccept+0x96>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 800371a:	4b87      	ldr	r3, [pc, #540]	@ (8003938 <processJoinAccept+0x26c>)
 800371c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003720:	f003 0320 	and.w	r3, r3, #32
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <processJoinAccept+0x60>
 8003728:	f7fe f89a 	bl	8001860 <hal_failed>
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
 800372c:	4b82      	ldr	r3, [pc, #520]	@ (8003938 <processJoinAccept+0x26c>)
 800372e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003732:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003736:	b29a      	uxth	r2, r3
 8003738:	4b7f      	ldr	r3, [pc, #508]	@ (8003938 <processJoinAccept+0x26c>)
 800373a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            if( LMIC.rejoinCnt < 10 )
 800373e:	4b7e      	ldr	r3, [pc, #504]	@ (8003938 <processJoinAccept+0x26c>)
 8003740:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 8003744:	2b09      	cmp	r3, #9
 8003746:	d807      	bhi.n	8003758 <processJoinAccept+0x8c>
                LMIC.rejoinCnt++;
 8003748:	4b7b      	ldr	r3, [pc, #492]	@ (8003938 <processJoinAccept+0x26c>)
 800374a:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 800374e:	3301      	adds	r3, #1
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4b79      	ldr	r3, [pc, #484]	@ (8003938 <processJoinAccept+0x26c>)
 8003754:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
            reportEvent(EV_REJOIN_FAILED);
 8003758:	2009      	movs	r0, #9
 800375a:	f7ff faa1 	bl	8002ca0 <reportEvent>
            return 1;
 800375e:	2301      	movs	r3, #1
 8003760:	e0e6      	b.n	8003930 <processJoinAccept+0x264>
        LMIC.opmode &= ~OP_TXRXPEND;
 8003762:	4b75      	ldr	r3, [pc, #468]	@ (8003938 <processJoinAccept+0x26c>)
 8003764:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003768:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800376c:	b29a      	uxth	r2, r3
 800376e:	4b72      	ldr	r3, [pc, #456]	@ (8003938 <processJoinAccept+0x26c>)
 8003770:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        ostime_t delay = nextJoinState();
 8003774:	f7ff fa22 	bl	8002bbc <nextJoinState>
 8003778:	6078      	str	r0, [r7, #4]
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 800377a:	f001 fc1b 	bl	8004fb4 <os_getTime>
 800377e:	4602      	mov	r2, r0
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	18d1      	adds	r1, r2, r3
                            (delay&1) != 0
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f003 0301 	and.w	r3, r3, #1
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <processJoinAccept+0xc6>
 800378e:	4b6b      	ldr	r3, [pc, #428]	@ (800393c <processJoinAccept+0x270>)
 8003790:	e000      	b.n	8003794 <processJoinAccept+0xc8>
 8003792:	4b6b      	ldr	r3, [pc, #428]	@ (8003940 <processJoinAccept+0x274>)
 8003794:	461a      	mov	r2, r3
 8003796:	486b      	ldr	r0, [pc, #428]	@ (8003944 <processJoinAccept+0x278>)
 8003798:	f001 fc76 	bl	8005088 <os_setTimedCallback>
        return 1;
 800379c:	2301      	movs	r3, #1
 800379e:	e0c7      	b.n	8003930 <processJoinAccept+0x264>
    u1_t hdr  = LMIC.frame[0];
 80037a0:	4b65      	ldr	r3, [pc, #404]	@ (8003938 <processJoinAccept+0x26c>)
 80037a2:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 80037a6:	757b      	strb	r3, [r7, #21]
    u1_t dlen = LMIC.dataLen;
 80037a8:	4b63      	ldr	r3, [pc, #396]	@ (8003938 <processJoinAccept+0x26c>)
 80037aa:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80037ae:	75fb      	strb	r3, [r7, #23]
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
 80037b0:	7dfb      	ldrb	r3, [r7, #23]
 80037b2:	3b04      	subs	r3, #4
 80037b4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80037b8:	4a5f      	ldr	r2, [pc, #380]	@ (8003938 <processJoinAccept+0x26c>)
 80037ba:	4413      	add	r3, r2
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe fa1b 	bl	8001bf8 <os_rlsbf4>
 80037c2:	6138      	str	r0, [r7, #16]
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
 80037c4:	7dfb      	ldrb	r3, [r7, #23]
 80037c6:	2b11      	cmp	r3, #17
 80037c8:	d002      	beq.n	80037d0 <processJoinAccept+0x104>
 80037ca:	7dfb      	ldrb	r3, [r7, #23]
 80037cc:	2b21      	cmp	r3, #33	@ 0x21
 80037ce:	d104      	bne.n	80037da <processJoinAccept+0x10e>
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
 80037d0:	7d7b      	ldrb	r3, [r7, #21]
 80037d2:	f003 03e3 	and.w	r3, r3, #227	@ 0xe3
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	d00b      	beq.n	80037f2 <processJoinAccept+0x126>
      badframe:
 80037da:	bf00      	nop
 80037dc:	e000      	b.n	80037e0 <processJoinAccept+0x114>
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
 80037de:	bf00      	nop
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 80037e0:	4b55      	ldr	r3, [pc, #340]	@ (8003938 <processJoinAccept+0x26c>)
 80037e2:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d08d      	beq.n	800370a <processJoinAccept+0x3e>
            return 0;
 80037ee:	2300      	movs	r3, #0
 80037f0:	e09e      	b.n	8003930 <processJoinAccept+0x264>
    aes_encrypt(LMIC.frame+1, dlen-1);
 80037f2:	4a55      	ldr	r2, [pc, #340]	@ (8003948 <processJoinAccept+0x27c>)
 80037f4:	7dfb      	ldrb	r3, [r7, #23]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	4619      	mov	r1, r3
 80037fa:	4610      	mov	r0, r2
 80037fc:	f7fe fb9e 	bl	8001f3c <aes_encrypt>
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
 8003800:	7dfb      	ldrb	r3, [r7, #23]
 8003802:	3b04      	subs	r3, #4
 8003804:	4619      	mov	r1, r3
 8003806:	4851      	ldr	r0, [pc, #324]	@ (800394c <processJoinAccept+0x280>)
 8003808:	f7fe fb76 	bl	8001ef8 <aes_verifyMic0>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0e5      	beq.n	80037de <processJoinAccept+0x112>
    }

    u4_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
 8003812:	4b4f      	ldr	r3, [pc, #316]	@ (8003950 <processJoinAccept+0x284>)
 8003814:	4618      	mov	r0, r3
 8003816:	f7fe f9ef 	bl	8001bf8 <os_rlsbf4>
 800381a:	60f8      	str	r0, [r7, #12]
    LMIC.devaddr = addr;
 800381c:	4a46      	ldr	r2, [pc, #280]	@ (8003938 <processJoinAccept+0x26c>)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 8003824:	484b      	ldr	r0, [pc, #300]	@ (8003954 <processJoinAccept+0x288>)
 8003826:	f7fe f9e7 	bl	8001bf8 <os_rlsbf4>
 800382a:	4603      	mov	r3, r0
 800382c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003830:	4a41      	ldr	r2, [pc, #260]	@ (8003938 <processJoinAccept+0x26c>)
 8003832:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

#if defined(CFG_eu868)
    initDefaultChannels(0);
 8003836:	2000      	movs	r0, #0
 8003838:	f7fe ff12 	bl	8002660 <initDefaultChannels>
#endif
    if( dlen > LEN_JA ) {
 800383c:	7dfb      	ldrb	r3, [r7, #23]
 800383e:	2b11      	cmp	r3, #17
 8003840:	d920      	bls.n	8003884 <processJoinAccept+0x1b8>
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
 8003842:	230d      	movs	r3, #13
 8003844:	75fb      	strb	r3, [r7, #23]
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003846:	2303      	movs	r3, #3
 8003848:	75bb      	strb	r3, [r7, #22]
 800384a:	e018      	b.n	800387e <processJoinAccept+0x1b2>
            u4_t freq = convFreq(&LMIC.frame[dlen]);
 800384c:	7dfb      	ldrb	r3, [r7, #23]
 800384e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003852:	4a39      	ldr	r2, [pc, #228]	@ (8003938 <processJoinAccept+0x26c>)
 8003854:	4413      	add	r3, r2
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff f802 	bl	8002860 <convFreq>
 800385c:	60b8      	str	r0, [r7, #8]
            if( freq )
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d006      	beq.n	8003872 <processJoinAccept+0x1a6>
                LMIC_setupChannel(chidx, freq, 0, -1);
 8003864:	7db8      	ldrb	r0, [r7, #22]
 8003866:	f04f 33ff 	mov.w	r3, #4294967295
 800386a:	2200      	movs	r2, #0
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	f7fe ff7d 	bl	800276c <LMIC_setupChannel>
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003872:	7dbb      	ldrb	r3, [r7, #22]
 8003874:	3301      	adds	r3, #1
 8003876:	75bb      	strb	r3, [r7, #22]
 8003878:	7dfb      	ldrb	r3, [r7, #23]
 800387a:	3303      	adds	r3, #3
 800387c:	75fb      	strb	r3, [r7, #23]
 800387e:	7dbb      	ldrb	r3, [r7, #22]
 8003880:	2b07      	cmp	r3, #7
 8003882:	d9e3      	bls.n	800384c <processJoinAccept+0x180>
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
 8003884:	4b2c      	ldr	r3, [pc, #176]	@ (8003938 <processJoinAccept+0x26c>)
 8003886:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 800388a:	3b01      	subs	r3, #1
 800388c:	b298      	uxth	r0, r3
 800388e:	4b32      	ldr	r3, [pc, #200]	@ (8003958 <processJoinAccept+0x28c>)
 8003890:	4a32      	ldr	r2, [pc, #200]	@ (800395c <processJoinAccept+0x290>)
 8003892:	492d      	ldr	r1, [pc, #180]	@ (8003948 <processJoinAccept+0x27c>)
 8003894:	f7fe fbac 	bl	8001ff0 <aes_sessKeys>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
 8003898:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <processJoinAccept+0x26c>)
 800389a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800389e:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <processJoinAccept+0x1de>
 80038a6:	f7fd ffdb 	bl	8001860 <hal_failed>
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 80038aa:	4b23      	ldr	r3, [pc, #140]	@ (8003938 <processJoinAccept+0x26c>)
 80038ac:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80038b0:	f003 0320 	and.w	r3, r3, #32
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00e      	beq.n	80038d6 <processJoinAccept+0x20a>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 80038b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003938 <processJoinAccept+0x26c>)
 80038ba:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80038be:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <processJoinAccept+0x26c>)
 80038c0:	f892 20b2 	ldrb.w	r2, [r2, #178]	@ 0xb2
 80038c4:	4611      	mov	r1, r2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe f968 	bl	8001b9c <lowerDR>
 80038cc:	4603      	mov	r3, r0
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b19      	ldr	r3, [pc, #100]	@ (8003938 <processJoinAccept+0x26c>)
 80038d2:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
 80038d6:	4b18      	ldr	r3, [pc, #96]	@ (8003938 <processJoinAccept+0x26c>)
 80038d8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80038dc:	f423 7329 	bic.w	r3, r3, #676	@ 0x2a4
 80038e0:	f023 0302 	bic.w	r3, r3, #2
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	4b14      	ldr	r3, [pc, #80]	@ (8003938 <processJoinAccept+0x26c>)
 80038e8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.txCnt = 0;
 80038ec:	4b12      	ldr	r3, [pc, #72]	@ (8003938 <processJoinAccept+0x26c>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    stateJustJoined();
 80038f4:	f7ff f9f2 	bl	8002cdc <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 80038f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003938 <processJoinAccept+0x26c>)
 80038fa:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	b2da      	uxtb	r2, r3
 8003904:	4b0c      	ldr	r3, [pc, #48]	@ (8003938 <processJoinAccept+0x26c>)
 8003906:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 800390a:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <processJoinAccept+0x26c>)
 800390c:	f893 2154 	ldrb.w	r2, [r3, #340]	@ 0x154
 8003910:	4b09      	ldr	r3, [pc, #36]	@ (8003938 <processJoinAccept+0x26c>)
 8003912:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;   
 8003916:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <processJoinAccept+0x26c>)
 8003918:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800391c:	2b00      	cmp	r3, #0
 800391e:	d103      	bne.n	8003928 <processJoinAccept+0x25c>
 8003920:	4b05      	ldr	r3, [pc, #20]	@ (8003938 <processJoinAccept+0x26c>)
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    reportEvent(EV_JOINED);
 8003928:	2006      	movs	r0, #6
 800392a:	f7ff f9b9 	bl	8002ca0 <reportEvent>
    return 1;
 800392e:	2301      	movs	r3, #1
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000298 	.word	0x20000298
 800393c:	080036b5 	.word	0x080036b5
 8003940:	08002c8d 	.word	0x08002c8d
 8003944:	200002ac 	.word	0x200002ac
 8003948:	200003e1 	.word	0x200003e1
 800394c:	200003e0 	.word	0x200003e0
 8003950:	200003e7 	.word	0x200003e7
 8003954:	200003e4 	.word	0x200003e4
 8003958:	2000039c 	.word	0x2000039c
 800395c:	2000038c 	.word	0x2000038c

08003960 <processRx2Jacc>:


static void processRx2Jacc (xref2osjob_t osjob) {
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 )
 8003968:	4b07      	ldr	r3, [pc, #28]	@ (8003988 <processRx2Jacc+0x28>)
 800396a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800396e:	2b00      	cmp	r3, #0
 8003970:	d103      	bne.n	800397a <processRx2Jacc+0x1a>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8003972:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <processRx2Jacc+0x28>)
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    processJoinAccept();
 800397a:	f7ff fea7 	bl	80036cc <processJoinAccept>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20000298 	.word	0x20000298

0800398c <setupRx2Jacc>:


static void setupRx2Jacc (xref2osjob_t osjob) {
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 8003994:	4b04      	ldr	r3, [pc, #16]	@ (80039a8 <setupRx2Jacc+0x1c>)
 8003996:	4a05      	ldr	r2, [pc, #20]	@ (80039ac <setupRx2Jacc+0x20>)
 8003998:	61da      	str	r2, [r3, #28]
    setupRx2();
 800399a:	f7ff fdcf 	bl	800353c <setupRx2>
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000298 	.word	0x20000298
 80039ac:	08003961 	.word	0x08003961

080039b0 <processRx1Jacc>:


static void processRx1Jacc (xref2osjob_t osjob) {
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processJoinAccept() )
 80039b8:	4b08      	ldr	r3, [pc, #32]	@ (80039dc <processRx1Jacc+0x2c>)
 80039ba:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d004      	beq.n	80039cc <processRx1Jacc+0x1c>
 80039c2:	f7ff fe83 	bl	80036cc <processJoinAccept>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d103      	bne.n	80039d4 <processRx1Jacc+0x24>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
 80039cc:	4904      	ldr	r1, [pc, #16]	@ (80039e0 <processRx1Jacc+0x30>)
 80039ce:	4805      	ldr	r0, [pc, #20]	@ (80039e4 <processRx1Jacc+0x34>)
 80039d0:	f7ff fdd4 	bl	800357c <schedRx2>
}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20000298 	.word	0x20000298
 80039e0:	0800398d 	.word	0x0800398d
 80039e4:	0002ee00 	.word	0x0002ee00

080039e8 <setupRx1Jacc>:


static void setupRx1Jacc (xref2osjob_t osjob) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1Jacc));
 80039f0:	4803      	ldr	r0, [pc, #12]	@ (8003a00 <setupRx1Jacc+0x18>)
 80039f2:	f7ff fdeb 	bl	80035cc <setupRx1>
}
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	080039b1 	.word	0x080039b1

08003a04 <jreqDone>:


static void jreqDone (xref2osjob_t osjob) {
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 8003a0c:	4903      	ldr	r1, [pc, #12]	@ (8003a1c <jreqDone+0x18>)
 8003a0e:	4804      	ldr	r0, [pc, #16]	@ (8003a20 <jreqDone+0x1c>)
 8003a10:	f7ff fdfe 	bl	8003610 <txDone>
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	080039e9 	.word	0x080039e9
 8003a20:	00027100 	.word	0x00027100

08003a24 <processRx2DnDataDelay>:
// ======================================== Data frames

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay (xref2osjob_t osjob) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
    processDnData();
 8003a2c:	f000 fbc6 	bl	80041bc <processDnData>
}
 8003a30:	bf00      	nop
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <processRx2DnData>:

static void processRx2DnData (xref2osjob_t osjob) {
 8003a38:	b590      	push	{r4, r7, lr}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 ) {
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <processRx2DnData+0x48>)
 8003a42:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d115      	bne.n	8003a76 <processRx2DnData+0x3e>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <processRx2DnData+0x48>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
 8003a52:	f001 faaf 	bl	8004fb4 <os_getTime>
 8003a56:	4603      	mov	r3, r0
 8003a58:	f503 34bb 	add.w	r4, r3, #95744	@ 0x17600
 8003a5c:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8003a60:	2002      	movs	r0, #2
 8003a62:	f7fe fd4f 	bl	8002504 <rndDelay>
 8003a66:	4603      	mov	r3, r0
        os_setTimedCallback(&LMIC.osjob,
 8003a68:	4423      	add	r3, r4
 8003a6a:	4a06      	ldr	r2, [pc, #24]	@ (8003a84 <processRx2DnData+0x4c>)
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4806      	ldr	r0, [pc, #24]	@ (8003a88 <processRx2DnData+0x50>)
 8003a70:	f001 fb0a 	bl	8005088 <os_setTimedCallback>
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
 8003a74:	e001      	b.n	8003a7a <processRx2DnData+0x42>
    }
    processDnData();
 8003a76:	f000 fba1 	bl	80041bc <processDnData>
}
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd90      	pop	{r4, r7, pc}
 8003a80:	20000298 	.word	0x20000298
 8003a84:	08003a25 	.word	0x08003a25
 8003a88:	200002ac 	.word	0x200002ac

08003a8c <setupRx2DnData>:


static void setupRx2DnData (xref2osjob_t osjob) {
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 8003a94:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <setupRx2DnData+0x1c>)
 8003a96:	4a05      	ldr	r2, [pc, #20]	@ (8003aac <setupRx2DnData+0x20>)
 8003a98:	61da      	str	r2, [r3, #28]
    setupRx2();
 8003a9a:	f7ff fd4f 	bl	800353c <setupRx2>
}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	20000298 	.word	0x20000298
 8003aac:	08003a39 	.word	0x08003a39

08003ab0 <processRx1DnData>:


static void processRx1DnData (xref2osjob_t osjob) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processDnData() )
 8003ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <processRx1DnData+0x40>)
 8003aba:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d004      	beq.n	8003acc <processRx1DnData+0x1c>
 8003ac2:	f000 fb7b 	bl	80041bc <processDnData>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10c      	bne.n	8003ae6 <processRx1DnData+0x36>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
 8003acc:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <processRx1DnData+0x40>)
 8003ace:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003ada:	fb02 f303 	mul.w	r3, r2, r3
 8003ade:	4905      	ldr	r1, [pc, #20]	@ (8003af4 <processRx1DnData+0x44>)
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fd4b 	bl	800357c <schedRx2>
}
 8003ae6:	bf00      	nop
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20000298 	.word	0x20000298
 8003af4:	08003a8d 	.word	0x08003a8d

08003af8 <setupRx1DnData>:


static void setupRx1DnData (xref2osjob_t osjob) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1DnData));
 8003b00:	4803      	ldr	r0, [pc, #12]	@ (8003b10 <setupRx1DnData+0x18>)
 8003b02:	f7ff fd63 	bl	80035cc <setupRx1>
}
 8003b06:	bf00      	nop
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	08003ab1 	.word	0x08003ab1

08003b14 <updataDone>:


static void updataDone (xref2osjob_t osjob) {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 8003b1c:	4b07      	ldr	r3, [pc, #28]	@ (8003b3c <updataDone+0x28>)
 8003b1e:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003b22:	461a      	mov	r2, r3
 8003b24:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	4904      	ldr	r1, [pc, #16]	@ (8003b40 <updataDone+0x2c>)
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff fd6e 	bl	8003610 <txDone>
}
 8003b34:	bf00      	nop
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000298 	.word	0x20000298
 8003b40:	08003af9 	.word	0x08003af9

08003b44 <buildDataFrame>:

// ======================================== 


static void buildDataFrame (void) {
 8003b44:	b590      	push	{r4, r7, lr}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af02      	add	r7, sp, #8
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
 8003b4a:	4ba3      	ldr	r3, [pc, #652]	@ (8003dd8 <buildDataFrame+0x294>)
 8003b4c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003b50:	f003 0318 	and.w	r3, r3, #24
 8003b54:	2b10      	cmp	r3, #16
 8003b56:	bf14      	ite	ne
 8003b58:	2301      	movne	r3, #1
 8003b5a:	2300      	moveq	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	73fb      	strb	r3, [r7, #15]
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <buildDataFrame+0x2a>
 8003b66:	4b9c      	ldr	r3, [pc, #624]	@ (8003dd8 <buildDataFrame+0x294>)
 8003b68:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003b6c:	e000      	b.n	8003b70 <buildDataFrame+0x2c>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	71bb      	strb	r3, [r7, #6]

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
 8003b72:	2308      	movs	r3, #8
 8003b74:	60bb      	str	r3, [r7, #8]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
 8003b76:	4b98      	ldr	r3, [pc, #608]	@ (8003dd8 <buildDataFrame+0x294>)
 8003b78:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	f240 4302 	movw	r3, #1026	@ 0x402
 8003b82:	4013      	ands	r3, r2
 8003b84:	f240 4202 	movw	r2, #1026	@ 0x402
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d11c      	bne.n	8003bc6 <buildDataFrame+0x82>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
 8003b8c:	4a92      	ldr	r2, [pc, #584]	@ (8003dd8 <buildDataFrame+0x294>)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003b96:	2210      	movs	r2, #16
 8003b98:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
 8003b9a:	4b8f      	ldr	r3, [pc, #572]	@ (8003dd8 <buildDataFrame+0x294>)
 8003b9c:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003ba0:	b25a      	sxtb	r2, r3
 8003ba2:	4b8d      	ldr	r3, [pc, #564]	@ (8003dd8 <buildDataFrame+0x294>)
 8003ba4:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	b25b      	sxtb	r3, r3
 8003bac:	4313      	orrs	r3, r2
 8003bae:	b25a      	sxtb	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	b2d1      	uxtb	r1, r2
 8003bb6:	4a88      	ldr	r2, [pc, #544]	@ (8003dd8 <buildDataFrame+0x294>)
 8003bb8:	4413      	add	r3, r2
 8003bba:	460a      	mov	r2, r1
 8003bbc:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	3302      	adds	r3, #2
 8003bc4:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.dutyCapAns ) {
 8003bc6:	4b84      	ldr	r3, [pc, #528]	@ (8003dd8 <buildDataFrame+0x294>)
 8003bc8:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00d      	beq.n	8003bec <buildDataFrame+0xa8>
        LMIC.frame[end] = MCMD_DCAP_ANS;
 8003bd0:	4a81      	ldr	r2, [pc, #516]	@ (8003dd8 <buildDataFrame+0x294>)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003bda:	2204      	movs	r2, #4
 8003bdc:	701a      	strb	r2, [r3, #0]
        end += 1;
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3301      	adds	r3, #1
 8003be2:	60bb      	str	r3, [r7, #8]
        LMIC.dutyCapAns = 0;
 8003be4:	4b7c      	ldr	r3, [pc, #496]	@ (8003dd8 <buildDataFrame+0x294>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    }
    if( LMIC.dn2Ans ) {
 8003bec:	4b7a      	ldr	r3, [pc, #488]	@ (8003dd8 <buildDataFrame+0x294>)
 8003bee:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d01a      	beq.n	8003c2c <buildDataFrame+0xe8>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
 8003bf6:	4a78      	ldr	r2, [pc, #480]	@ (8003dd8 <buildDataFrame+0x294>)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003c00:	2205      	movs	r2, #5
 8003c02:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 8003c04:	4b74      	ldr	r3, [pc, #464]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c06:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	f002 0203 	and.w	r2, r2, #3
 8003c12:	b2d1      	uxtb	r1, r2
 8003c14:	4a70      	ldr	r2, [pc, #448]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c16:	4413      	add	r3, r2
 8003c18:	460a      	mov	r2, r1
 8003c1a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3302      	adds	r3, #2
 8003c22:	60bb      	str	r3, [r7, #8]
        LMIC.dn2Ans = 0;
 8003c24:	4b6c      	ldr	r3, [pc, #432]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    if( LMIC.devsAns ) {  // answer to device status
 8003c2c:	4b6a      	ldr	r3, [pc, #424]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c2e:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d021      	beq.n	8003c7a <buildDataFrame+0x136>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
 8003c36:	4a68      	ldr	r2, [pc, #416]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003c40:	2206      	movs	r2, #6
 8003c42:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = os_getBattLevel();
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	1c5c      	adds	r4, r3, #1
 8003c48:	f7fe f869 	bl	8001d1e <os_getBattLevel>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	4b61      	ldr	r3, [pc, #388]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c52:	4423      	add	r3, r4
 8003c54:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        LMIC.frame[end+2] = LMIC.margin;
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	3302      	adds	r3, #2
 8003c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c5e:	f892 1124 	ldrb.w	r1, [r2, #292]	@ 0x124
 8003c62:	4a5d      	ldr	r2, [pc, #372]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c64:	4413      	add	r3, r2
 8003c66:	460a      	mov	r2, r1
 8003c68:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 3;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	3303      	adds	r3, #3
 8003c70:	60bb      	str	r3, [r7, #8]
        LMIC.devsAns = 0;
 8003c72:	4b59      	ldr	r3, [pc, #356]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
 8003c7a:	4b57      	ldr	r3, [pc, #348]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c7c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d01a      	beq.n	8003cba <buildDataFrame+0x176>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
 8003c84:	4a54      	ldr	r2, [pc, #336]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003c8e:	2203      	movs	r2, #3
 8003c90:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 8003c92:	4b51      	ldr	r3, [pc, #324]	@ (8003dd8 <buildDataFrame+0x294>)
 8003c94:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	f002 0207 	and.w	r2, r2, #7
 8003ca0:	b2d1      	uxtb	r1, r2
 8003ca2:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd8 <buildDataFrame+0x294>)
 8003ca4:	4413      	add	r3, r2
 8003ca6:	460a      	mov	r2, r1
 8003ca8:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	3302      	adds	r3, #2
 8003cb0:	60bb      	str	r3, [r7, #8]
        LMIC.ladrAns = 0;
 8003cb2:	4b49      	ldr	r3, [pc, #292]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    }
    if( LMIC.bcninfoTries > 0 ) {
 8003cba:	4b47      	ldr	r3, [pc, #284]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cbc:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d009      	beq.n	8003cd8 <buildDataFrame+0x194>
        LMIC.frame[end] = MCMD_BCNI_REQ;
 8003cc4:	4a44      	ldr	r2, [pc, #272]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	4413      	add	r3, r2
 8003cca:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003cce:	2212      	movs	r2, #18
 8003cd0:	701a      	strb	r2, [r3, #0]
        end += 1;
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.adrChanged ) {
 8003cd8:	4b3f      	ldr	r3, [pc, #252]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cda:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00c      	beq.n	8003cfc <buildDataFrame+0x1b8>
        if( LMIC.adrAckReq < 0 )
 8003ce2:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd8 <buildDataFrame+0x294>)
 8003ce4:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	da03      	bge.n	8003cf4 <buildDataFrame+0x1b0>
            LMIC.adrAckReq = 0;
 8003cec:	4b3a      	ldr	r3, [pc, #232]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.adrChanged = 0;
 8003cf4:	4b38      	ldr	r3, [pc, #224]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    }
    if( LMIC.pingSetAns != 0 ) {
 8003cfc:	4b36      	ldr	r3, [pc, #216]	@ (8003dd8 <buildDataFrame+0x294>)
 8003cfe:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d01a      	beq.n	8003d3c <buildDataFrame+0x1f8>
        LMIC.frame[end+0] = MCMD_PING_ANS;
 8003d06:	4a34      	ldr	r2, [pc, #208]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003d10:	2211      	movs	r2, #17
 8003d12:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 8003d14:	4b30      	ldr	r3, [pc, #192]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d16:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	f002 0201 	and.w	r2, r2, #1
 8003d22:	b2d1      	uxtb	r1, r2
 8003d24:	4a2c      	ldr	r2, [pc, #176]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d26:	4413      	add	r3, r2
 8003d28:	460a      	mov	r2, r1
 8003d2a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	3302      	adds	r3, #2
 8003d32:	60bb      	str	r3, [r7, #8]
        LMIC.pingSetAns = 0;
 8003d34:	4b28      	ldr	r3, [pc, #160]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    }
    if( LMIC.snchAns ) {
 8003d3c:	4b26      	ldr	r3, [pc, #152]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d3e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d01a      	beq.n	8003d7c <buildDataFrame+0x238>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
 8003d46:	4a24      	ldr	r2, [pc, #144]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003d50:	2207      	movs	r2, #7
 8003d52:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 8003d54:	4b20      	ldr	r3, [pc, #128]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d56:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	f002 0203 	and.w	r2, r2, #3
 8003d62:	b2d1      	uxtb	r1, r2
 8003d64:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d66:	4413      	add	r3, r2
 8003d68:	460a      	mov	r2, r1
 8003d6a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3302      	adds	r3, #2
 8003d72:	60bb      	str	r3, [r7, #8]
        LMIC.snchAns = 0;
 8003d74:	4b18      	ldr	r3, [pc, #96]	@ (8003dd8 <buildDataFrame+0x294>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    }
    ASSERT(end <= OFF_DAT_OPTS+16);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2b18      	cmp	r3, #24
 8003d80:	dd01      	ble.n	8003d86 <buildDataFrame+0x242>
 8003d82:	f7fd fd6d 	bl	8001860 <hal_failed>

    u1_t flen = end + (txdata ? 5+dlen : 4);
 8003d86:	7bfb      	ldrb	r3, [r7, #15]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <buildDataFrame+0x250>
 8003d8c:	79bb      	ldrb	r3, [r7, #6]
 8003d8e:	3305      	adds	r3, #5
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	e000      	b.n	8003d96 <buildDataFrame+0x252>
 8003d94:	2304      	movs	r3, #4
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	4413      	add	r3, r2
 8003d9c:	71fb      	strb	r3, [r7, #7]
    if( flen > MAX_LEN_FRAME ) {
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
 8003da0:	2b40      	cmp	r3, #64	@ 0x40
 8003da2:	d905      	bls.n	8003db0 <buildDataFrame+0x26c>
        // Options and payload too big - delay payload
        txdata = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
        flen = end+4;
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	3304      	adds	r3, #4
 8003dae:	71fb      	strb	r3, [r7, #7]
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 8003db0:	4b09      	ldr	r3, [pc, #36]	@ (8003dd8 <buildDataFrame+0x294>)
 8003db2:	2240      	movs	r2, #64	@ 0x40
 8003db4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8003db8:	4b07      	ldr	r3, [pc, #28]	@ (8003dd8 <buildDataFrame+0x294>)
 8003dba:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8003dbe:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <buildDataFrame+0x294>)
 8003dc0:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	4a03      	ldr	r2, [pc, #12]	@ (8003dd8 <buildDataFrame+0x294>)
 8003dcc:	f992 2121 	ldrsb.w	r2, [r2, #289]	@ 0x121
 8003dd0:	2a00      	cmp	r2, #0
 8003dd2:	db03      	blt.n	8003ddc <buildDataFrame+0x298>
 8003dd4:	2240      	movs	r2, #64	@ 0x40
 8003dd6:	e002      	b.n	8003dde <buildDataFrame+0x29a>
 8003dd8:	20000298 	.word	0x20000298
 8003ddc:	2200      	movs	r2, #0
 8003dde:	4313      	orrs	r3, r2
 8003de0:	b25a      	sxtb	r2, r3
                              | (end-OFF_DAT_OPTS));
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	3b08      	subs	r3, #8
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	b25b      	sxtb	r3, r3
 8003dec:	4313      	orrs	r3, r2
 8003dee:	b25b      	sxtb	r3, r3
 8003df0:	b2da      	uxtb	r2, r3
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8003df2:	4b40      	ldr	r3, [pc, #256]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003df4:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
 8003df8:	4a3f      	ldr	r2, [pc, #252]	@ (8003ef8 <buildDataFrame+0x3b4>)
 8003dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003dfc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003e00:	4619      	mov	r1, r3
 8003e02:	4610      	mov	r0, r2
 8003e04:	f7fd ff49 	bl	8001c9a <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
 8003e08:	4b3a      	ldr	r3, [pc, #232]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e0a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <buildDataFrame+0x2dc>
        LMIC.seqnoUp += 1;
 8003e12:	4b38      	ldr	r3, [pc, #224]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e14:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003e18:	3301      	adds	r3, #1
 8003e1a:	4a36      	ldr	r2, [pc, #216]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e1c:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (DRADJUST[LMIC.txCnt+1] << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
 8003e20:	4a36      	ldr	r2, [pc, #216]	@ (8003efc <buildDataFrame+0x3b8>)
 8003e22:	4b34      	ldr	r3, [pc, #208]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e24:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4610      	mov	r0, r2
 8003e32:	f7fd ff1b 	bl	8001c6c <os_wlsbf2>

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
 8003e36:	4b2f      	ldr	r3, [pc, #188]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120

    if( txdata ) {
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d03e      	beq.n	8003ec2 <buildDataFrame+0x37e>
        if( LMIC.pendTxConf ) {
 8003e44:	4b2b      	ldr	r3, [pc, #172]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e46:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00c      	beq.n	8003e68 <buildDataFrame+0x324>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 8003e4e:	4b29      	ldr	r3, [pc, #164]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e50:	2280      	movs	r2, #128	@ 0x80
 8003e52:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
 8003e56:	4b27      	ldr	r3, [pc, #156]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e58:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d103      	bne.n	8003e68 <buildDataFrame+0x324>
 8003e60:	4b24      	ldr	r3, [pc, #144]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
        }
        LMIC.frame[end] = LMIC.pendTxPort;
 8003e68:	4b22      	ldr	r3, [pc, #136]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e6a:	f893 10ba 	ldrb.w	r1, [r3, #186]	@ 0xba
 8003e6e:	4a21      	ldr	r2, [pc, #132]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003e78:	460a      	mov	r2, r1
 8003e7a:	701a      	strb	r2, [r3, #0]
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	4a1f      	ldr	r2, [pc, #124]	@ (8003f00 <buildDataFrame+0x3bc>)
 8003e82:	4413      	add	r3, r2
 8003e84:	79ba      	ldrb	r2, [r7, #6]
 8003e86:	491f      	ldr	r1, [pc, #124]	@ (8003f04 <buildDataFrame+0x3c0>)
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f007 faa1 	bl	800b3d0 <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003e8e:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003e90:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d101      	bne.n	8003e9c <buildDataFrame+0x358>
 8003e98:	481b      	ldr	r0, [pc, #108]	@ (8003f08 <buildDataFrame+0x3c4>)
 8003e9a:	e000      	b.n	8003e9e <buildDataFrame+0x35a>
 8003e9c:	481b      	ldr	r0, [pc, #108]	@ (8003f0c <buildDataFrame+0x3c8>)
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003ea0:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
                   LMIC.devaddr, LMIC.seqnoUp-1,
 8003ea4:	4b13      	ldr	r3, [pc, #76]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003ea6:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003eaa:	1e5c      	subs	r4, r3, #1
                   /*up*/0, LMIC.frame+end+1, dlen);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	3301      	adds	r3, #1
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003eb0:	4a13      	ldr	r2, [pc, #76]	@ (8003f00 <buildDataFrame+0x3bc>)
 8003eb2:	4413      	add	r3, r2
 8003eb4:	79ba      	ldrb	r2, [r7, #6]
 8003eb6:	9201      	str	r2, [sp, #4]
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	4622      	mov	r2, r4
 8003ebe:	f7fe f853 	bl	8001f68 <aes_cipher>
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
 8003ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003ec4:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8003ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003eca:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003ece:	1e5a      	subs	r2, r3, #1
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	3b04      	subs	r3, #4
 8003ed4:	9301      	str	r3, [sp, #4]
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <buildDataFrame+0x3bc>)
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	2300      	movs	r3, #0
 8003edc:	480a      	ldr	r0, [pc, #40]	@ (8003f08 <buildDataFrame+0x3c4>)
 8003ede:	f7fd ffc5 	bl	8001e6c <aes_appendMic>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
 8003ee2:	4a04      	ldr	r2, [pc, #16]	@ (8003ef4 <buildDataFrame+0x3b0>)
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	f882 3147 	strb.w	r3, [r2, #327]	@ 0x147
}
 8003eea:	bf00      	nop
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd90      	pop	{r4, r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20000298 	.word	0x20000298
 8003ef8:	200003e1 	.word	0x200003e1
 8003efc:	200003e6 	.word	0x200003e6
 8003f00:	200003e0 	.word	0x200003e0
 8003f04:	20000355 	.word	0x20000355
 8003f08:	2000038c 	.word	0x2000038c
 8003f0c:	2000039c 	.word	0x2000039c

08003f10 <onBcnRx>:


// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (xref2osjob_t job) {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
 8003f18:	2000      	movs	r0, #0
 8003f1a:	f001 fe71 	bl	8005c00 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8003f1e:	4823      	ldr	r0, [pc, #140]	@ (8003fac <onBcnRx+0x9c>)
 8003f20:	f001 f86e 	bl	8005000 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
 8003f24:	4b22      	ldr	r3, [pc, #136]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f26:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10c      	bne.n	8003f48 <onBcnRx+0x38>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 8003f2e:	4b20      	ldr	r3, [pc, #128]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f30:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f34:	f023 0303 	bic.w	r3, r3, #3
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f3c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        reportEvent(EV_SCAN_TIMEOUT);
 8003f40:	2001      	movs	r0, #1
 8003f42:	f7fe fead 	bl	8002ca0 <reportEvent>
        return;
 8003f46:	e02d      	b.n	8003fa4 <onBcnRx+0x94>
    }
    if( decodeBeacon() <= 0 ) {
 8003f48:	f7fe ff2e 	bl	8002da8 <decodeBeacon>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	dc0f      	bgt.n	8003f72 <onBcnRx+0x62>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
 8003f52:	4b17      	ldr	r3, [pc, #92]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        os_radio(RADIO_RXON);
 8003f5a:	2003      	movs	r0, #3
 8003f5c:	f001 fe50 	bl	8005c00 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
 8003f60:	4b13      	ldr	r3, [pc, #76]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f62:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003f66:	4a13      	ldr	r2, [pc, #76]	@ (8003fb4 <onBcnRx+0xa4>)
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4810      	ldr	r0, [pc, #64]	@ (8003fac <onBcnRx+0x9c>)
 8003f6c:	f001 f88c 	bl	8005088 <os_setTimedCallback>
        return;
 8003f70:	e018      	b.n	8003fa4 <onBcnRx+0x94>
    }
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
 8003f72:	2101      	movs	r1, #1
 8003f74:	200d      	movs	r0, #13
 8003f76:	f7fe f983 	bl	8002280 <calcBcnRxWindowFromMillis>
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 8003f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f7c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f80:	f023 0301 	bic.w	r3, r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f88:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
 8003f8c:	4b08      	ldr	r3, [pc, #32]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f8e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f92:	f043 0302 	orr.w	r3, r3, #2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <onBcnRx+0xa0>)
 8003f9a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 8003f9e:	2002      	movs	r0, #2
 8003fa0:	f7fe fe7e 	bl	8002ca0 <reportEvent>
}
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	200002ac 	.word	0x200002ac
 8003fb0:	20000298 	.word	0x20000298
 8003fb4:	08003f11 	.word	0x08003f11

08003fb8 <startScan>:
// Enable receiver to listen to incoming beacons
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
 8003fbc:	4b27      	ldr	r3, [pc, #156]	@ (800405c <startScan+0xa4>)
 8003fbe:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d006      	beq.n	8003fd4 <startScan+0x1c>
 8003fc6:	4b25      	ldr	r3, [pc, #148]	@ (800405c <startScan+0xa4>)
 8003fc8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <startScan+0x20>
 8003fd4:	f7fd fc44 	bl	8001860 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
 8003fd8:	4b20      	ldr	r3, [pc, #128]	@ (800405c <startScan+0xa4>)
 8003fda:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d137      	bne.n	8004056 <startScan+0x9e>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 8003fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <startScan+0xa4>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 8003fee:	4b1b      	ldr	r3, [pc, #108]	@ (800405c <startScan+0xa4>)
 8003ff0:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 8003ff4:	4b19      	ldr	r3, [pc, #100]	@ (800405c <startScan+0xa4>)
 8003ff6:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
 8003ffa:	4b18      	ldr	r3, [pc, #96]	@ (800405c <startScan+0xa4>)
 8003ffc:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8004000:	4b16      	ldr	r3, [pc, #88]	@ (800405c <startScan+0xa4>)
 8004002:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 8004006:	4b15      	ldr	r3, [pc, #84]	@ (800405c <startScan+0xa4>)
 8004008:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800400c:	f043 0301 	orr.w	r3, r3, #1
 8004010:	b29b      	uxth	r3, r3
 8004012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004016:	b29a      	uxth	r2, r3
 8004018:	4b10      	ldr	r3, [pc, #64]	@ (800405c <startScan+0xa4>)
 800401a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setBcnRxParams();
 800401e:	f7fe fd71 	bl	8002b04 <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
 8004022:	f000 ffc7 	bl	8004fb4 <os_getTime>
 8004026:	4603      	mov	r3, r0
 8004028:	f503 137b 	add.w	r3, r3, #4112384	@ 0x3ec000
 800402c:	f503 5374 	add.w	r3, r3, #15616	@ 0x3d00
 8004030:	4a0a      	ldr	r2, [pc, #40]	@ (800405c <startScan+0xa4>)
 8004032:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <startScan+0xa4>)
 8004038:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800403c:	4a07      	ldr	r2, [pc, #28]	@ (800405c <startScan+0xa4>)
 800403e:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <startScan+0xa4>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	4a06      	ldr	r2, [pc, #24]	@ (8004060 <startScan+0xa8>)
 8004046:	4619      	mov	r1, r3
 8004048:	4806      	ldr	r0, [pc, #24]	@ (8004064 <startScan+0xac>)
 800404a:	f001 f81d 	bl	8005088 <os_setTimedCallback>
    os_radio(RADIO_RXON);
 800404e:	2003      	movs	r0, #3
 8004050:	f001 fdd6 	bl	8005c00 <os_radio>
 8004054:	e000      	b.n	8004058 <startScan+0xa0>
        return;
 8004056:	bf00      	nop
}
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	20000298 	.word	0x20000298
 8004060:	08003f11 	.word	0x08003f11
 8004064:	200002ac 	.word	0x200002ac

08004068 <buildJoinRequest>:
//
// Join stuff
//
// ================================================================================

static void buildJoinRequest (u1_t ftype) {
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	71fb      	strb	r3, [r7, #7]
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    xref2u1_t d = LMIC.frame;
 8004072:	4b16      	ldr	r3, [pc, #88]	@ (80040cc <buildJoinRequest+0x64>)
 8004074:	60fb      	str	r3, [r7, #12]
    d[OFF_JR_HDR] = ftype;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	79fa      	ldrb	r2, [r7, #7]
 800407a:	701a      	strb	r2, [r3, #0]
    os_getArtEui(d + OFF_JR_ARTEUI);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3301      	adds	r3, #1
 8004080:	4618      	mov	r0, r3
 8004082:	f000 fd33 	bl	8004aec <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3309      	adds	r3, #9
 800408a:	4618      	mov	r0, r3
 800408c:	f000 fd42 	bl	8004b14 <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	3311      	adds	r3, #17
 8004094:	4a0e      	ldr	r2, [pc, #56]	@ (80040d0 <buildJoinRequest+0x68>)
 8004096:	f8b2 20f2 	ldrh.w	r2, [r2, #242]	@ 0xf2
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f7fd fde5 	bl	8001c6c <os_wlsbf2>
    aes_appendMic0(d, OFF_JR_MIC);
 80040a2:	2113      	movs	r1, #19
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f7fd ff09 	bl	8001ebc <aes_appendMic0>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
 80040aa:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <buildJoinRequest+0x68>)
 80040ac:	2217      	movs	r2, #23
 80040ae:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.devNonce++;
 80040b2:	4b07      	ldr	r3, [pc, #28]	@ (80040d0 <buildJoinRequest+0x68>)
 80040b4:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 80040b8:	3301      	adds	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	4b04      	ldr	r3, [pc, #16]	@ (80040d0 <buildJoinRequest+0x68>)
 80040be:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    DO_DEVDB(LMIC.devNonce,devNonce);
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200003e0 	.word	0x200003e0
 80040d0:	20000298 	.word	0x20000298

080040d4 <startJoining>:

static void startJoining (xref2osjob_t osjob) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
    reportEvent(EV_JOINING);
 80040dc:	2005      	movs	r0, #5
 80040de:	f7fe fddf 	bl	8002ca0 <reportEvent>
}
 80040e2:	bf00      	nop
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <LMIC_startJoining>:

// Start join procedure if not already joined.
bit_t LMIC_startJoining (void) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
    if( LMIC.devaddr == 0 ) {
 80040f0:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <LMIC_startJoining+0x88>)
 80040f2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d138      	bne.n	800416c <LMIC_startJoining+0x80>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
 80040fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004174 <LMIC_startJoining+0x88>)
 80040fc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004100:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <LMIC_startJoining+0x20>
 8004108:	f7fd fbaa 	bl	8001860 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
 800410c:	4b19      	ldr	r3, [pc, #100]	@ (8004174 <LMIC_startJoining+0x88>)
 800410e:	2200      	movs	r2, #0
 8004110:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
 8004114:	4b17      	ldr	r3, [pc, #92]	@ (8004174 <LMIC_startJoining+0x88>)
 8004116:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800411a:	f423 53c1 	bic.w	r3, r3, #6176	@ 0x1820
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	b29a      	uxth	r2, r3
 8004124:	4b13      	ldr	r3, [pc, #76]	@ (8004174 <LMIC_startJoining+0x88>)
 8004126:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
 800412a:	4b12      	ldr	r3, [pc, #72]	@ (8004174 <LMIC_startJoining+0x88>)
 800412c:	2200      	movs	r2, #0
 800412e:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
 8004132:	4b10      	ldr	r3, [pc, #64]	@ (8004174 <LMIC_startJoining+0x88>)
 8004134:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 8004138:	4b0e      	ldr	r3, [pc, #56]	@ (8004174 <LMIC_startJoining+0x88>)
 800413a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 800413e:	4b0d      	ldr	r3, [pc, #52]	@ (8004174 <LMIC_startJoining+0x88>)
 8004140:	f893 2144 	ldrb.w	r2, [r3, #324]	@ 0x144
 8004144:	4b0b      	ldr	r3, [pc, #44]	@ (8004174 <LMIC_startJoining+0x88>)
 8004146:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        initJoinLoop();
 800414a:	f7fe fd01 	bl	8002b50 <initJoinLoop>
        LMIC.opmode |= OP_JOINING;
 800414e:	4b09      	ldr	r3, [pc, #36]	@ (8004174 <LMIC_startJoining+0x88>)
 8004150:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004154:	f043 0304 	orr.w	r3, r3, #4
 8004158:	b29a      	uxth	r2, r3
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <LMIC_startJoining+0x88>)
 800415c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8004160:	4905      	ldr	r1, [pc, #20]	@ (8004178 <LMIC_startJoining+0x8c>)
 8004162:	4806      	ldr	r0, [pc, #24]	@ (800417c <LMIC_startJoining+0x90>)
 8004164:	f000 ff6a 	bl	800503c <os_setCallback>
        return 1;
 8004168:	2301      	movs	r3, #1
 800416a:	e000      	b.n	800416e <LMIC_startJoining+0x82>
    }
    return 0; // already joined
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20000298 	.word	0x20000298
 8004178:	080040d5 	.word	0x080040d5
 800417c:	200002ac 	.word	0x200002ac

08004180 <processPingRx>:
//
//
//
// ================================================================================

static void processPingRx (xref2osjob_t osjob) {
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen != 0 ) {
 8004188:	4b0b      	ldr	r3, [pc, #44]	@ (80041b8 <processPingRx+0x38>)
 800418a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00c      	beq.n	80041ac <processPingRx+0x2c>
        LMIC.txrxFlags = TXRX_PING;
 8004192:	4b09      	ldr	r3, [pc, #36]	@ (80041b8 <processPingRx+0x38>)
 8004194:	2204      	movs	r2, #4
 8004196:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( decodeFrame() ) {
 800419a:	f7fe fe99 	bl	8002ed0 <decodeFrame>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <processPingRx+0x2c>
            reportEvent(EV_RXCOMPLETE);
 80041a4:	200d      	movs	r0, #13
 80041a6:	f7fe fd7b 	bl	8002ca0 <reportEvent>
            return;
 80041aa:	e001      	b.n	80041b0 <processPingRx+0x30>
        }
    }
    // Pick next ping slot
    engineUpdate();
 80041ac:	f000 fa2a 	bl	8004604 <engineUpdate>
}
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000298 	.word	0x20000298

080041bc <processDnData>:


static bit_t processDnData (void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 80041c0:	4b76      	ldr	r3, [pc, #472]	@ (800439c <processDnData+0x1e0>)
 80041c2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80041c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <processDnData+0x16>
 80041ce:	f7fd fb47 	bl	8001860 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 80041d2:	4b72      	ldr	r3, [pc, #456]	@ (800439c <processDnData+0x1e0>)
 80041d4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f040 80ce 	bne.w	800437a <processDnData+0x1be>
      norx:
 80041de:	bf00      	nop
 80041e0:	e000      	b.n	80041e4 <processDnData+0x28>
        return 1;
    }
    if( !decodeFrame() ) {
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto norx;
 80041e2:	bf00      	nop
        if( LMIC.txCnt != 0 ) {
 80041e4:	4b6d      	ldr	r3, [pc, #436]	@ (800439c <processDnData+0x1e0>)
 80041e6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d038      	beq.n	8004260 <processDnData+0xa4>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
 80041ee:	4b6b      	ldr	r3, [pc, #428]	@ (800439c <processDnData+0x1e0>)
 80041f0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80041f4:	2b07      	cmp	r3, #7
 80041f6:	d82e      	bhi.n	8004256 <processDnData+0x9a>
                LMIC.txCnt += 1;
 80041f8:	4b68      	ldr	r3, [pc, #416]	@ (800439c <processDnData+0x1e0>)
 80041fa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80041fe:	3301      	adds	r3, #1
 8004200:	b2da      	uxtb	r2, r3
 8004202:	4b66      	ldr	r3, [pc, #408]	@ (800439c <processDnData+0x1e0>)
 8004204:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]), KEEP_TXPOW);
 8004208:	4b64      	ldr	r3, [pc, #400]	@ (800439c <processDnData+0x1e0>)
 800420a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800420e:	4a63      	ldr	r2, [pc, #396]	@ (800439c <processDnData+0x1e0>)
 8004210:	f892 2144 	ldrb.w	r2, [r2, #324]	@ 0x144
 8004214:	4611      	mov	r1, r2
 8004216:	4a62      	ldr	r2, [pc, #392]	@ (80043a0 <processDnData+0x1e4>)
 8004218:	5c52      	ldrb	r2, [r2, r1]
 800421a:	4611      	mov	r1, r2
 800421c:	4618      	mov	r0, r3
 800421e:	f7fd fcbd 	bl	8001b9c <lowerDR>
 8004222:	4603      	mov	r3, r0
 8004224:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8004228:	4619      	mov	r1, r3
 800422a:	2002      	movs	r0, #2
 800422c:	f7fe f9ea 	bl	8002604 <setDrTxpow>
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 8004230:	4b5a      	ldr	r3, [pc, #360]	@ (800439c <processDnData+0x1e0>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2103      	movs	r1, #3
 8004236:	4618      	mov	r0, r3
 8004238:	f7fe f9a2 	bl	8002580 <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
 800423c:	4b57      	ldr	r3, [pc, #348]	@ (800439c <processDnData+0x1e0>)
 800423e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004242:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004246:	b29a      	uxth	r2, r3
 8004248:	4b54      	ldr	r3, [pc, #336]	@ (800439c <processDnData+0x1e0>)
 800424a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                engineUpdate();
 800424e:	f000 f9d9 	bl	8004604 <engineUpdate>
                return 1;
 8004252:	2301      	movs	r3, #1
 8004254:	e09f      	b.n	8004396 <processDnData+0x1da>
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 8004256:	4b51      	ldr	r3, [pc, #324]	@ (800439c <processDnData+0x1e0>)
 8004258:	2260      	movs	r2, #96	@ 0x60
 800425a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 800425e:	e003      	b.n	8004268 <processDnData+0xac>
            LMIC.txrxFlags = TXRX_NOPORT;
 8004260:	4b4e      	ldr	r3, [pc, #312]	@ (800439c <processDnData+0x1e0>)
 8004262:	2220      	movs	r2, #32
 8004264:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8004268:	4b4c      	ldr	r3, [pc, #304]	@ (800439c <processDnData+0x1e0>)
 800426a:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800426e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8004272:	d009      	beq.n	8004288 <processDnData+0xcc>
            LMIC.adrAckReq += 1;
 8004274:	4b49      	ldr	r3, [pc, #292]	@ (800439c <processDnData+0x1e0>)
 8004276:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800427a:	b2db      	uxtb	r3, r3
 800427c:	3301      	adds	r3, #1
 800427e:	b2db      	uxtb	r3, r3
 8004280:	b25a      	sxtb	r2, r3
 8004282:	4b46      	ldr	r3, [pc, #280]	@ (800439c <processDnData+0x1e0>)
 8004284:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.dataBeg = LMIC.dataLen = 0;
 8004288:	4b44      	ldr	r3, [pc, #272]	@ (800439c <processDnData+0x1e0>)
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8004290:	4b42      	ldr	r3, [pc, #264]	@ (800439c <processDnData+0x1e0>)
 8004292:	f893 2147 	ldrb.w	r2, [r3, #327]	@ 0x147
 8004296:	4b41      	ldr	r3, [pc, #260]	@ (800439c <processDnData+0x1e0>)
 8004298:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 800429c:	e000      	b.n	80042a0 <processDnData+0xe4>
    }
    goto txcomplete;
 800429e:	bf00      	nop
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
 80042a0:	4b3e      	ldr	r3, [pc, #248]	@ (800439c <processDnData+0x1e0>)
 80042a2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042a6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	4b3b      	ldr	r3, [pc, #236]	@ (800439c <processDnData+0x1e0>)
 80042ae:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
 80042b2:	4b3a      	ldr	r3, [pc, #232]	@ (800439c <processDnData+0x1e0>)
 80042b4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d012      	beq.n	80042e6 <processDnData+0x12a>
 80042c0:	4b36      	ldr	r3, [pc, #216]	@ (800439c <processDnData+0x1e0>)
 80042c2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00b      	beq.n	80042e6 <processDnData+0x12a>
            LMIC.opmode &= ~OP_LINKDEAD;
 80042ce:	4b33      	ldr	r3, [pc, #204]	@ (800439c <processDnData+0x1e0>)
 80042d0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042d8:	b29a      	uxth	r2, r3
 80042da:	4b30      	ldr	r3, [pc, #192]	@ (800439c <processDnData+0x1e0>)
 80042dc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_ALIVE);
 80042e0:	200f      	movs	r0, #15
 80042e2:	f7fe fcdd 	bl	8002ca0 <reportEvent>
        reportEvent(EV_TXCOMPLETE);
 80042e6:	200a      	movs	r0, #10
 80042e8:	f7fe fcda 	bl	8002ca0 <reportEvent>
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
 80042ec:	4b2b      	ldr	r3, [pc, #172]	@ (800439c <processDnData+0x1e0>)
 80042ee:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 80042f2:	2b18      	cmp	r3, #24
 80042f4:	dd1c      	ble.n	8004330 <processDnData+0x174>
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
 80042f6:	4b29      	ldr	r3, [pc, #164]	@ (800439c <processDnData+0x1e0>)
 80042f8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fd fc1f 	bl	8001b40 <decDR>
 8004302:	4603      	mov	r3, r0
 8004304:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8004308:	4619      	mov	r1, r3
 800430a:	2003      	movs	r0, #3
 800430c:	f7fe f97a 	bl	8002604 <setDrTxpow>
            LMIC.adrAckReq = LINK_CHECK_CONT;
 8004310:	4b22      	ldr	r3, [pc, #136]	@ (800439c <processDnData+0x1e0>)
 8004312:	220c      	movs	r2, #12
 8004314:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
 8004318:	4b20      	ldr	r3, [pc, #128]	@ (800439c <processDnData+0x1e0>)
 800431a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800431e:	f443 5381 	orr.w	r3, r3, #4128	@ 0x1020
 8004322:	b29a      	uxth	r2, r3
 8004324:	4b1d      	ldr	r3, [pc, #116]	@ (800439c <processDnData+0x1e0>)
 8004326:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_DEAD);
 800432a:	200e      	movs	r0, #14
 800432c:	f7fe fcb8 	bl	8002ca0 <reportEvent>
        if( LMIC.bcninfoTries > 0 ) {
 8004330:	4b1a      	ldr	r3, [pc, #104]	@ (800439c <processDnData+0x1e0>)
 8004332:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004336:	2b00      	cmp	r3, #0
 8004338:	d01d      	beq.n	8004376 <processDnData+0x1ba>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
 800433a:	4b18      	ldr	r3, [pc, #96]	@ (800439c <processDnData+0x1e0>)
 800433c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d007      	beq.n	8004358 <processDnData+0x19c>
                reportEvent(EV_BEACON_FOUND);
 8004348:	2002      	movs	r0, #2
 800434a:	f7fe fca9 	bl	8002ca0 <reportEvent>
                LMIC.bcninfoTries = 0;
 800434e:	4b13      	ldr	r3, [pc, #76]	@ (800439c <processDnData+0x1e0>)
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004356:	e00e      	b.n	8004376 <processDnData+0x1ba>
            else if( --LMIC.bcninfoTries == 0 ) {
 8004358:	4b10      	ldr	r3, [pc, #64]	@ (800439c <processDnData+0x1e0>)
 800435a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800435e:	3b01      	subs	r3, #1
 8004360:	b2da      	uxtb	r2, r3
 8004362:	4b0e      	ldr	r3, [pc, #56]	@ (800439c <processDnData+0x1e0>)
 8004364:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004368:	4b0c      	ldr	r3, [pc, #48]	@ (800439c <processDnData+0x1e0>)
 800436a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <processDnData+0x1ba>
                startScan();   // NWK did not answer - try scan
 8004372:	f7ff fe21 	bl	8003fb8 <startScan>
        return 1;
 8004376:	2301      	movs	r3, #1
 8004378:	e00d      	b.n	8004396 <processDnData+0x1da>
    if( !decodeFrame() ) {
 800437a:	f7fe fda9 	bl	8002ed0 <decodeFrame>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d18c      	bne.n	800429e <processDnData+0xe2>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8004384:	4b05      	ldr	r3, [pc, #20]	@ (800439c <processDnData+0x1e0>)
 8004386:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	f43f af27 	beq.w	80041e2 <processDnData+0x26>
            return 0;
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000298 	.word	0x20000298
 80043a0:	0800c7f4 	.word	0x0800c7f4

080043a4 <processBeacon>:


static void processBeacon (xref2osjob_t osjob) {
 80043a4:	b590      	push	{r4, r7, lr}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
 80043ac:	4b81      	ldr	r3, [pc, #516]	@ (80045b4 <processBeacon+0x210>)
 80043ae:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80043b2:	60fb      	str	r3, [r7, #12]
    u1_t flags = LMIC.bcninfo.flags;
 80043b4:	4b7f      	ldr	r3, [pc, #508]	@ (80045b4 <processBeacon+0x210>)
 80043b6:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80043ba:	72fb      	strb	r3, [r7, #11]
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 80043bc:	4b7d      	ldr	r3, [pc, #500]	@ (80045b4 <processBeacon+0x210>)
 80043be:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 8087 	beq.w	80044d6 <processBeacon+0x132>
 80043c8:	f7fe fcee 	bl	8002da8 <decodeBeacon>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f340 8081 	ble.w	80044d6 <processBeacon+0x132>
        ev = EV_BEACON_TRACKED;
 80043d4:	2304      	movs	r3, #4
 80043d6:	75fb      	strb	r3, [r7, #23]
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
 80043d8:	7afb      	ldrb	r3, [r7, #11]
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d104      	bne.n	80043ec <processBeacon+0x48>
            // We don't have a previous beacon to calc some drift - assume
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
 80043e2:	2100      	movs	r1, #0
 80043e4:	200d      	movs	r0, #13
 80043e6:	f7fd ff4b 	bl	8002280 <calcBcnRxWindowFromMillis>
            goto rev;
 80043ea:	e0d2      	b.n	8004592 <processBeacon+0x1ee>
        }
        // We have a previous BEACON to calculate some drift
        s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	4b70      	ldr	r3, [pc, #448]	@ (80045b4 <processBeacon+0x210>)
 80043f2:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8004400:	b29b      	uxth	r3, r3
 8004402:	82bb      	strh	r3, [r7, #20]
        if( LMIC.missedBcns > 0 ) {
 8004404:	4b6b      	ldr	r3, [pc, #428]	@ (80045b4 <processBeacon+0x210>)
 8004406:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800440a:	2b00      	cmp	r3, #0
 800440c:	d013      	beq.n	8004436 <processBeacon+0x92>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
 800440e:	4b69      	ldr	r3, [pc, #420]	@ (80045b4 <processBeacon+0x210>)
 8004410:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8004414:	b29a      	uxth	r2, r3
 8004416:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800441a:	4966      	ldr	r1, [pc, #408]	@ (80045b4 <processBeacon+0x210>)
 800441c:	f9b1 10b4 	ldrsh.w	r1, [r1, #180]	@ 0xb4
 8004420:	1a59      	subs	r1, r3, r1
 8004422:	4b64      	ldr	r3, [pc, #400]	@ (80045b4 <processBeacon+0x210>)
 8004424:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004428:	3301      	adds	r3, #1
 800442a:	fb91 f3f3 	sdiv	r3, r1, r3
 800442e:	b29b      	uxth	r3, r3
 8004430:	4413      	add	r3, r2
 8004432:	b29b      	uxth	r3, r3
 8004434:	82bb      	strh	r3, [r7, #20]
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
 8004436:	4b5f      	ldr	r3, [pc, #380]	@ (80045b4 <processBeacon+0x210>)
 8004438:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d127      	bne.n	8004494 <processBeacon+0xf0>
            s2_t diff = LMIC.drift - drift;
 8004444:	4b5b      	ldr	r3, [pc, #364]	@ (80045b4 <processBeacon+0x210>)
 8004446:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800444a:	b29a      	uxth	r2, r3
 800444c:	8abb      	ldrh	r3, [r7, #20]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	b29b      	uxth	r3, r3
 8004452:	827b      	strh	r3, [r7, #18]
            if( diff < 0 ) diff = -diff;
 8004454:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004458:	2b00      	cmp	r3, #0
 800445a:	da03      	bge.n	8004464 <processBeacon+0xc0>
 800445c:	8a7b      	ldrh	r3, [r7, #18]
 800445e:	425b      	negs	r3, r3
 8004460:	b29b      	uxth	r3, r3
 8004462:	827b      	strh	r3, [r7, #18]
            LMIC.lastDriftDiff = diff;
 8004464:	4a53      	ldr	r2, [pc, #332]	@ (80045b4 <processBeacon+0x210>)
 8004466:	8a7b      	ldrh	r3, [r7, #18]
 8004468:	f8a2 30b6 	strh.w	r3, [r2, #182]	@ 0xb6
            if( LMIC.maxDriftDiff < diff )
 800446c:	4b51      	ldr	r3, [pc, #324]	@ (80045b4 <processBeacon+0x210>)
 800446e:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 8004472:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004476:	429a      	cmp	r2, r3
 8004478:	dd03      	ble.n	8004482 <processBeacon+0xde>
                LMIC.maxDriftDiff = diff;
 800447a:	4a4e      	ldr	r2, [pc, #312]	@ (80045b4 <processBeacon+0x210>)
 800447c:	8a7b      	ldrh	r3, [r7, #18]
 800447e:	f8a2 30b8 	strh.w	r3, [r2, #184]	@ 0xb8
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 8004482:	4b4c      	ldr	r3, [pc, #304]	@ (80045b4 <processBeacon+0x210>)
 8004484:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004488:	f023 0308 	bic.w	r3, r3, #8
 800448c:	b2da      	uxtb	r2, r3
 800448e:	4b49      	ldr	r3, [pc, #292]	@ (80045b4 <processBeacon+0x210>)
 8004490:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        }
        LMIC.drift = drift;
 8004494:	4a47      	ldr	r2, [pc, #284]	@ (80045b4 <processBeacon+0x210>)
 8004496:	8abb      	ldrh	r3, [r7, #20]
 8004498:	f8a2 30b4 	strh.w	r3, [r2, #180]	@ 0xb4
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
 800449c:	4b45      	ldr	r3, [pc, #276]	@ (80045b4 <processBeacon+0x210>)
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 80044a4:	4b43      	ldr	r3, [pc, #268]	@ (80045b4 <processBeacon+0x210>)
 80044a6:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 80044aa:	4b42      	ldr	r3, [pc, #264]	@ (80045b4 <processBeacon+0x210>)
 80044ac:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 80044b0:	4b40      	ldr	r3, [pc, #256]	@ (80045b4 <processBeacon+0x210>)
 80044b2:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80044b6:	f023 0304 	bic.w	r3, r3, #4
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	4b3d      	ldr	r3, [pc, #244]	@ (80045b4 <processBeacon+0x210>)
 80044be:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
 80044c2:	4b3c      	ldr	r3, [pc, #240]	@ (80045b4 <processBeacon+0x210>)
 80044c4:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d14c      	bne.n	800456a <processBeacon+0x1c6>
 80044d0:	f7fd f9c6 	bl	8001860 <hal_failed>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 80044d4:	e049      	b.n	800456a <processBeacon+0x1c6>
    } else {
        ev = EV_BEACON_MISSED;
 80044d6:	2303      	movs	r3, #3
 80044d8:	75fb      	strb	r3, [r7, #23]
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 80044da:	4b36      	ldr	r3, [pc, #216]	@ (80045b4 <processBeacon+0x210>)
 80044dc:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 80044e0:	4b34      	ldr	r3, [pc, #208]	@ (80045b4 <processBeacon+0x210>)
 80044e2:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80044e6:	f5c3 137a 	rsb	r3, r3, #4096000	@ 0x3e8000
 80044ea:	4413      	add	r3, r2
 80044ec:	4a31      	ldr	r2, [pc, #196]	@ (80045b4 <processBeacon+0x210>)
 80044ee:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
        LMIC.bcninfo.time   += BCN_INTV_sec;
 80044f2:	4b30      	ldr	r3, [pc, #192]	@ (80045b4 <processBeacon+0x210>)
 80044f4:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80044f8:	3380      	adds	r3, #128	@ 0x80
 80044fa:	4a2e      	ldr	r2, [pc, #184]	@ (80045b4 <processBeacon+0x210>)
 80044fc:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
        LMIC.missedBcns++;
 8004500:	4b2c      	ldr	r3, [pc, #176]	@ (80045b4 <processBeacon+0x210>)
 8004502:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004506:	3301      	adds	r3, #1
 8004508:	b2da      	uxtb	r2, r3
 800450a:	4b2a      	ldr	r3, [pc, #168]	@ (80045b4 <processBeacon+0x210>)
 800450c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 8004510:	4b28      	ldr	r3, [pc, #160]	@ (80045b4 <processBeacon+0x210>)
 8004512:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004516:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800451a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800451e:	2104      	movs	r1, #4
 8004520:	4618      	mov	r0, r3
 8004522:	f7fe f82d 	bl	8002580 <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
 8004526:	4b23      	ldr	r3, [pc, #140]	@ (80045b4 <processBeacon+0x210>)
 8004528:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800452c:	2b14      	cmp	r3, #20
 800452e:	d908      	bls.n	8004542 <processBeacon+0x19e>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 8004530:	4b20      	ldr	r3, [pc, #128]	@ (80045b4 <processBeacon+0x210>)
 8004532:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004536:	f043 0320 	orr.w	r3, r3, #32
 800453a:	b29a      	uxth	r2, r3
 800453c:	4b1d      	ldr	r3, [pc, #116]	@ (80045b4 <processBeacon+0x210>)
 800453e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
 8004542:	4b1c      	ldr	r3, [pc, #112]	@ (80045b4 <processBeacon+0x210>)
 8004544:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8004548:	2b64      	cmp	r3, #100	@ 0x64
 800454a:	d90f      	bls.n	800456c <processBeacon+0x1c8>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
 800454c:	4b19      	ldr	r3, [pc, #100]	@ (80045b4 <processBeacon+0x210>)
 800454e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004552:	f423 63c4 	bic.w	r3, r3, #1568	@ 0x620
 8004556:	f023 0302 	bic.w	r3, r3, #2
 800455a:	b29a      	uxth	r2, r3
 800455c:	4b15      	ldr	r3, [pc, #84]	@ (80045b4 <processBeacon+0x210>)
 800455e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LOST_TSYNC);
 8004562:	200b      	movs	r0, #11
 8004564:	f7fe fb9c 	bl	8002ca0 <reportEvent>
            return;
 8004568:	e021      	b.n	80045ae <processBeacon+0x20a>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 800456a:	bf00      	nop
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
 800456c:	4b11      	ldr	r3, [pc, #68]	@ (80045b4 <processBeacon+0x210>)
 800456e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004572:	f503 147a 	add.w	r4, r3, #4096000	@ 0x3e8000
 8004576:	2103      	movs	r1, #3
 8004578:	2000      	movs	r0, #0
 800457a:	f7fd fe2d 	bl	80021d8 <calcRxWindow>
 800457e:	4603      	mov	r3, r0
 8004580:	1ae3      	subs	r3, r4, r3
 8004582:	4a0c      	ldr	r2, [pc, #48]	@ (80045b4 <processBeacon+0x210>)
 8004584:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
    LMIC.bcnRxsyms = LMIC.rxsyms;    
 8004588:	4b0a      	ldr	r3, [pc, #40]	@ (80045b4 <processBeacon+0x210>)
 800458a:	7c1a      	ldrb	r2, [r3, #16]
 800458c:	4b09      	ldr	r3, [pc, #36]	@ (80045b4 <processBeacon+0x210>)
 800458e:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
  rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
 8004592:	4b08      	ldr	r3, [pc, #32]	@ (80045b4 <processBeacon+0x210>)
 8004594:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004598:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800459c:	2b00      	cmp	r3, #0
 800459e:	d002      	beq.n	80045a6 <processBeacon+0x202>
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 80045a0:	4805      	ldr	r0, [pc, #20]	@ (80045b8 <processBeacon+0x214>)
 80045a2:	f7fd fef3 	bl	800238c <rxschedInit>
    reportEvent(ev);
 80045a6:	7dfb      	ldrb	r3, [r7, #23]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe fb79 	bl	8002ca0 <reportEvent>
}
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd90      	pop	{r4, r7, pc}
 80045b4:	20000298 	.word	0x20000298
 80045b8:	200003cc 	.word	0x200003cc

080045bc <startRxBcn>:


static void startRxBcn (xref2osjob_t osjob) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processBeacon);
 80045c4:	4b04      	ldr	r3, [pc, #16]	@ (80045d8 <startRxBcn+0x1c>)
 80045c6:	4a05      	ldr	r2, [pc, #20]	@ (80045dc <startRxBcn+0x20>)
 80045c8:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 80045ca:	2002      	movs	r0, #2
 80045cc:	f001 fb18 	bl	8005c00 <os_radio>
}
 80045d0:	bf00      	nop
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	20000298 	.word	0x20000298
 80045dc:	080043a5 	.word	0x080043a5

080045e0 <startRxPing>:


static void startRxPing (xref2osjob_t osjob) {
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
 80045e8:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <startRxPing+0x1c>)
 80045ea:	4a05      	ldr	r2, [pc, #20]	@ (8004600 <startRxPing+0x20>)
 80045ec:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 80045ee:	2002      	movs	r0, #2
 80045f0:	f001 fb06 	bl	8005c00 <os_radio>
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	20000298 	.word	0x20000298
 8004600:	08004181 	.word	0x08004181

08004604 <engineUpdate>:


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
 800460a:	4b90      	ldr	r3, [pc, #576]	@ (800484c <engineUpdate+0x248>)
 800460c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004610:	f003 03c1 	and.w	r3, r3, #193	@ 0xc1
 8004614:	2b00      	cmp	r3, #0
 8004616:	f040 81ab 	bne.w	8004970 <engineUpdate+0x36c>
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
 800461a:	4b8c      	ldr	r3, [pc, #560]	@ (800484c <engineUpdate+0x248>)
 800461c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004620:	2b00      	cmp	r3, #0
 8004622:	d109      	bne.n	8004638 <engineUpdate+0x34>
 8004624:	4b89      	ldr	r3, [pc, #548]	@ (800484c <engineUpdate+0x248>)
 8004626:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	2b00      	cmp	r3, #0
 8004630:	d102      	bne.n	8004638 <engineUpdate+0x34>
        LMIC_startJoining();
 8004632:	f7ff fd5b 	bl	80040ec <LMIC_startJoining>
        return;
 8004636:	e19e      	b.n	8004976 <engineUpdate+0x372>
    }

    ostime_t now    = os_getTime();
 8004638:	f000 fcbc 	bl	8004fb4 <os_getTime>
 800463c:	60b8      	str	r0, [r7, #8]
    ostime_t rxtime = 0;
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
    ostime_t txbeg  = 0;
 8004642:	2300      	movs	r3, #0
 8004644:	613b      	str	r3, [r7, #16]

    if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8004646:	4b81      	ldr	r3, [pc, #516]	@ (800484c <engineUpdate+0x248>)
 8004648:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00f      	beq.n	8004674 <engineUpdate+0x70>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800465a:	4b7c      	ldr	r3, [pc, #496]	@ (800484c <engineUpdate+0x248>)
 800465c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	dd01      	ble.n	800466a <engineUpdate+0x66>
 8004666:	f7fd f8fb 	bl	8001860 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 800466a:	4b78      	ldr	r3, [pc, #480]	@ (800484c <engineUpdate+0x248>)
 800466c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004670:	3b40      	subs	r3, #64	@ 0x40
 8004672:	617b      	str	r3, [r7, #20]
    }

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
 8004674:	4b75      	ldr	r3, [pc, #468]	@ (800484c <engineUpdate+0x248>)
 8004676:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800467a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 80f2 	beq.w	8004868 <engineUpdate+0x264>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
 8004684:	4b71      	ldr	r3, [pc, #452]	@ (800484c <engineUpdate+0x248>)
 8004686:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800468a:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 800468e:	2b00      	cmp	r3, #0
 8004690:	bf14      	ite	ne
 8004692:	2301      	movne	r3, #1
 8004694:	2300      	moveq	r3, #0
 8004696:	b2db      	uxtb	r3, r3
 8004698:	71fb      	strb	r3, [r7, #7]
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
 800469a:	4b6c      	ldr	r3, [pc, #432]	@ (800484c <engineUpdate+0x248>)
 800469c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d012      	beq.n	80046ce <engineUpdate+0xca>
            txbeg = LMIC.txend = nextTx(now);
 80046a8:	68b8      	ldr	r0, [r7, #8]
 80046aa:	f7fe f98f 	bl	80029cc <nextTx>
 80046ae:	4603      	mov	r3, r0
 80046b0:	4a66      	ldr	r2, [pc, #408]	@ (800484c <engineUpdate+0x248>)
 80046b2:	6013      	str	r3, [r2, #0]
 80046b4:	4b65      	ldr	r3, [pc, #404]	@ (800484c <engineUpdate+0x248>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	613b      	str	r3, [r7, #16]
            LMIC.opmode &= ~OP_NEXTCHNL;
 80046ba:	4b64      	ldr	r3, [pc, #400]	@ (800484c <engineUpdate+0x248>)
 80046bc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	4b61      	ldr	r3, [pc, #388]	@ (800484c <engineUpdate+0x248>)
 80046c8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
 80046cc:	e002      	b.n	80046d4 <engineUpdate+0xd0>
        } else {
            txbeg = LMIC.txend;
 80046ce:	4b5f      	ldr	r3, [pc, #380]	@ (800484c <engineUpdate+0x248>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	613b      	str	r3, [r7, #16]
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
 80046d4:	4b5d      	ldr	r3, [pc, #372]	@ (800484c <engineUpdate+0x248>)
 80046d6:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <engineUpdate+0xe8>
 80046de:	4b5b      	ldr	r3, [pc, #364]	@ (800484c <engineUpdate+0x248>)
 80046e0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00a      	beq.n	8004702 <engineUpdate+0xfe>
 80046ec:	4b57      	ldr	r3, [pc, #348]	@ (800484c <engineUpdate+0x248>)
 80046ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	da03      	bge.n	8004702 <engineUpdate+0xfe>
            txbeg = LMIC.globalDutyAvail;
 80046fa:	4b54      	ldr	r3, [pc, #336]	@ (800484c <engineUpdate+0x248>)
 80046fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004700:	613b      	str	r3, [r7, #16]
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8004702:	4b52      	ldr	r3, [pc, #328]	@ (800484c <engineUpdate+0x248>)
 8004704:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d017      	beq.n	8004740 <engineUpdate+0x13c>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
 8004710:	79fb      	ldrb	r3, [r7, #7]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <engineUpdate+0x116>
 8004716:	4a4e      	ldr	r2, [pc, #312]	@ (8004850 <engineUpdate+0x24c>)
 8004718:	e000      	b.n	800471c <engineUpdate+0x118>
 800471a:	4a4e      	ldr	r2, [pc, #312]	@ (8004854 <engineUpdate+0x250>)
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	441a      	add	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	1ad3      	subs	r3, r2, r3
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8004724:	2b00      	cmp	r3, #0
 8004726:	dd0b      	ble.n	8004740 <engineUpdate+0x13c>
            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800472e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004732:	2110      	movs	r1, #16
 8004734:	4618      	mov	r0, r3
 8004736:	f7fd ff23 	bl	8002580 <txDelay>
            txbeg = 0;
 800473a:	2300      	movs	r3, #0
 800473c:	613b      	str	r3, [r7, #16]
            goto checkrx;
 800473e:	e09b      	b.n	8004878 <engineUpdate+0x274>
        }
        // Earliest possible time vs overhead to setup radio
        if( txbeg - (now + TX_RAMPUP) < 0 ) {
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	3340      	adds	r3, #64	@ 0x40
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	da70      	bge.n	800482e <engineUpdate+0x22a>
            // We could send right now!
        txbeg = now;
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	613b      	str	r3, [r7, #16]
            dr_t txdr = (dr_t)LMIC.datarate;
 8004750:	4b3e      	ldr	r3, [pc, #248]	@ (800484c <engineUpdate+0x248>)
 8004752:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8004756:	73fb      	strb	r3, [r7, #15]
            if( jacc ) {
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d01d      	beq.n	800479a <engineUpdate+0x196>
                u1_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 800475e:	4b3b      	ldr	r3, [pc, #236]	@ (800484c <engineUpdate+0x248>)
 8004760:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004764:	f003 0320 	and.w	r3, r3, #32
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00c      	beq.n	8004786 <engineUpdate+0x182>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
 800476c:	4b37      	ldr	r3, [pc, #220]	@ (800484c <engineUpdate+0x248>)
 800476e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8004772:	7bfb      	ldrb	r3, [r7, #15]
 8004774:	4611      	mov	r1, r2
 8004776:	4618      	mov	r0, r3
 8004778:	f7fd fa10 	bl	8001b9c <lowerDR>
 800477c:	4603      	mov	r3, r0
 800477e:	73fb      	strb	r3, [r7, #15]
                    ftype = HDR_FTYPE_REJOIN;
 8004780:	23c0      	movs	r3, #192	@ 0xc0
 8004782:	73bb      	strb	r3, [r7, #14]
 8004784:	e001      	b.n	800478a <engineUpdate+0x186>
                } else {
                    ftype = HDR_FTYPE_JREQ;
 8004786:	2300      	movs	r3, #0
 8004788:	73bb      	strb	r3, [r7, #14]
                }
                buildJoinRequest(ftype);
 800478a:	7bbb      	ldrb	r3, [r7, #14]
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff fc6b 	bl	8004068 <buildJoinRequest>
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
 8004792:	4b2e      	ldr	r3, [pc, #184]	@ (800484c <engineUpdate+0x248>)
 8004794:	4a30      	ldr	r2, [pc, #192]	@ (8004858 <engineUpdate+0x254>)
 8004796:	61da      	str	r2, [r3, #28]
 8004798:	e01d      	b.n	80047d6 <engineUpdate+0x1d2>
            } else {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
 800479a:	4b2c      	ldr	r3, [pc, #176]	@ (800484c <engineUpdate+0x248>)
 800479c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80047a0:	f113 0f81 	cmn.w	r3, #129	@ 0x81
 80047a4:	d907      	bls.n	80047b6 <engineUpdate+0x1b2>
                                        e_.eui    = MAIN::CDEV->getEui(),
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
 80047a6:	bf00      	nop
 80047a8:	e000      	b.n	80047ac <engineUpdate+0x1a8>
                    EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
                                       e_.eui    = MAIN::CDEV->getEui(),
                                       e_.info2  = LMIC.seqnoUp));
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
 80047aa:	bf00      	nop
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 80047ac:	492b      	ldr	r1, [pc, #172]	@ (800485c <engineUpdate+0x258>)
 80047ae:	482c      	ldr	r0, [pc, #176]	@ (8004860 <engineUpdate+0x25c>)
 80047b0:	f000 fc44 	bl	800503c <os_setCallback>
                    return;
 80047b4:	e0df      	b.n	8004976 <engineUpdate+0x372>
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
 80047b6:	4b25      	ldr	r3, [pc, #148]	@ (800484c <engineUpdate+0x248>)
 80047b8:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d105      	bne.n	80047cc <engineUpdate+0x1c8>
 80047c0:	4b22      	ldr	r3, [pc, #136]	@ (800484c <engineUpdate+0x248>)
 80047c2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ca:	d0ee      	beq.n	80047aa <engineUpdate+0x1a6>
                }
                buildDataFrame();
 80047cc:	f7ff f9ba 	bl	8003b44 <buildDataFrame>
                LMIC.osjob.func = FUNC_ADDR(updataDone);
 80047d0:	4b1e      	ldr	r3, [pc, #120]	@ (800484c <engineUpdate+0x248>)
 80047d2:	4a24      	ldr	r2, [pc, #144]	@ (8004864 <engineUpdate+0x260>)
 80047d4:	61da      	str	r2, [r3, #28]
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fd f98b 	bl	8001af4 <updr2rps>
 80047de:	4603      	mov	r3, r0
 80047e0:	461a      	mov	r2, r3
 80047e2:	4b1a      	ldr	r3, [pc, #104]	@ (800484c <engineUpdate+0x248>)
 80047e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 80047e8:	4619      	mov	r1, r3
 80047ea:	4610      	mov	r0, r2
 80047ec:	f7fd f91c 	bl	8001a28 <setCr>
 80047f0:	4603      	mov	r3, r0
 80047f2:	461a      	mov	r2, r3
 80047f4:	4b15      	ldr	r3, [pc, #84]	@ (800484c <engineUpdate+0x248>)
 80047f6:	81da      	strh	r2, [r3, #14]
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 80047f8:	4a14      	ldr	r2, [pc, #80]	@ (800484c <engineUpdate+0x248>)
 80047fa:	7bfb      	ldrb	r3, [r7, #15]
 80047fc:	7453      	strb	r3, [r2, #17]
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
 80047fe:	4b13      	ldr	r3, [pc, #76]	@ (800484c <engineUpdate+0x248>)
 8004800:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004804:	b21b      	sxth	r3, r3
 8004806:	f423 6319 	bic.w	r3, r3, #2448	@ 0x990
 800480a:	b21b      	sxth	r3, r3
 800480c:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 8004810:	b21b      	sxth	r3, r3
 8004812:	b29a      	uxth	r2, r3
 8004814:	4b0d      	ldr	r3, [pc, #52]	@ (800484c <engineUpdate+0x248>)
 8004816:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            updateTx(txbeg);
 800481a:	6938      	ldr	r0, [r7, #16]
 800481c:	f7fe f88c 	bl	8002938 <updateTx>
            reportEvent(EV_TXSTART);
 8004820:	2011      	movs	r0, #17
 8004822:	f7fe fa3d 	bl	8002ca0 <reportEvent>
            os_radio(RADIO_TX);
 8004826:	2001      	movs	r0, #1
 8004828:	f001 f9ea 	bl	8005c00 <os_radio>
            return;
 800482c:	e0a3      	b.n	8004976 <engineUpdate+0x372>
        }
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 800482e:	4b07      	ldr	r3, [pc, #28]	@ (800484c <engineUpdate+0x248>)
 8004830:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 808c 	beq.w	8004956 <engineUpdate+0x352>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d119      	bne.n	8004878 <engineUpdate+0x274>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	3301      	adds	r3, #1
 8004848:	613b      	str	r3, [r7, #16]
 800484a:	e015      	b.n	8004878 <engineUpdate+0x274>
 800484c:	20000298 	.word	0x20000298
 8004850:	00046500 	.word	0x00046500
 8004854:	0002ee00 	.word	0x0002ee00
 8004858:	08003a05 	.word	0x08003a05
 800485c:	08002cbf 	.word	0x08002cbf
 8004860:	200002ac 	.word	0x200002ac
 8004864:	08003b15 	.word	0x08003b15
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8004868:	4b44      	ldr	r3, [pc, #272]	@ (800497c <engineUpdate+0x378>)
 800486a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d07e      	beq.n	8004974 <engineUpdate+0x370>
            return;
    }

    // Are we pingable?
  checkrx:
 8004876:	bf00      	nop
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
 8004878:	4b40      	ldr	r3, [pc, #256]	@ (800497c <engineUpdate+0x378>)
 800487a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800487e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004882:	2b00      	cmp	r3, #0
 8004884:	d041      	beq.n	800490a <engineUpdate+0x306>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	3340      	adds	r3, #64	@ 0x40
 800488a:	4619      	mov	r1, r3
 800488c:	483c      	ldr	r0, [pc, #240]	@ (8004980 <engineUpdate+0x37c>)
 800488e:	f7fd fdeb 	bl	8002468 <rxschedNext>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d038      	beq.n	800490a <engineUpdate+0x306>
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d006      	beq.n	80048ac <engineUpdate+0x2a8>
 800489e:	4b37      	ldr	r3, [pc, #220]	@ (800497c <engineUpdate+0x378>)
 80048a0:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	db56      	blt.n	800495a <engineUpdate+0x356>
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
 80048ac:	4b33      	ldr	r3, [pc, #204]	@ (800497c <engineUpdate+0x378>)
 80048ae:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 80048b2:	4b32      	ldr	r3, [pc, #200]	@ (800497c <engineUpdate+0x378>)
 80048b4:	741a      	strb	r2, [r3, #16]
            LMIC.rxtime  = LMIC.ping.rxtime;
 80048b6:	4b31      	ldr	r3, [pc, #196]	@ (800497c <engineUpdate+0x378>)
 80048b8:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 80048bc:	4a2f      	ldr	r2, [pc, #188]	@ (800497c <engineUpdate+0x378>)
 80048be:	6053      	str	r3, [r2, #4]
            LMIC.freq    = LMIC.ping.freq;
 80048c0:	4b2e      	ldr	r3, [pc, #184]	@ (800497c <engineUpdate+0x378>)
 80048c2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80048c6:	4a2d      	ldr	r2, [pc, #180]	@ (800497c <engineUpdate+0x378>)
 80048c8:	6093      	str	r3, [r2, #8]
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
 80048ca:	4b2c      	ldr	r3, [pc, #176]	@ (800497c <engineUpdate+0x378>)
 80048cc:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fd f921 	bl	8001b18 <dndr2rps>
 80048d6:	4603      	mov	r3, r0
 80048d8:	461a      	mov	r2, r3
 80048da:	4b28      	ldr	r3, [pc, #160]	@ (800497c <engineUpdate+0x378>)
 80048dc:	81da      	strh	r2, [r3, #14]
            LMIC.dataLen = 0;
 80048de:	4b27      	ldr	r3, [pc, #156]	@ (800497c <engineUpdate+0x378>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
 80048e6:	4b25      	ldr	r3, [pc, #148]	@ (800497c <engineUpdate+0x378>)
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 80048f2:	da01      	bge.n	80048f8 <engineUpdate+0x2f4>
 80048f4:	f7fc ffb4 	bl	8001860 <hal_failed>
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
 80048f8:	4b20      	ldr	r3, [pc, #128]	@ (800497c <engineUpdate+0x378>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	3b40      	subs	r3, #64	@ 0x40
 80048fe:	4a21      	ldr	r2, [pc, #132]	@ (8004984 <engineUpdate+0x380>)
 8004900:	4619      	mov	r1, r3
 8004902:	4821      	ldr	r0, [pc, #132]	@ (8004988 <engineUpdate+0x384>)
 8004904:	f000 fbc0 	bl	8005088 <os_setTimedCallback>
            return;
 8004908:	e035      	b.n	8004976 <engineUpdate+0x372>
        }
        // no - just wait for the beacon
    }

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <engineUpdate+0x316>
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	db21      	blt.n	800495e <engineUpdate+0x35a>
        goto txdelay;

    setBcnRxParams();
 800491a:	f7fe f8f3 	bl	8002b04 <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
 800491e:	4b17      	ldr	r3, [pc, #92]	@ (800497c <engineUpdate+0x378>)
 8004920:	f893 2189 	ldrb.w	r2, [r3, #393]	@ 0x189
 8004924:	4b15      	ldr	r3, [pc, #84]	@ (800497c <engineUpdate+0x378>)
 8004926:	741a      	strb	r2, [r3, #16]
    LMIC.rxtime = LMIC.bcnRxtime;
 8004928:	4b14      	ldr	r3, [pc, #80]	@ (800497c <engineUpdate+0x378>)
 800492a:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 800492e:	4a13      	ldr	r2, [pc, #76]	@ (800497c <engineUpdate+0x378>)
 8004930:	6053      	str	r3, [r2, #4]
    if( now - rxtime >= 0 ) {
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	db06      	blt.n	800494a <engineUpdate+0x346>
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
 800493c:	4b0f      	ldr	r3, [pc, #60]	@ (800497c <engineUpdate+0x378>)
 800493e:	4a13      	ldr	r2, [pc, #76]	@ (800498c <engineUpdate+0x388>)
 8004940:	61da      	str	r2, [r3, #28]
        os_radio(RADIO_RX);
 8004942:	2002      	movs	r0, #2
 8004944:	f001 f95c 	bl	8005c00 <os_radio>
        return;
 8004948:	e015      	b.n	8004976 <engineUpdate+0x372>
    }
    os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
 800494a:	4a11      	ldr	r2, [pc, #68]	@ (8004990 <engineUpdate+0x38c>)
 800494c:	6979      	ldr	r1, [r7, #20]
 800494e:	480e      	ldr	r0, [pc, #56]	@ (8004988 <engineUpdate+0x384>)
 8004950:	f000 fb9a 	bl	8005088 <os_setTimedCallback>
    return;
 8004954:	e00f      	b.n	8004976 <engineUpdate+0x372>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
 8004956:	bf00      	nop
 8004958:	e002      	b.n	8004960 <engineUpdate+0x35c>
                goto txdelay;
 800495a:	bf00      	nop
 800495c:	e000      	b.n	8004960 <engineUpdate+0x35c>
        goto txdelay;
 800495e:	bf00      	nop
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	3b40      	subs	r3, #64	@ 0x40
 8004964:	4a0b      	ldr	r2, [pc, #44]	@ (8004994 <engineUpdate+0x390>)
 8004966:	4619      	mov	r1, r3
 8004968:	4807      	ldr	r0, [pc, #28]	@ (8004988 <engineUpdate+0x384>)
 800496a:	f000 fb8d 	bl	8005088 <os_setTimedCallback>
 800496e:	e002      	b.n	8004976 <engineUpdate+0x372>
        return;
 8004970:	bf00      	nop
 8004972:	e000      	b.n	8004976 <engineUpdate+0x372>
            return;
 8004974:	bf00      	nop
}
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20000298 	.word	0x20000298
 8004980:	200003cc 	.word	0x200003cc
 8004984:	080045e1 	.word	0x080045e1
 8004988:	200002ac 	.word	0x200002ac
 800498c:	080043a5 	.word	0x080043a5
 8004990:	080045bd 	.word	0x080045bd
 8004994:	08002c8d 	.word	0x08002c8d

08004998 <LMIC_reset>:
    os_radio(RADIO_RST);
    LMIC.opmode |= OP_SHUTDOWN;
}


void LMIC_reset (void) {
 8004998:	b598      	push	{r3, r4, r7, lr}
 800499a:	af00      	add	r7, sp, #0
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
 800499c:	2000      	movs	r0, #0
 800499e:	f001 f92f 	bl	8005c00 <os_radio>
    os_clearCallback(&LMIC.osjob);
 80049a2:	4821      	ldr	r0, [pc, #132]	@ (8004a28 <LMIC_reset+0x90>)
 80049a4:	f000 fb2c 	bl	8005000 <os_clearCallback>

    os_clearMem((xref2u1_t)&LMIC,SIZEOFEXPR(LMIC));
 80049a8:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 80049ac:	2100      	movs	r1, #0
 80049ae:	481f      	ldr	r0, [pc, #124]	@ (8004a2c <LMIC_reset+0x94>)
 80049b0:	f006 fce2 	bl	800b378 <memset>
    LMIC.devaddr      =  0;
 80049b4:	4b1d      	ldr	r3, [pc, #116]	@ (8004a2c <LMIC_reset+0x94>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    LMIC.devNonce     =  os_getRndU2();
 80049bc:	f001 f824 	bl	8005a08 <radio_rand1>
 80049c0:	4603      	mov	r3, r0
 80049c2:	021b      	lsls	r3, r3, #8
 80049c4:	b21c      	sxth	r4, r3
 80049c6:	f001 f81f 	bl	8005a08 <radio_rand1>
 80049ca:	4603      	mov	r3, r0
 80049cc:	b21b      	sxth	r3, r3
 80049ce:	4323      	orrs	r3, r4
 80049d0:	b21b      	sxth	r3, r3
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <LMIC_reset+0x94>)
 80049d6:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    LMIC.opmode       =  OP_NONE;
 80049da:	4b14      	ldr	r3, [pc, #80]	@ (8004a2c <LMIC_reset+0x94>)
 80049dc:	2200      	movs	r2, #0
 80049de:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.errcr        =  CR_4_5;
 80049e2:	4b12      	ldr	r3, [pc, #72]	@ (8004a2c <LMIC_reset+0x94>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    LMIC.adrEnabled   =  FCT_ADREN;
 80049ea:	4b10      	ldr	r3, [pc, #64]	@ (8004a2c <LMIC_reset+0x94>)
 80049ec:	2280      	movs	r2, #128	@ 0x80
 80049ee:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
 80049f2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a2c <LMIC_reset+0x94>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
 80049fa:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <LMIC_reset+0x94>)
 80049fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004a30 <LMIC_reset+0x98>)
 80049fe:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.rxDelay      =  DELAY_DNW1;
 8004a02:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <LMIC_reset+0x94>)
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
 8004a0a:	4b08      	ldr	r3, [pc, #32]	@ (8004a2c <LMIC_reset+0x94>)
 8004a0c:	4a08      	ldr	r2, [pc, #32]	@ (8004a30 <LMIC_reset+0x98>)
 8004a0e:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr      =  DR_PING;   // ditto
 8004a12:	4b06      	ldr	r3, [pc, #24]	@ (8004a2c <LMIC_reset+0x94>)
 8004a14:	2203      	movs	r2, #3
 8004a16:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    LMIC.ping.intvExp =  0xFF;
 8004a1a:	4b04      	ldr	r3, [pc, #16]	@ (8004a2c <LMIC_reset+0x94>)
 8004a1c:	22ff      	movs	r2, #255	@ 0xff
 8004a1e:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    DO_DEVDB(LMIC.dn2Dr,        dn2Dr);
    DO_DEVDB(LMIC.dn2Freq,      dn2Freq);
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
 8004a22:	bf00      	nop
 8004a24:	bd98      	pop	{r3, r4, r7, pc}
 8004a26:	bf00      	nop
 8004a28:	200002ac 	.word	0x200002ac
 8004a2c:	20000298 	.word	0x20000298
 8004a30:	33d3e608 	.word	0x33d3e608

08004a34 <LMIC_init>:


void LMIC_init (void) {
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
    LMIC.opmode = OP_SHUTDOWN;
 8004a38:	4b04      	ldr	r3, [pc, #16]	@ (8004a4c <LMIC_init+0x18>)
 8004a3a:	2240      	movs	r2, #64	@ 0x40
 8004a3c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
}
 8004a40:	bf00      	nop
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	20000298 	.word	0x20000298

08004a50 <LMIC_setTxData>:
    os_radio(RADIO_RST);
    engineUpdate();
}


void LMIC_setTxData (void) {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
    LMIC.opmode |= OP_TXDATA;
 8004a54:	4b0b      	ldr	r3, [pc, #44]	@ (8004a84 <LMIC_setTxData+0x34>)
 8004a56:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004a5a:	f043 0308 	orr.w	r3, r3, #8
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	4b08      	ldr	r3, [pc, #32]	@ (8004a84 <LMIC_setTxData+0x34>)
 8004a62:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    if( (LMIC.opmode & OP_JOINING) == 0 )
 8004a66:	4b07      	ldr	r3, [pc, #28]	@ (8004a84 <LMIC_setTxData+0x34>)
 8004a68:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d103      	bne.n	8004a7c <LMIC_setTxData+0x2c>
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 8004a74:	4b03      	ldr	r3, [pc, #12]	@ (8004a84 <LMIC_setTxData+0x34>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    engineUpdate();
 8004a7c:	f7ff fdc2 	bl	8004604 <engineUpdate>
}
 8004a80:	bf00      	nop
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	20000298 	.word	0x20000298

08004a88 <LMIC_setTxData2>:


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6039      	str	r1, [r7, #0]
 8004a90:	4611      	mov	r1, r2
 8004a92:	461a      	mov	r2, r3
 8004a94:	4603      	mov	r3, r0
 8004a96:	71fb      	strb	r3, [r7, #7]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	71bb      	strb	r3, [r7, #6]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	717b      	strb	r3, [r7, #5]
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
 8004aa0:	79bb      	ldrb	r3, [r7, #6]
 8004aa2:	2b34      	cmp	r3, #52	@ 0x34
 8004aa4:	d902      	bls.n	8004aac <LMIC_setTxData2+0x24>
        return -2;
 8004aa6:	f06f 0301 	mvn.w	r3, #1
 8004aaa:	e017      	b.n	8004adc <LMIC_setTxData2+0x54>
    if( data != (xref2u1_t)0 )
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <LMIC_setTxData2+0x36>
        os_copyMem(LMIC.pendTxData, data, dlen);
 8004ab2:	79bb      	ldrb	r3, [r7, #6]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	6839      	ldr	r1, [r7, #0]
 8004ab8:	480a      	ldr	r0, [pc, #40]	@ (8004ae4 <LMIC_setTxData2+0x5c>)
 8004aba:	f006 fc89 	bl	800b3d0 <memcpy>
    LMIC.pendTxConf = confirmed;
 8004abe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ae8 <LMIC_setTxData2+0x60>)
 8004ac0:	797b      	ldrb	r3, [r7, #5]
 8004ac2:	f882 30bb 	strb.w	r3, [r2, #187]	@ 0xbb
    LMIC.pendTxPort = port;
 8004ac6:	4a08      	ldr	r2, [pc, #32]	@ (8004ae8 <LMIC_setTxData2+0x60>)
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	f882 30ba 	strb.w	r3, [r2, #186]	@ 0xba
    LMIC.pendTxLen  = dlen;
 8004ace:	4a06      	ldr	r2, [pc, #24]	@ (8004ae8 <LMIC_setTxData2+0x60>)
 8004ad0:	79bb      	ldrb	r3, [r7, #6]
 8004ad2:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc
    LMIC_setTxData();
 8004ad6:	f7ff ffbb 	bl	8004a50 <LMIC_setTxData>
    return 0;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20000355 	.word	0x20000355
 8004ae8:	20000298 	.word	0x20000298

08004aec <os_getArtEui>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// provide application router ID (8 bytes, LSBF)
void os_getArtEui (u1_t* buf) {
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
	memcpy(buf, APPEUI, 8);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4906      	ldr	r1, [pc, #24]	@ (8004b10 <os_getArtEui+0x24>)
 8004af8:	461a      	mov	r2, r3
 8004afa:	460b      	mov	r3, r1
 8004afc:	cb03      	ldmia	r3!, {r0, r1}
 8004afe:	6010      	str	r0, [r2, #0]
 8004b00:	6051      	str	r1, [r2, #4]
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	0800c850 	.word	0x0800c850

08004b14 <os_getDevEui>:
// provide device ID (8 bytes, LSBF)
void os_getDevEui (u1_t* buf) {
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVEUI, 8);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4906      	ldr	r1, [pc, #24]	@ (8004b38 <os_getDevEui+0x24>)
 8004b20:	461a      	mov	r2, r3
 8004b22:	460b      	mov	r3, r1
 8004b24:	cb03      	ldmia	r3!, {r0, r1}
 8004b26:	6010      	str	r0, [r2, #0]
 8004b28:	6051      	str	r1, [r2, #4]
}
 8004b2a:	bf00      	nop
 8004b2c:	370c      	adds	r7, #12
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	0800c858 	.word	0x0800c858

08004b3c <os_getDevKey>:
// provide device key (16 bytes)
void os_getDevKey (u1_t* buf) {
 8004b3c:	b4b0      	push	{r4, r5, r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVKEY, 16);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a06      	ldr	r2, [pc, #24]	@ (8004b60 <os_getDevKey+0x24>)
 8004b48:	461c      	mov	r4, r3
 8004b4a:	4615      	mov	r5, r2
 8004b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b4e:	6020      	str	r0, [r4, #0]
 8004b50:	6061      	str	r1, [r4, #4]
 8004b52:	60a2      	str	r2, [r4, #8]
 8004b54:	60e3      	str	r3, [r4, #12]
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bcb0      	pop	{r4, r5, r7}
 8004b5e:	4770      	bx	lr
 8004b60:	0800c860 	.word	0x0800c860

08004b64 <initsensor>:
void initsensor(){
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
	// alimentation et init du capteur de temperature
	HAL_GPIO_WritePin(Alim_temp_GPIO_Port, Alim_temp_Pin, GPIO_PIN_SET); //alimente le capteur de temperature
 8004b68:	2201      	movs	r2, #1
 8004b6a:	2180      	movs	r1, #128	@ 0x80
 8004b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b70:	f003 fb4c 	bl	800820c <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8004b74:	217f      	movs	r1, #127	@ 0x7f
 8004b76:	480d      	ldr	r0, [pc, #52]	@ (8004bac <initsensor+0x48>)
 8004b78:	f002 ffec 	bl	8007b54 <HAL_ADCEx_Calibration_Start>

	// init du BME680
	/* BME680 API forced mode test */
	/* ZMOD4410 data structure initialization */
	dev.i2c_addr = ZMOD4410_I2C_ADDR;
 8004b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb0 <initsensor+0x4c>)
 8004b7e:	2232      	movs	r2, #50	@ 0x32
 8004b80:	701a      	strb	r2, [r3, #0]
	dev.pid = ZMOD4410_PID;
 8004b82:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <initsensor+0x4c>)
 8004b84:	f242 3210 	movw	r2, #8976	@ 0x2310
 8004b88:	819a      	strh	r2, [r3, #12]
	dev.init_conf = &zmod_iaq2_sensor_cfg[INIT];
 8004b8a:	4b09      	ldr	r3, [pc, #36]	@ (8004bb0 <initsensor+0x4c>)
 8004b8c:	4a09      	ldr	r2, [pc, #36]	@ (8004bb4 <initsensor+0x50>)
 8004b8e:	621a      	str	r2, [r3, #32]
	dev.meas_conf = &zmod_iaq2_sensor_cfg[MEASUREMENT];
 8004b90:	4b07      	ldr	r3, [pc, #28]	@ (8004bb0 <initsensor+0x4c>)
 8004b92:	4a09      	ldr	r2, [pc, #36]	@ (8004bb8 <initsensor+0x54>)
 8004b94:	625a      	str	r2, [r3, #36]	@ 0x24
	dev.prod_data = prod_data;
 8004b96:	4b06      	ldr	r3, [pc, #24]	@ (8004bb0 <initsensor+0x4c>)
 8004b98:	4a08      	ldr	r2, [pc, #32]	@ (8004bbc <initsensor+0x58>)
 8004b9a:	611a      	str	r2, [r3, #16]

	zmod4xxx_init_sensor(&dev);
 8004b9c:	4804      	ldr	r0, [pc, #16]	@ (8004bb0 <initsensor+0x4c>)
 8004b9e:	f001 fb01 	bl	80061a4 <zmod4xxx_init_sensor>
	zmod4xxx_init_measurement(&dev);
 8004ba2:	4803      	ldr	r0, [pc, #12]	@ (8004bb0 <initsensor+0x4c>)
 8004ba4:	f001 fbe1 	bl	800636a <zmod4xxx_init_measurement>
}
 8004ba8:	bf00      	nop
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	20000118 	.word	0x20000118
 8004bb0:	20000448 	.word	0x20000448
 8004bb4:	20000090 	.word	0x20000090
 8004bb8:	200000c0 	.word	0x200000c0
 8004bbc:	20000490 	.word	0x20000490

08004bc0 <initfunc>:

void initfunc (osjob_t* j) {
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
	// intialize sensor hardware
	initsensor();
 8004bc8:	f7ff ffcc 	bl	8004b64 <initsensor>
	// reset MAC state
	LMIC_reset();
 8004bcc:	f7ff fee4 	bl	8004998 <LMIC_reset>
	// start joining
	LMIC_startJoining();
 8004bd0:	f7ff fa8c 	bl	80040ec <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...

}
 8004bd4:	bf00      	nop
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <reportfunc>:
	return  (188686 - 147 * raw_adc1_in15);
}

static osjob_t reportjob;
// report sensor value every minute
static void reportfunc (osjob_t* j) {
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
//	// reschedule job in 60 seconds
//	os_setTimedCallback(j, os_getTime()+sec2osticks(15), reportfunc);


	// mesure MOx du zmod
	zmod4xxx_read_adc_result(&dev, adc_result);
 8004be4:	4914      	ldr	r1, [pc, #80]	@ (8004c38 <reportfunc+0x5c>)
 8004be6:	4815      	ldr	r0, [pc, #84]	@ (8004c3c <reportfunc+0x60>)
 8004be8:	f001 fc35 	bl	8006456 <zmod4xxx_read_adc_result>

	int val = (int)(adc_result[0]);
 8004bec:	4b12      	ldr	r3, [pc, #72]	@ (8004c38 <reportfunc+0x5c>)
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]
	// prepare and schedule data for transmission
	val = val / 100; //temperature en 10e de degres
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	4a12      	ldr	r2, [pc, #72]	@ (8004c40 <reportfunc+0x64>)
 8004bf6:	fb82 1203 	smull	r1, r2, r2, r3
 8004bfa:	1152      	asrs	r2, r2, #5
 8004bfc:	17db      	asrs	r3, r3, #31
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	60fb      	str	r3, [r7, #12]
	LMIC.frame[0] = val;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	4b0f      	ldr	r3, [pc, #60]	@ (8004c44 <reportfunc+0x68>)
 8004c08:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
	LMIC_setTxData2(1, LMIC.frame, 1, 0); // (port 1, 2 bytes, unconfirmed)
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	2201      	movs	r2, #1
 8004c10:	490d      	ldr	r1, [pc, #52]	@ (8004c48 <reportfunc+0x6c>)
 8004c12:	2001      	movs	r0, #1
 8004c14:	f7ff ff38 	bl	8004a88 <LMIC_setTxData2>
	// reschedule job in 60 seconds
	os_setTimedCallback(j, os_getTime()+sec2osticks(15), reportfunc);
 8004c18:	f000 f9cc 	bl	8004fb4 <os_getTime>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f503 23ea 	add.w	r3, r3, #479232	@ 0x75000
 8004c22:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8004c26:	4a09      	ldr	r2, [pc, #36]	@ (8004c4c <reportfunc+0x70>)
 8004c28:	4619      	mov	r1, r3
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 fa2c 	bl	8005088 <os_setTimedCallback>
}
 8004c30:	bf00      	nop
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	20000470 	.word	0x20000470
 8004c3c:	20000448 	.word	0x20000448
 8004c40:	51eb851f 	.word	0x51eb851f
 8004c44:	20000298 	.word	0x20000298
 8004c48:	200003e0 	.word	0x200003e0
 8004c4c:	08004bdd 	.word	0x08004bdd

08004c50 <blinkfunc>:


// blinker
static osjob_t blinkjob;
static u1_t ledstate = 0;
static void blinkfunc (osjob_t* j) {
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
	// toggle led
	ledstate = !ledstate;
 8004c58:	4b0e      	ldr	r3, [pc, #56]	@ (8004c94 <blinkfunc+0x44>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	bf0c      	ite	eq
 8004c60:	2301      	moveq	r3, #1
 8004c62:	2300      	movne	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	461a      	mov	r2, r3
 8004c68:	4b0a      	ldr	r3, [pc, #40]	@ (8004c94 <blinkfunc+0x44>)
 8004c6a:	701a      	strb	r2, [r3, #0]
	debug_led(ledstate);
 8004c6c:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <blinkfunc+0x44>)
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fc fa8f 	bl	8001194 <debug_led>
	// reschedule
	os_setTimedCallback(j, os_getTime()+ms2osticks(100), blinkfunc);
 8004c76:	f000 f99d 	bl	8004fb4 <os_getTime>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8004c80:	4a05      	ldr	r2, [pc, #20]	@ (8004c98 <blinkfunc+0x48>)
 8004c82:	4619      	mov	r1, r3
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f9ff 	bl	8005088 <os_setTimedCallback>
}
 8004c8a:	bf00      	nop
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	200004b0 	.word	0x200004b0
 8004c98:	08004c51 	.word	0x08004c51

08004c9c <onEvent>:


//////////////////////////////////////////////////
// LMIC EVENT CALLBACK
//////////////////////////////////////////////////
void onEvent (ev_t ev) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	71fb      	strb	r3, [r7, #7]
	debug_event(ev);
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fc fbab 	bl	8001404 <debug_event>
	switch(ev) {
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	2b0e      	cmp	r3, #14
 8004cb4:	f200 8093 	bhi.w	8004dde <onEvent+0x142>
 8004cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc0 <onEvent+0x24>)
 8004cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbe:	bf00      	nop
 8004cc0:	08004d27 	.word	0x08004d27
 8004cc4:	08004d2f 	.word	0x08004d2f
 8004cc8:	08004d37 	.word	0x08004d37
 8004ccc:	08004d3f 	.word	0x08004d3f
 8004cd0:	08004cfd 	.word	0x08004cfd
 8004cd4:	08004d0b 	.word	0x08004d0b
 8004cd8:	08004d47 	.word	0x08004d47
 8004cdc:	08004d1f 	.word	0x08004d1f
 8004ce0:	08004d4f 	.word	0x08004d4f
 8004ce4:	08004d57 	.word	0x08004d57
 8004ce8:	08004db7 	.word	0x08004db7
 8004cec:	08004dbf 	.word	0x08004dbf
 8004cf0:	08004dc7 	.word	0x08004dc7
 8004cf4:	08004dcf 	.word	0x08004dcf
 8004cf8:	08004dd7 	.word	0x08004dd7
	// network joined, session established
		case EV_JOINING:
			debug_str("try joining\r\n");
 8004cfc:	483c      	ldr	r0, [pc, #240]	@ (8004df0 <onEvent+0x154>)
 8004cfe:	f7fc fac9 	bl	8001294 <debug_str>
			blinkfunc(&blinkjob);
 8004d02:	483c      	ldr	r0, [pc, #240]	@ (8004df4 <onEvent+0x158>)
 8004d04:	f7ff ffa4 	bl	8004c50 <blinkfunc>
			break;
 8004d08:	e06e      	b.n	8004de8 <onEvent+0x14c>

		case EV_JOINED:
			// kick-off periodic sensor job
			os_clearCallback(&blinkjob);
 8004d0a:	483a      	ldr	r0, [pc, #232]	@ (8004df4 <onEvent+0x158>)
 8004d0c:	f000 f978 	bl	8005000 <os_clearCallback>
			debug_led(1);
 8004d10:	2001      	movs	r0, #1
 8004d12:	f7fc fa3f 	bl	8001194 <debug_led>


			reportfunc(&reportjob); //act
 8004d16:	4838      	ldr	r0, [pc, #224]	@ (8004df8 <onEvent+0x15c>)
 8004d18:	f7ff ff60 	bl	8004bdc <reportfunc>


			break;
 8004d1c:	e064      	b.n	8004de8 <onEvent+0x14c>
		case EV_JOIN_FAILED:
			debug_str("join failed\r\n");
 8004d1e:	4837      	ldr	r0, [pc, #220]	@ (8004dfc <onEvent+0x160>)
 8004d20:	f7fc fab8 	bl	8001294 <debug_str>
			break;
 8004d24:	e060      	b.n	8004de8 <onEvent+0x14c>
		case EV_SCAN_TIMEOUT:
			debug_str("EV_SCAN_TIMEOUT\r\n");
 8004d26:	4836      	ldr	r0, [pc, #216]	@ (8004e00 <onEvent+0x164>)
 8004d28:	f7fc fab4 	bl	8001294 <debug_str>
			break;
 8004d2c:	e05c      	b.n	8004de8 <onEvent+0x14c>
		case EV_BEACON_FOUND:
			debug_str("EV_BEACON_FOUND\r\n");
 8004d2e:	4835      	ldr	r0, [pc, #212]	@ (8004e04 <onEvent+0x168>)
 8004d30:	f7fc fab0 	bl	8001294 <debug_str>
			break;
 8004d34:	e058      	b.n	8004de8 <onEvent+0x14c>
		case EV_BEACON_MISSED:
			debug_str("EV_BEACON_MISSED\r\n");
 8004d36:	4834      	ldr	r0, [pc, #208]	@ (8004e08 <onEvent+0x16c>)
 8004d38:	f7fc faac 	bl	8001294 <debug_str>
			break;
 8004d3c:	e054      	b.n	8004de8 <onEvent+0x14c>
		case EV_BEACON_TRACKED:
			debug_str("EV_BEACON_TRACKED\r\n");
 8004d3e:	4833      	ldr	r0, [pc, #204]	@ (8004e0c <onEvent+0x170>)
 8004d40:	f7fc faa8 	bl	8001294 <debug_str>
			break;
 8004d44:	e050      	b.n	8004de8 <onEvent+0x14c>
		case EV_RFU1:
			debug_str("EV_RFU1\r\n");
 8004d46:	4832      	ldr	r0, [pc, #200]	@ (8004e10 <onEvent+0x174>)
 8004d48:	f7fc faa4 	bl	8001294 <debug_str>
			break;
 8004d4c:	e04c      	b.n	8004de8 <onEvent+0x14c>
		case EV_REJOIN_FAILED:
			debug_str("EV_REJOIN_FAILED\r\n");
 8004d4e:	4831      	ldr	r0, [pc, #196]	@ (8004e14 <onEvent+0x178>)
 8004d50:	f7fc faa0 	bl	8001294 <debug_str>
			break;
 8004d54:	e048      	b.n	8004de8 <onEvent+0x14c>
		case EV_TXCOMPLETE:
			debug_str("EV_TXCOMPLETE (includes waiting for RX windows)\r\n");
 8004d56:	4830      	ldr	r0, [pc, #192]	@ (8004e18 <onEvent+0x17c>)
 8004d58:	f7fc fa9c 	bl	8001294 <debug_str>
			if (LMIC.txrxFlags & TXRX_ACK)
 8004d5c:	4b2f      	ldr	r3, [pc, #188]	@ (8004e1c <onEvent+0x180>)
 8004d5e:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004d62:	b25b      	sxtb	r3, r3
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	da02      	bge.n	8004d6e <onEvent+0xd2>
				debug_str("Received ack\r\n");
 8004d68:	482d      	ldr	r0, [pc, #180]	@ (8004e20 <onEvent+0x184>)
 8004d6a:	f7fc fa93 	bl	8001294 <debug_str>
			if (LMIC.dataLen) {
 8004d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8004e1c <onEvent+0x180>)
 8004d70:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d036      	beq.n	8004de6 <onEvent+0x14a>
				debug_valdec("Received bytes of payload\r\n:",LMIC.dataLen);
 8004d78:	4b28      	ldr	r3, [pc, #160]	@ (8004e1c <onEvent+0x180>)
 8004d7a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4828      	ldr	r0, [pc, #160]	@ (8004e24 <onEvent+0x188>)
 8004d82:	f7fc fab1 	bl	80012e8 <debug_valdec>
				debug_val("Data = :",LMIC.frame[LMIC.dataBeg]);
 8004d86:	4b25      	ldr	r3, [pc, #148]	@ (8004e1c <onEvent+0x180>)
 8004d88:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4b23      	ldr	r3, [pc, #140]	@ (8004e1c <onEvent+0x180>)
 8004d90:	4413      	add	r3, r2
 8004d92:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8004d96:	4619      	mov	r1, r3
 8004d98:	4823      	ldr	r0, [pc, #140]	@ (8004e28 <onEvent+0x18c>)
 8004d9a:	f7fc fa90 	bl	80012be <debug_val>
				debug_led(LMIC.frame[LMIC.dataBeg]);
 8004d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e1c <onEvent+0x180>)
 8004da0:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8004da4:	461a      	mov	r2, r3
 8004da6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e1c <onEvent+0x180>)
 8004da8:	4413      	add	r3, r2
 8004daa:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fc f9f0 	bl	8001194 <debug_led>
//				debug_str("Received ");
//				debug_str(LMIC.dataLen);
//				debug_str(" bytes of payload\r\n");
			}
			break;
 8004db4:	e017      	b.n	8004de6 <onEvent+0x14a>
		case EV_LOST_TSYNC:
			debug_str("EV_LOST_TSYNC\r\n");
 8004db6:	481d      	ldr	r0, [pc, #116]	@ (8004e2c <onEvent+0x190>)
 8004db8:	f7fc fa6c 	bl	8001294 <debug_str>
			break;
 8004dbc:	e014      	b.n	8004de8 <onEvent+0x14c>
		case EV_RESET:
			debug_str("EV_RESET\r\n");
 8004dbe:	481c      	ldr	r0, [pc, #112]	@ (8004e30 <onEvent+0x194>)
 8004dc0:	f7fc fa68 	bl	8001294 <debug_str>
			break;
 8004dc4:	e010      	b.n	8004de8 <onEvent+0x14c>
		case EV_RXCOMPLETE:
			// data received in ping slot
			debug_str("EV_RXCOMPLETE\r\n");
 8004dc6:	481b      	ldr	r0, [pc, #108]	@ (8004e34 <onEvent+0x198>)
 8004dc8:	f7fc fa64 	bl	8001294 <debug_str>
			break;
 8004dcc:	e00c      	b.n	8004de8 <onEvent+0x14c>
		case EV_LINK_DEAD:
			debug_str("EV_LINK_DEAD\r\n");
 8004dce:	481a      	ldr	r0, [pc, #104]	@ (8004e38 <onEvent+0x19c>)
 8004dd0:	f7fc fa60 	bl	8001294 <debug_str>
			break;
 8004dd4:	e008      	b.n	8004de8 <onEvent+0x14c>
		case EV_LINK_ALIVE:
			debug_str("EV_LINK_ALIVE\r\n");
 8004dd6:	4819      	ldr	r0, [pc, #100]	@ (8004e3c <onEvent+0x1a0>)
 8004dd8:	f7fc fa5c 	bl	8001294 <debug_str>
			break;
 8004ddc:	e004      	b.n	8004de8 <onEvent+0x14c>
		default:
			debug_str("Unknown event\r\n");
 8004dde:	4818      	ldr	r0, [pc, #96]	@ (8004e40 <onEvent+0x1a4>)
 8004de0:	f7fc fa58 	bl	8001294 <debug_str>
			break;
 8004de4:	e000      	b.n	8004de8 <onEvent+0x14c>
			break;
 8004de6:	bf00      	nop
	}
}
 8004de8:	bf00      	nop
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	0800b53c 	.word	0x0800b53c
 8004df4:	200004a4 	.word	0x200004a4
 8004df8:	20000498 	.word	0x20000498
 8004dfc:	0800b54c 	.word	0x0800b54c
 8004e00:	0800b55c 	.word	0x0800b55c
 8004e04:	0800b570 	.word	0x0800b570
 8004e08:	0800b584 	.word	0x0800b584
 8004e0c:	0800b598 	.word	0x0800b598
 8004e10:	0800b5ac 	.word	0x0800b5ac
 8004e14:	0800b5b8 	.word	0x0800b5b8
 8004e18:	0800b5cc 	.word	0x0800b5cc
 8004e1c:	20000298 	.word	0x20000298
 8004e20:	0800b600 	.word	0x0800b600
 8004e24:	0800b610 	.word	0x0800b610
 8004e28:	0800b630 	.word	0x0800b630
 8004e2c:	0800b63c 	.word	0x0800b63c
 8004e30:	0800b64c 	.word	0x0800b64c
 8004e34:	0800b658 	.word	0x0800b658
 8004e38:	0800b668 	.word	0x0800b668
 8004e3c:	0800b678 	.word	0x0800b678
 8004e40:	0800b688 	.word	0x0800b688

08004e44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004e4a:	f001 fb4e 	bl	80064ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004e4e:	f000 f833 	bl	8004eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004e52:	f7fc faf5 	bl	8001440 <MX_GPIO_Init>
  MX_SPI3_Init();
 8004e56:	f000 feff 	bl	8005c58 <MX_SPI3_Init>
  MX_TIM7_Init();
 8004e5a:	f001 f86b 	bl	8005f34 <MX_TIM7_Init>
  MX_TIM6_Init();
 8004e5e:	f001 f831 	bl	8005ec4 <MX_TIM6_Init>
  MX_ADC1_Init();
 8004e62:	f7fb fb7b 	bl	800055c <MX_ADC1_Init>
  MX_I2C1_Init();
 8004e66:	f7fc fd03 	bl	8001870 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6); //demarrage du timer 6 en interruption toutes les secondes pour la mesure temperature
 8004e6a:	480f      	ldr	r0, [pc, #60]	@ (8004ea8 <main+0x64>)
 8004e6c:	f006 f80c 	bl	800ae88 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);   // <----------- change to your setup
 8004e70:	480e      	ldr	r0, [pc, #56]	@ (8004eac <main+0x68>)
 8004e72:	f006 f809 	bl	800ae88 <HAL_TIM_Base_Start_IT>
  __HAL_SPI_ENABLE(&hspi3);        // <----------- change to your setup
 8004e76:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb0 <main+0x6c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb0 <main+0x6c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e84:	601a      	str	r2, [r3, #0]
  osjob_t initjob;
  // initialize runtime env
  os_init();
 8004e86:	f000 f883 	bl	8004f90 <os_init>
  // initialize debug library
  debug_init();
 8004e8a:	f7fc f979 	bl	8001180 <debug_init>
  // setup initial job
  os_setCallback(&initjob, initfunc);
 8004e8e:	1d3b      	adds	r3, r7, #4
 8004e90:	4908      	ldr	r1, [pc, #32]	@ (8004eb4 <main+0x70>)
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 f8d2 	bl	800503c <os_setCallback>
//  os_setCallback(&hellojob, hellofunc);
  // execute scheduled jobs and events
  os_runloop();
 8004e98:	f000 f92c 	bl	80050f4 <os_runloop>
  // (not reached)
  return 0;
 8004e9c:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000530 	.word	0x20000530
 8004eac:	2000057c 	.word	0x2000057c
 8004eb0:	200004cc 	.word	0x200004cc
 8004eb4:	08004bc1 	.word	0x08004bc1

08004eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b096      	sub	sp, #88	@ 0x58
 8004ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ebe:	f107 0314 	add.w	r3, r7, #20
 8004ec2:	2244      	movs	r2, #68	@ 0x44
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f006 fa56 	bl	800b378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ecc:	463b      	mov	r3, r7
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	605a      	str	r2, [r3, #4]
 8004ed4:	609a      	str	r2, [r3, #8]
 8004ed6:	60da      	str	r2, [r3, #12]
 8004ed8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004eda:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004ede:	f004 f903 	bl	80090e8 <HAL_PWREx_ControlVoltageScaling>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004ee8:	f000 f84c 	bl	8004f84 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004eec:	2302      	movs	r3, #2
 8004eee:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004ef0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ef4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004ef6:	2310      	movs	r3, #16
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004efa:	2302      	movs	r3, #2
 8004efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004efe:	2302      	movs	r3, #2
 8004f00:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004f02:	2301      	movs	r3, #1
 8004f04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004f06:	230a      	movs	r3, #10
 8004f08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004f0a:	2307      	movs	r3, #7
 8004f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004f0e:	2302      	movs	r3, #2
 8004f10:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004f12:	2302      	movs	r3, #2
 8004f14:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f16:	f107 0314 	add.w	r3, r7, #20
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f004 f93a 	bl	8009194 <HAL_RCC_OscConfig>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004f26:	f000 f82d 	bl	8004f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f2a:	230f      	movs	r3, #15
 8004f2c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004f36:	2300      	movs	r3, #0
 8004f38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004f3e:	463b      	mov	r3, r7
 8004f40:	2104      	movs	r1, #4
 8004f42:	4618      	mov	r0, r3
 8004f44:	f004 fd3a 	bl	80099bc <HAL_RCC_ClockConfig>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004f4e:	f000 f819 	bl	8004f84 <Error_Handler>
  }
}
 8004f52:	bf00      	nop
 8004f54:	3758      	adds	r7, #88	@ 0x58
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
	...

08004f5c <HAL_ADC_ConvCpltCallback>:
//	}
//}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
	raw_adc1_in15 = HAL_ADC_GetValue(&hadc1);
 8004f64:	4805      	ldr	r0, [pc, #20]	@ (8004f7c <HAL_ADC_ConvCpltCallback+0x20>)
 8004f66:	f001 ff2b 	bl	8006dc0 <HAL_ADC_GetValue>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	4b04      	ldr	r3, [pc, #16]	@ (8004f80 <HAL_ADC_ConvCpltCallback+0x24>)
 8004f70:	601a      	str	r2, [r3, #0]
}
 8004f72:	bf00      	nop
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000118 	.word	0x20000118
 8004f80:	20000444 	.word	0x20000444

08004f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004f88:	b672      	cpsid	i
}
 8004f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f8c:	bf00      	nop
 8004f8e:	e7fd      	b.n	8004f8c <Error_Handler+0x8>

08004f90 <os_init>:
static struct {
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
    memset(&OS, 0x00, sizeof(OS));
 8004f94:	2208      	movs	r2, #8
 8004f96:	2100      	movs	r1, #0
 8004f98:	4805      	ldr	r0, [pc, #20]	@ (8004fb0 <os_init+0x20>)
 8004f9a:	f006 f9ed 	bl	800b378 <memset>
    hal_init();
 8004f9e:	f7fc fc49 	bl	8001834 <hal_init>
    radio_init();
 8004fa2:	f000 fcbd 	bl	8005920 <radio_init>
    LMIC_init();
 8004fa6:	f7ff fd45 	bl	8004a34 <LMIC_init>
}
 8004faa:	bf00      	nop
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	200004b4 	.word	0x200004b4

08004fb4 <os_getTime>:

ostime_t os_getTime () {
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	af00      	add	r7, sp, #0
    return hal_ticks();
 8004fb8:	f7fc fb52 	bl	8001660 <hal_ticks>
 8004fbc:	4603      	mov	r3, r0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
 8004fc2:	b480      	push	{r7}
 8004fc4:	b083      	sub	sp, #12
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
 8004fca:	6039      	str	r1, [r7, #0]
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004fcc:	e00d      	b.n	8004fea <unlinkjob+0x28>
        if(*pnext == job) { // unlink
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d105      	bne.n	8004fe4 <unlinkjob+0x22>
            *pnext = job->next;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	601a      	str	r2, [r3, #0]
            return 1;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e007      	b.n	8004ff4 <unlinkjob+0x32>
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	607b      	str	r3, [r7, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1ed      	bne.n	8004fce <unlinkjob+0xc>
        }
    }
    return 0;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <os_clearCallback>:

// clear scheduled job
void os_clearCallback (osjob_t* job) {
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
    hal_disableIRQs();
 8005008:	f7fc fbe8 	bl	80017dc <hal_disableIRQs>
    unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4809      	ldr	r0, [pc, #36]	@ (8005034 <os_clearCallback+0x34>)
 8005010:	f7ff ffd7 	bl	8004fc2 <unlinkjob>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d105      	bne.n	8005026 <os_clearCallback+0x26>
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	4806      	ldr	r0, [pc, #24]	@ (8005038 <os_clearCallback+0x38>)
 800501e:	f7ff ffd0 	bl	8004fc2 <unlinkjob>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
    hal_enableIRQs();
 8005026:	f7fc fbe9 	bl	80017fc <hal_enableIRQs>
}
 800502a:	bf00      	nop
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	200004b4 	.word	0x200004b4
 8005038:	200004b8 	.word	0x200004b8

0800503c <os_setCallback>:

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
    osjob_t** pnext;
    hal_disableIRQs();
 8005046:	f7fc fbc9 	bl	80017dc <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	480d      	ldr	r0, [pc, #52]	@ (8005084 <os_setCallback+0x48>)
 800504e:	f7ff ffb8 	bl	8004fc2 <unlinkjob>
    // fill-in job
    job->func = cb;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	601a      	str	r2, [r3, #0]
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
 800505e:	4b09      	ldr	r3, [pc, #36]	@ (8005084 <os_setCallback+0x48>)
 8005060:	60fb      	str	r3, [r7, #12]
 8005062:	e002      	b.n	800506a <os_setCallback+0x2e>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1f8      	bne.n	8005064 <os_setCallback+0x28>
    *pnext = job;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8005078:	f7fc fbc0 	bl	80017fc <hal_enableIRQs>
}
 800507c:	bf00      	nop
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	200004b8 	.word	0x200004b8

08005088 <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
    osjob_t** pnext;
    hal_disableIRQs();
 8005094:	f7fc fba2 	bl	80017dc <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
 8005098:	68f9      	ldr	r1, [r7, #12]
 800509a:	4815      	ldr	r0, [pc, #84]	@ (80050f0 <os_setTimedCallback+0x68>)
 800509c:	f7ff ff91 	bl	8004fc2 <unlinkjob>
    // fill-in job
    job->deadline = time;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	605a      	str	r2, [r3, #4]
    job->func = cb;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 80050b2:	4b0f      	ldr	r3, [pc, #60]	@ (80050f0 <os_setTimedCallback+0x68>)
 80050b4:	617b      	str	r3, [r7, #20]
 80050b6:	e00e      	b.n	80050d6 <os_setTimedCallback+0x4e>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	dd04      	ble.n	80050d0 <os_setTimedCallback+0x48>
            // enqueue before next element and stop
            job->next = *pnext;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	601a      	str	r2, [r3, #0]
            break;
 80050ce:	e006      	b.n	80050de <os_setTimedCallback+0x56>
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1ec      	bne.n	80050b8 <os_setTimedCallback+0x30>
        }
    }
    *pnext = job;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 80050e4:	f7fc fb8a 	bl	80017fc <hal_enableIRQs>
}
 80050e8:	bf00      	nop
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	200004b4 	.word	0x200004b4

080050f4 <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop () {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
    while(1) {
        osjob_t* j = NULL;
 80050fa:	2300      	movs	r3, #0
 80050fc:	607b      	str	r3, [r7, #4]
        hal_disableIRQs();
 80050fe:	f7fc fb6d 	bl	80017dc <hal_disableIRQs>
        // check for runnable jobs
        if(OS.runnablejobs) {
 8005102:	4b16      	ldr	r3, [pc, #88]	@ (800515c <os_runloop+0x68>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d007      	beq.n	800511a <os_runloop+0x26>
            j = OS.runnablejobs;
 800510a:	4b14      	ldr	r3, [pc, #80]	@ (800515c <os_runloop+0x68>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	607b      	str	r3, [r7, #4]
            OS.runnablejobs = j->next;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a11      	ldr	r2, [pc, #68]	@ (800515c <os_runloop+0x68>)
 8005116:	6053      	str	r3, [r2, #4]
 8005118:	e016      	b.n	8005148 <os_runloop+0x54>
        } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 800511a:	4b10      	ldr	r3, [pc, #64]	@ (800515c <os_runloop+0x68>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d010      	beq.n	8005144 <os_runloop+0x50>
 8005122:	4b0e      	ldr	r3, [pc, #56]	@ (800515c <os_runloop+0x68>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	4618      	mov	r0, r3
 800512a:	f7fc faf7 	bl	800171c <hal_checkTimer>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d007      	beq.n	8005144 <os_runloop+0x50>
            j = OS.scheduledjobs;
 8005134:	4b09      	ldr	r3, [pc, #36]	@ (800515c <os_runloop+0x68>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	607b      	str	r3, [r7, #4]
            OS.scheduledjobs = j->next;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a07      	ldr	r2, [pc, #28]	@ (800515c <os_runloop+0x68>)
 8005140:	6013      	str	r3, [r2, #0]
 8005142:	e001      	b.n	8005148 <os_runloop+0x54>
        } else { // nothing pending
            hal_sleep(); // wake by irq (timer already restarted)
 8005144:	f7fc fb6e 	bl	8001824 <hal_sleep>
        }
        hal_enableIRQs();
 8005148:	f7fc fb58 	bl	80017fc <hal_enableIRQs>
        if(j) { // run job callback
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0d3      	beq.n	80050fa <os_runloop+0x6>
            j->func(j);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	4798      	blx	r3
    while(1) {
 800515a:	e7ce      	b.n	80050fa <os_runloop+0x6>
 800515c:	200004b4 	.word	0x200004b4

08005160 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif


static void writeReg (u1_t addr, u1_t data ) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	460a      	mov	r2, r1
 800516a:	71fb      	strb	r3, [r7, #7]
 800516c:	4613      	mov	r3, r2
 800516e:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8005170:	2000      	movs	r0, #0
 8005172:	f7fc f9ed 	bl	8001550 <hal_pin_nss>
    hal_spi(addr | 0x80);
 8005176:	79fb      	ldrb	r3, [r7, #7]
 8005178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800517c:	b2db      	uxtb	r3, r3
 800517e:	4618      	mov	r0, r3
 8005180:	f7fc fa48 	bl	8001614 <hal_spi>
    hal_spi(data);
 8005184:	79bb      	ldrb	r3, [r7, #6]
 8005186:	4618      	mov	r0, r3
 8005188:	f7fc fa44 	bl	8001614 <hal_spi>
    hal_pin_nss(1);
 800518c:	2001      	movs	r0, #1
 800518e:	f7fc f9df 	bl	8001550 <hal_pin_nss>
}
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <readReg>:

static u1_t readReg (u1_t addr) {
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	4603      	mov	r3, r0
 80051a2:	71fb      	strb	r3, [r7, #7]
    hal_pin_nss(0);
 80051a4:	2000      	movs	r0, #0
 80051a6:	f7fc f9d3 	bl	8001550 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7fc fa2e 	bl	8001614 <hal_spi>
    u1_t val = hal_spi(0x00);
 80051b8:	2000      	movs	r0, #0
 80051ba:	f7fc fa2b 	bl	8001614 <hal_spi>
 80051be:	4603      	mov	r3, r0
 80051c0:	73fb      	strb	r3, [r7, #15]
    hal_pin_nss(1);
 80051c2:	2001      	movs	r0, #1
 80051c4:	f7fc f9c4 	bl	8001550 <hal_pin_nss>
    return val;
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <writeBuf>:

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b084      	sub	sp, #16
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	4603      	mov	r3, r0
 80051da:	6039      	str	r1, [r7, #0]
 80051dc:	71fb      	strb	r3, [r7, #7]
 80051de:	4613      	mov	r3, r2
 80051e0:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 80051e2:	2000      	movs	r0, #0
 80051e4:	f7fc f9b4 	bl	8001550 <hal_pin_nss>
    hal_spi(addr | 0x80);
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7fc fa0f 	bl	8001614 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 80051f6:	2300      	movs	r3, #0
 80051f8:	73fb      	strb	r3, [r7, #15]
 80051fa:	e009      	b.n	8005210 <writeBuf+0x3e>
        hal_spi(buf[i]);
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	4413      	add	r3, r2
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	4618      	mov	r0, r3
 8005206:	f7fc fa05 	bl	8001614 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 800520a:	7bfb      	ldrb	r3, [r7, #15]
 800520c:	3301      	adds	r3, #1
 800520e:	73fb      	strb	r3, [r7, #15]
 8005210:	7bfa      	ldrb	r2, [r7, #15]
 8005212:	79bb      	ldrb	r3, [r7, #6]
 8005214:	429a      	cmp	r2, r3
 8005216:	d3f1      	bcc.n	80051fc <writeBuf+0x2a>
    }
    hal_pin_nss(1);
 8005218:	2001      	movs	r0, #1
 800521a:	f7fc f999 	bl	8001550 <hal_pin_nss>
}
 800521e:	bf00      	nop
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <readBuf>:

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 8005226:	b590      	push	{r4, r7, lr}
 8005228:	b085      	sub	sp, #20
 800522a:	af00      	add	r7, sp, #0
 800522c:	4603      	mov	r3, r0
 800522e:	6039      	str	r1, [r7, #0]
 8005230:	71fb      	strb	r3, [r7, #7]
 8005232:	4613      	mov	r3, r2
 8005234:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8005236:	2000      	movs	r0, #0
 8005238:	f7fc f98a 	bl	8001550 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 800523c:	79fb      	ldrb	r3, [r7, #7]
 800523e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005242:	b2db      	uxtb	r3, r3
 8005244:	4618      	mov	r0, r3
 8005246:	f7fc f9e5 	bl	8001614 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
 800524e:	e00a      	b.n	8005266 <readBuf+0x40>
        buf[i] = hal_spi(0x00);
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	18d4      	adds	r4, r2, r3
 8005256:	2000      	movs	r0, #0
 8005258:	f7fc f9dc 	bl	8001614 <hal_spi>
 800525c:	4603      	mov	r3, r0
 800525e:	7023      	strb	r3, [r4, #0]
    for (u1_t i=0; i<len; i++) {
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	3301      	adds	r3, #1
 8005264:	73fb      	strb	r3, [r7, #15]
 8005266:	7bfa      	ldrb	r2, [r7, #15]
 8005268:	79bb      	ldrb	r3, [r7, #6]
 800526a:	429a      	cmp	r2, r3
 800526c:	d3f0      	bcc.n	8005250 <readBuf+0x2a>
    }
    hal_pin_nss(1);
 800526e:	2001      	movs	r0, #1
 8005270:	f7fc f96e 	bl	8001550 <hal_pin_nss>
}
 8005274:	bf00      	nop
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	bd90      	pop	{r4, r7, pc}

0800527c <opmode>:

static void opmode (u1_t mode) {
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	71fb      	strb	r3, [r7, #7]
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 8005286:	2001      	movs	r0, #1
 8005288:	f7ff ff87 	bl	800519a <readReg>
 800528c:	4603      	mov	r3, r0
 800528e:	b25b      	sxtb	r3, r3
 8005290:	f023 0307 	bic.w	r3, r3, #7
 8005294:	b25a      	sxtb	r2, r3
 8005296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800529a:	4313      	orrs	r3, r2
 800529c:	b25b      	sxtb	r3, r3
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	4619      	mov	r1, r3
 80052a2:	2001      	movs	r0, #1
 80052a4:	f7ff ff5c 	bl	8005160 <writeReg>
}
 80052a8:	bf00      	nop
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <opmodeLora>:

static void opmodeLora() {
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
    u1_t u = OPMODE_LORA;
 80052b6:	2380      	movs	r3, #128	@ 0x80
 80052b8:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 80052ba:	79fb      	ldrb	r3, [r7, #7]
 80052bc:	f043 0308 	orr.w	r3, r3, #8
 80052c0:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	4619      	mov	r1, r3
 80052c6:	2001      	movs	r0, #1
 80052c8:	f7ff ff4a 	bl	8005160 <writeReg>
}
 80052cc:	bf00      	nop
 80052ce:	3708      	adds	r7, #8
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <opmodeFSK>:

static void opmodeFSK() {
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
    u1_t u = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	f043 0308 	orr.w	r3, r3, #8
 80052e4:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 80052e6:	79fb      	ldrb	r3, [r7, #7]
 80052e8:	4619      	mov	r1, r3
 80052ea:	2001      	movs	r0, #1
 80052ec:	f7ff ff38 	bl	8005160 <writeReg>
}
 80052f0:	bf00      	nop
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
    sf_t sf = getSf(LMIC.rps);
 80052fe:	4b54      	ldr	r3, [pc, #336]	@ (8005450 <configLoraModem+0x158>)
 8005300:	89db      	ldrh	r3, [r3, #14]
 8005302:	4618      	mov	r0, r3
 8005304:	f7fc fb5c 	bl	80019c0 <getSf>
 8005308:	4603      	mov	r3, r0
 800530a:	713b      	strb	r3, [r7, #4]

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;
 800530c:	2300      	movs	r3, #0
 800530e:	71fb      	strb	r3, [r7, #7]
 8005310:	2300      	movs	r3, #0
 8005312:	71bb      	strb	r3, [r7, #6]
 8005314:	2300      	movs	r3, #0
 8005316:	717b      	strb	r3, [r7, #5]

        switch (getBw(LMIC.rps)) {
 8005318:	4b4d      	ldr	r3, [pc, #308]	@ (8005450 <configLoraModem+0x158>)
 800531a:	89db      	ldrh	r3, [r3, #14]
 800531c:	4618      	mov	r0, r3
 800531e:	f7fc fb5f 	bl	80019e0 <getBw>
 8005322:	4603      	mov	r3, r0
 8005324:	2b02      	cmp	r3, #2
 8005326:	d010      	beq.n	800534a <configLoraModem+0x52>
 8005328:	2b02      	cmp	r3, #2
 800532a:	dc13      	bgt.n	8005354 <configLoraModem+0x5c>
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <configLoraModem+0x3e>
 8005330:	2b01      	cmp	r3, #1
 8005332:	d005      	beq.n	8005340 <configLoraModem+0x48>
 8005334:	e00e      	b.n	8005354 <configLoraModem+0x5c>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
 8005336:	79fb      	ldrb	r3, [r7, #7]
 8005338:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800533c:	71fb      	strb	r3, [r7, #7]
 800533e:	e00b      	b.n	8005358 <configLoraModem+0x60>
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
 8005340:	79fb      	ldrb	r3, [r7, #7]
 8005342:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005346:	71fb      	strb	r3, [r7, #7]
 8005348:	e006      	b.n	8005358 <configLoraModem+0x60>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8005350:	71fb      	strb	r3, [r7, #7]
 8005352:	e001      	b.n	8005358 <configLoraModem+0x60>
        default:
            ASSERT(0);
 8005354:	f7fc fa84 	bl	8001860 <hal_failed>
        }
        switch( getCr(LMIC.rps) ) {
 8005358:	4b3d      	ldr	r3, [pc, #244]	@ (8005450 <configLoraModem+0x158>)
 800535a:	89db      	ldrh	r3, [r3, #14]
 800535c:	4618      	mov	r0, r3
 800535e:	f7fc fb51 	bl	8001a04 <getCr>
 8005362:	4603      	mov	r3, r0
 8005364:	2b03      	cmp	r3, #3
 8005366:	d81f      	bhi.n	80053a8 <configLoraModem+0xb0>
 8005368:	a201      	add	r2, pc, #4	@ (adr r2, 8005370 <configLoraModem+0x78>)
 800536a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536e:	bf00      	nop
 8005370:	08005381 	.word	0x08005381
 8005374:	0800538b 	.word	0x0800538b
 8005378:	08005395 	.word	0x08005395
 800537c:	0800539f 	.word	0x0800539f
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	f043 0302 	orr.w	r3, r3, #2
 8005386:	71fb      	strb	r3, [r7, #7]
 8005388:	e010      	b.n	80053ac <configLoraModem+0xb4>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
 800538a:	79fb      	ldrb	r3, [r7, #7]
 800538c:	f043 0304 	orr.w	r3, r3, #4
 8005390:	71fb      	strb	r3, [r7, #7]
 8005392:	e00b      	b.n	80053ac <configLoraModem+0xb4>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
 8005394:	79fb      	ldrb	r3, [r7, #7]
 8005396:	f043 0306 	orr.w	r3, r3, #6
 800539a:	71fb      	strb	r3, [r7, #7]
 800539c:	e006      	b.n	80053ac <configLoraModem+0xb4>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
 800539e:	79fb      	ldrb	r3, [r7, #7]
 80053a0:	f043 0308 	orr.w	r3, r3, #8
 80053a4:	71fb      	strb	r3, [r7, #7]
 80053a6:	e001      	b.n	80053ac <configLoraModem+0xb4>
        default:
            ASSERT(0);
 80053a8:	f7fc fa5a 	bl	8001860 <hal_failed>
        }

        if (getIh(LMIC.rps)) {
 80053ac:	4b28      	ldr	r3, [pc, #160]	@ (8005450 <configLoraModem+0x158>)
 80053ae:	89db      	ldrh	r3, [r3, #14]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7fc fb79 	bl	8001aa8 <getIh>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00e      	beq.n	80053da <configLoraModem+0xe2>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 80053bc:	79fb      	ldrb	r3, [r7, #7]
 80053be:	f043 0301 	orr.w	r3, r3, #1
 80053c2:	71fb      	strb	r3, [r7, #7]
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 80053c4:	4b22      	ldr	r3, [pc, #136]	@ (8005450 <configLoraModem+0x158>)
 80053c6:	89db      	ldrh	r3, [r3, #14]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fc fb6d 	bl	8001aa8 <getIh>
 80053ce:	4603      	mov	r3, r0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	4619      	mov	r1, r3
 80053d4:	2022      	movs	r0, #34	@ 0x22
 80053d6:	f7ff fec3 	bl	8005160 <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	4619      	mov	r1, r3
 80053de:	201d      	movs	r0, #29
 80053e0:	f7ff febe 	bl	8005160 <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
 80053e4:	793b      	ldrb	r3, [r7, #4]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	3370      	adds	r3, #112	@ 0x70
 80053f0:	71bb      	strb	r3, [r7, #6]
        if (getNocrc(LMIC.rps) == 0) {
 80053f2:	4b17      	ldr	r3, [pc, #92]	@ (8005450 <configLoraModem+0x158>)
 80053f4:	89db      	ldrh	r3, [r3, #14]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fc fb2f 	bl	8001a5a <getNocrc>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d103      	bne.n	800540a <configLoraModem+0x112>
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 8005402:	79bb      	ldrb	r3, [r7, #6]
 8005404:	f043 0304 	orr.w	r3, r3, #4
 8005408:	71bb      	strb	r3, [r7, #6]
        }
        writeReg(LORARegModemConfig2, mc2);
 800540a:	79bb      	ldrb	r3, [r7, #6]
 800540c:	4619      	mov	r1, r3
 800540e:	201e      	movs	r0, #30
 8005410:	f7ff fea6 	bl	8005160 <writeReg>
        
        mc3 = SX1276_MC3_AGCAUTO;
 8005414:	2304      	movs	r3, #4
 8005416:	717b      	strb	r3, [r7, #5]
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 8005418:	793b      	ldrb	r3, [r7, #4]
 800541a:	2b05      	cmp	r3, #5
 800541c:	d002      	beq.n	8005424 <configLoraModem+0x12c>
 800541e:	793b      	ldrb	r3, [r7, #4]
 8005420:	2b06      	cmp	r3, #6
 8005422:	d10b      	bne.n	800543c <configLoraModem+0x144>
 8005424:	4b0a      	ldr	r3, [pc, #40]	@ (8005450 <configLoraModem+0x158>)
 8005426:	89db      	ldrh	r3, [r3, #14]
 8005428:	4618      	mov	r0, r3
 800542a:	f7fc fad9 	bl	80019e0 <getBw>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d103      	bne.n	800543c <configLoraModem+0x144>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 8005434:	797b      	ldrb	r3, [r7, #5]
 8005436:	f043 0308 	orr.w	r3, r3, #8
 800543a:	717b      	strb	r3, [r7, #5]
        }
        writeReg(LORARegModemConfig3, mc3);
 800543c:	797b      	ldrb	r3, [r7, #5]
 800543e:	4619      	mov	r1, r3
 8005440:	2026      	movs	r0, #38	@ 0x26
 8005442:	f7ff fe8d 	bl	8005160 <writeReg>
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8005446:	bf00      	nop
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20000298 	.word	0x20000298

08005454 <configChannel>:

static void configChannel () {
 8005454:	b5b0      	push	{r4, r5, r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    u8_t frf = ((u8_t)LMIC.freq << 19) / 32000000;
 800545a:	4c1b      	ldr	r4, [pc, #108]	@ (80054c8 <configChannel+0x74>)
 800545c:	68a4      	ldr	r4, [r4, #8]
 800545e:	2500      	movs	r5, #0
 8005460:	4622      	mov	r2, r4
 8005462:	462b      	mov	r3, r5
 8005464:	0b51      	lsrs	r1, r2, #13
 8005466:	04d0      	lsls	r0, r2, #19
 8005468:	4a18      	ldr	r2, [pc, #96]	@ (80054cc <configChannel+0x78>)
 800546a:	f04f 0300 	mov.w	r3, #0
 800546e:	f7fa fefd 	bl	800026c <__aeabi_uldivmod>
 8005472:	4602      	mov	r2, r0
 8005474:	460b      	mov	r3, r1
 8005476:	e9c7 2300 	strd	r2, r3, [r7]
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
 800547a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	0c02      	lsrs	r2, r0, #16
 8005488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800548c:	0c0b      	lsrs	r3, r1, #16
 800548e:	b2d3      	uxtb	r3, r2
 8005490:	4619      	mov	r1, r3
 8005492:	2006      	movs	r0, #6
 8005494:	f7ff fe64 	bl	8005160 <writeReg>
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
 8005498:	e9d7 0100 	ldrd	r0, r1, [r7]
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	f04f 0300 	mov.w	r3, #0
 80054a4:	0a02      	lsrs	r2, r0, #8
 80054a6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80054aa:	0a0b      	lsrs	r3, r1, #8
 80054ac:	b2d3      	uxtb	r3, r2
 80054ae:	4619      	mov	r1, r3
 80054b0:	2007      	movs	r0, #7
 80054b2:	f7ff fe55 	bl	8005160 <writeReg>
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
 80054b6:	783b      	ldrb	r3, [r7, #0]
 80054b8:	4619      	mov	r1, r3
 80054ba:	2008      	movs	r0, #8
 80054bc:	f7ff fe50 	bl	8005160 <writeReg>
}
 80054c0:	bf00      	nop
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bdb0      	pop	{r4, r5, r7, pc}
 80054c8:	20000298 	.word	0x20000298
 80054cc:	01e84800 	.word	0x01e84800

080054d0 <configPower>:



static void configPower () {
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
 80054d6:	4b15      	ldr	r3, [pc, #84]	@ (800552c <configPower+0x5c>)
 80054d8:	7c9b      	ldrb	r3, [r3, #18]
 80054da:	71fb      	strb	r3, [r7, #7]
    if(pw >= 17) {
 80054dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e0:	2b10      	cmp	r3, #16
 80054e2:	dd02      	ble.n	80054ea <configPower+0x1a>
        pw = 15;
 80054e4:	230f      	movs	r3, #15
 80054e6:	71fb      	strb	r3, [r7, #7]
 80054e8:	e005      	b.n	80054f6 <configPower+0x26>
    } else if(pw < 2) {
 80054ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	dc01      	bgt.n	80054f6 <configPower+0x26>
        pw = 2;
 80054f2:	2302      	movs	r3, #2
 80054f4:	71fb      	strb	r3, [r7, #7]
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (u1_t)(0x80|(pw&0xf)));
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	b25b      	sxtb	r3, r3
 80054fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005502:	b25b      	sxtb	r3, r3
 8005504:	b2db      	uxtb	r3, r3
 8005506:	4619      	mov	r1, r3
 8005508:	2009      	movs	r0, #9
 800550a:	f7ff fe29 	bl	8005160 <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
 800550e:	205a      	movs	r0, #90	@ 0x5a
 8005510:	f7ff fe43 	bl	800519a <readReg>
 8005514:	4603      	mov	r3, r0
 8005516:	f043 0304 	orr.w	r3, r3, #4
 800551a:	b2db      	uxtb	r3, r3
 800551c:	4619      	mov	r1, r3
 800551e:	205a      	movs	r0, #90	@ 0x5a
 8005520:	f7ff fe1e 	bl	8005160 <writeReg>
    }
    writeReg(RegPaConfig, (u1_t)(0x80|(pw-2)));
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8005524:	bf00      	nop
 8005526:	3708      	adds	r7, #8
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	20000298 	.word	0x20000298

08005530 <txfsk>:

static void txfsk () {
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 8005534:	2110      	movs	r1, #16
 8005536:	2001      	movs	r0, #1
 8005538:	f7ff fe12 	bl	8005160 <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
 800553c:	2001      	movs	r0, #1
 800553e:	f7ff fe2c 	bl	800519a <readReg>
 8005542:	4603      	mov	r3, r0
 8005544:	2b10      	cmp	r3, #16
 8005546:	d001      	beq.n	800554c <txfsk+0x1c>
 8005548:	f7fc f98a 	bl	8001860 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 800554c:	2001      	movs	r0, #1
 800554e:	f7ff fe95 	bl	800527c <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8005552:	2102      	movs	r1, #2
 8005554:	2002      	movs	r0, #2
 8005556:	f7ff fe03 	bl	8005160 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 800555a:	2180      	movs	r1, #128	@ 0x80
 800555c:	2003      	movs	r0, #3
 800555e:	f7ff fdff 	bl	8005160 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8005562:	2101      	movs	r1, #1
 8005564:	2004      	movs	r0, #4
 8005566:	f7ff fdfb 	bl	8005160 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 800556a:	2199      	movs	r1, #153	@ 0x99
 800556c:	2005      	movs	r0, #5
 800556e:	f7ff fdf7 	bl	8005160 <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
 8005572:	2100      	movs	r1, #0
 8005574:	2025      	movs	r0, #37	@ 0x25
 8005576:	f7ff fdf3 	bl	8005160 <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
 800557a:	2105      	movs	r1, #5
 800557c:	2026      	movs	r0, #38	@ 0x26
 800557e:	f7ff fdef 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
 8005582:	2112      	movs	r1, #18
 8005584:	2027      	movs	r0, #39	@ 0x27
 8005586:	f7ff fdeb 	bl	8005160 <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
 800558a:	21d0      	movs	r1, #208	@ 0xd0
 800558c:	2030      	movs	r0, #48	@ 0x30
 800558e:	f7ff fde7 	bl	8005160 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
 8005592:	2140      	movs	r1, #64	@ 0x40
 8005594:	2031      	movs	r0, #49	@ 0x31
 8005596:	f7ff fde3 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
 800559a:	21c1      	movs	r1, #193	@ 0xc1
 800559c:	2028      	movs	r0, #40	@ 0x28
 800559e:	f7ff fddf 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 80055a2:	2194      	movs	r1, #148	@ 0x94
 80055a4:	2029      	movs	r0, #41	@ 0x29
 80055a6:	f7ff fddb 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 80055aa:	21c1      	movs	r1, #193	@ 0xc1
 80055ac:	202a      	movs	r0, #42	@ 0x2a
 80055ae:	f7ff fdd7 	bl	8005160 <writeReg>
    // configure frequency
    configChannel();
 80055b2:	f7ff ff4f 	bl	8005454 <configChannel>
    // configure output power
    configPower();
 80055b6:	f7ff ff8b 	bl	80054d0 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
 80055ba:	2134      	movs	r1, #52	@ 0x34
 80055bc:	2040      	movs	r0, #64	@ 0x40
 80055be:	f7ff fdcf 	bl	8005160 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
 80055c2:	4b10      	ldr	r3, [pc, #64]	@ (8005604 <txfsk+0xd4>)
 80055c4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80055c8:	3301      	adds	r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	4619      	mov	r1, r3
 80055ce:	2032      	movs	r0, #50	@ 0x32
 80055d0:	f7ff fdc6 	bl	8005160 <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
 80055d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <txfsk+0xd4>)
 80055d6:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80055da:	4619      	mov	r1, r3
 80055dc:	2000      	movs	r0, #0
 80055de:	f7ff fdbf 	bl	8005160 <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 80055e2:	4b08      	ldr	r3, [pc, #32]	@ (8005604 <txfsk+0xd4>)
 80055e4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80055e8:	461a      	mov	r2, r3
 80055ea:	4907      	ldr	r1, [pc, #28]	@ (8005608 <txfsk+0xd8>)
 80055ec:	2000      	movs	r0, #0
 80055ee:	f7ff fdf0 	bl	80051d2 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 80055f2:	2001      	movs	r0, #1
 80055f4:	f7fb ffa1 	bl	800153a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 80055f8:	2003      	movs	r0, #3
 80055fa:	f7ff fe3f 	bl	800527c <opmode>
}
 80055fe:	bf00      	nop
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	20000298 	.word	0x20000298
 8005608:	200003e0 	.word	0x200003e0

0800560c <txlora>:

static void txlora () {
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
 8005610:	f7ff fe4e 	bl	80052b0 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 8005614:	2001      	movs	r0, #1
 8005616:	f7ff fdc0 	bl	800519a <readReg>
 800561a:	4603      	mov	r3, r0
 800561c:	b25b      	sxtb	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	db01      	blt.n	8005626 <txlora+0x1a>
 8005622:	f7fc f91d 	bl	8001860 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 8005626:	2001      	movs	r0, #1
 8005628:	f7ff fe28 	bl	800527c <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
 800562c:	f7ff fe64 	bl	80052f8 <configLoraModem>
    // configure frequency
    configChannel();
 8005630:	f7ff ff10 	bl	8005454 <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 8005634:	200a      	movs	r0, #10
 8005636:	f7ff fdb0 	bl	800519a <readReg>
 800563a:	4603      	mov	r3, r0
 800563c:	b25b      	sxtb	r3, r3
 800563e:	f023 030f 	bic.w	r3, r3, #15
 8005642:	b25b      	sxtb	r3, r3
 8005644:	f043 0308 	orr.w	r3, r3, #8
 8005648:	b25b      	sxtb	r3, r3
 800564a:	b2db      	uxtb	r3, r3
 800564c:	4619      	mov	r1, r3
 800564e:	200a      	movs	r0, #10
 8005650:	f7ff fd86 	bl	8005160 <writeReg>
    configPower();
 8005654:	f7ff ff3c 	bl	80054d0 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8005658:	2134      	movs	r1, #52	@ 0x34
 800565a:	2039      	movs	r0, #57	@ 0x39
 800565c:	f7ff fd80 	bl	8005160 <writeReg>
    
    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 8005660:	21f0      	movs	r1, #240	@ 0xf0
 8005662:	2040      	movs	r0, #64	@ 0x40
 8005664:	f7ff fd7c 	bl	8005160 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 8005668:	21ff      	movs	r1, #255	@ 0xff
 800566a:	2012      	movs	r0, #18
 800566c:	f7ff fd78 	bl	8005160 <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 8005670:	21f7      	movs	r1, #247	@ 0xf7
 8005672:	2011      	movs	r0, #17
 8005674:	f7ff fd74 	bl	8005160 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(LORARegFifoTxBaseAddr, 0x00);
 8005678:	2100      	movs	r1, #0
 800567a:	200e      	movs	r0, #14
 800567c:	f7ff fd70 	bl	8005160 <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
 8005680:	2100      	movs	r1, #0
 8005682:	200d      	movs	r0, #13
 8005684:	f7ff fd6c 	bl	8005160 <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
 8005688:	4b0b      	ldr	r3, [pc, #44]	@ (80056b8 <txlora+0xac>)
 800568a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800568e:	4619      	mov	r1, r3
 8005690:	2022      	movs	r0, #34	@ 0x22
 8005692:	f7ff fd65 	bl	8005160 <writeReg>
       
    // download buffer to the radio FIFO
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005696:	4b08      	ldr	r3, [pc, #32]	@ (80056b8 <txlora+0xac>)
 8005698:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800569c:	461a      	mov	r2, r3
 800569e:	4907      	ldr	r1, [pc, #28]	@ (80056bc <txlora+0xb0>)
 80056a0:	2000      	movs	r0, #0
 80056a2:	f7ff fd96 	bl	80051d2 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 80056a6:	2001      	movs	r0, #1
 80056a8:	f7fb ff47 	bl	800153a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 80056ac:	2003      	movs	r0, #3
 80056ae:	f7ff fde5 	bl	800527c <opmode>
}
 80056b2:	bf00      	nop
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	20000298 	.word	0x20000298
 80056bc:	200003e0 	.word	0x200003e0

080056c0 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 80056c4:	2001      	movs	r0, #1
 80056c6:	f7ff fd68 	bl	800519a <readReg>
 80056ca:	4603      	mov	r3, r0
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <starttx+0x18>
 80056d4:	f7fc f8c4 	bl	8001860 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 80056d8:	4b07      	ldr	r3, [pc, #28]	@ (80056f8 <starttx+0x38>)
 80056da:	89db      	ldrh	r3, [r3, #14]
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fc f96f 	bl	80019c0 <getSf>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d102      	bne.n	80056ee <starttx+0x2e>
        txfsk();
 80056e8:	f7ff ff22 	bl	8005530 <txfsk>
    } else { // LoRa modem
        txlora();
    }
    // the radio will go back to STANDBY mode as soon as the TX is finished
    // the corresponding IRQ will inform us about completion.
}
 80056ec:	e001      	b.n	80056f2 <starttx+0x32>
        txlora();
 80056ee:	f7ff ff8d 	bl	800560c <txlora>
}
 80056f2:	bf00      	nop
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	20000298 	.word	0x20000298

080056fc <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	71fb      	strb	r3, [r7, #7]
    // select LoRa modem (from sleep mode)
    opmodeLora();
 8005706:	f7ff fdd3 	bl	80052b0 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 800570a:	2001      	movs	r0, #1
 800570c:	f7ff fd45 	bl	800519a <readReg>
 8005710:	4603      	mov	r3, r0
 8005712:	b25b      	sxtb	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	db01      	blt.n	800571c <rxlora+0x20>
 8005718:	f7fc f8a2 	bl	8001860 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 800571c:	2001      	movs	r0, #1
 800571e:	f7ff fdad 	bl	800527c <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	2b02      	cmp	r3, #2
 8005726:	d108      	bne.n	800573a <rxlora+0x3e>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 8005728:	210a      	movs	r1, #10
 800572a:	201d      	movs	r0, #29
 800572c:	f7ff fd18 	bl	8005160 <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 8005730:	2170      	movs	r1, #112	@ 0x70
 8005732:	201e      	movs	r0, #30
 8005734:	f7ff fd14 	bl	8005160 <writeReg>
 8005738:	e003      	b.n	8005742 <rxlora+0x46>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
 800573a:	f7ff fddd 	bl	80052f8 <configLoraModem>
        // configure frequency
        configChannel();
 800573e:	f7ff fe89 	bl	8005454 <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN); 
 8005742:	2121      	movs	r1, #33	@ 0x21
 8005744:	200c      	movs	r0, #12
 8005746:	f7ff fd0b 	bl	8005160 <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
 800574a:	2140      	movs	r1, #64	@ 0x40
 800574c:	2023      	movs	r0, #35	@ 0x23
 800574e:	f7ff fd07 	bl	8005160 <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
 8005752:	4b26      	ldr	r3, [pc, #152]	@ (80057ec <rxlora+0xf0>)
 8005754:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00b      	beq.n	8005774 <rxlora+0x78>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
 800575c:	2033      	movs	r0, #51	@ 0x33
 800575e:	f7ff fd1c 	bl	800519a <readReg>
 8005762:	4603      	mov	r3, r0
 8005764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005768:	b2db      	uxtb	r3, r3
 800576a:	4619      	mov	r1, r3
 800576c:	2033      	movs	r0, #51	@ 0x33
 800576e:	f7ff fcf7 	bl	8005160 <writeReg>
 8005772:	e00a      	b.n	800578a <rxlora+0x8e>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
 8005774:	2033      	movs	r0, #51	@ 0x33
 8005776:	f7ff fd10 	bl	800519a <readReg>
 800577a:	4603      	mov	r3, r0
 800577c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005780:	b2db      	uxtb	r3, r3
 8005782:	4619      	mov	r1, r3
 8005784:	2033      	movs	r0, #51	@ 0x33
 8005786:	f7ff fceb 	bl	8005160 <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 800578a:	4b18      	ldr	r3, [pc, #96]	@ (80057ec <rxlora+0xf0>)
 800578c:	7c1b      	ldrb	r3, [r3, #16]
 800578e:	4619      	mov	r1, r3
 8005790:	201f      	movs	r0, #31
 8005792:	f7ff fce5 	bl	8005160 <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8005796:	2134      	movs	r1, #52	@ 0x34
 8005798:	2039      	movs	r0, #57	@ 0x39
 800579a:	f7ff fce1 	bl	8005160 <writeReg>
    
    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
 800579e:	21c0      	movs	r1, #192	@ 0xc0
 80057a0:	2040      	movs	r0, #64	@ 0x40
 80057a2:	f7ff fcdd 	bl	8005160 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 80057a6:	21ff      	movs	r1, #255	@ 0xff
 80057a8:	2012      	movs	r0, #18
 80057aa:	f7ff fcd9 	bl	8005160 <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	4a0f      	ldr	r2, [pc, #60]	@ (80057f0 <rxlora+0xf4>)
 80057b2:	5cd3      	ldrb	r3, [r2, r3]
 80057b4:	43db      	mvns	r3, r3
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	4619      	mov	r1, r3
 80057ba:	2011      	movs	r0, #17
 80057bc:	f7ff fcd0 	bl	8005160 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 80057c0:	2000      	movs	r0, #0
 80057c2:	f7fb feba 	bl	800153a <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
 80057c6:	79fb      	ldrb	r3, [r7, #7]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d108      	bne.n	80057de <rxlora+0xe2>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 80057cc:	4b07      	ldr	r3, [pc, #28]	@ (80057ec <rxlora+0xf0>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fb ff92 	bl	80016fa <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
 80057d6:	2006      	movs	r0, #6
 80057d8:	f7ff fd50 	bl	800527c <opmode>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    }
}
 80057dc:	e002      	b.n	80057e4 <rxlora+0xe8>
        opmode(OPMODE_RX); 
 80057de:	2005      	movs	r0, #5
 80057e0:	f7ff fd4c 	bl	800527c <opmode>
}
 80057e4:	bf00      	nop
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	20000298 	.word	0x20000298
 80057f0:	0800c870 	.word	0x0800c870

080057f4 <rxfsk>:

static void rxfsk (u1_t rxmode) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b082      	sub	sp, #8
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	71fb      	strb	r3, [r7, #7]
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
 80057fe:	79fb      	ldrb	r3, [r7, #7]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d001      	beq.n	8005808 <rxfsk+0x14>
 8005804:	f7fc f82c 	bl	8001860 <hal_failed>
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
 8005808:	f7ff fd64 	bl	80052d4 <opmodeFSK>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 800580c:	2001      	movs	r0, #1
 800580e:	f7ff fcc4 	bl	800519a <readReg>
 8005812:	4603      	mov	r3, r0
 8005814:	b25b      	sxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	da01      	bge.n	800581e <rxfsk+0x2a>
 800581a:	f7fc f821 	bl	8001860 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 800581e:	2001      	movs	r0, #1
 8005820:	f7ff fd2c 	bl	800527c <opmode>
    // configure frequency
    configChannel();
 8005824:	f7ff fe16 	bl	8005454 <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
 8005828:	2121      	movs	r1, #33	@ 0x21
 800582a:	200c      	movs	r0, #12
 800582c:	f7ff fc98 	bl	8005160 <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 8005830:	211e      	movs	r1, #30
 8005832:	200d      	movs	r0, #13
 8005834:	f7ff fc94 	bl	8005160 <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 8005838:	210b      	movs	r1, #11
 800583a:	2012      	movs	r0, #18
 800583c:	f7ff fc90 	bl	8005160 <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 8005840:	2112      	movs	r1, #18
 8005842:	2013      	movs	r0, #19
 8005844:	f7ff fc8c 	bl	8005160 <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 8005848:	21aa      	movs	r1, #170	@ 0xaa
 800584a:	201f      	movs	r0, #31
 800584c:	f7ff fc88 	bl	8005160 <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 8005850:	2112      	movs	r1, #18
 8005852:	2027      	movs	r0, #39	@ 0x27
 8005854:	f7ff fc84 	bl	8005160 <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 8005858:	21d8      	movs	r1, #216	@ 0xd8
 800585a:	2030      	movs	r0, #48	@ 0x30
 800585c:	f7ff fc80 	bl	8005160 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 8005860:	2140      	movs	r1, #64	@ 0x40
 8005862:	2031      	movs	r0, #49	@ 0x31
 8005864:	f7ff fc7c 	bl	8005160 <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
 8005868:	21c1      	movs	r1, #193	@ 0xc1
 800586a:	2028      	movs	r0, #40	@ 0x28
 800586c:	f7ff fc78 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 8005870:	2194      	movs	r1, #148	@ 0x94
 8005872:	2029      	movs	r0, #41	@ 0x29
 8005874:	f7ff fc74 	bl	8005160 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 8005878:	21c1      	movs	r1, #193	@ 0xc1
 800587a:	202a      	movs	r0, #42	@ 0x2a
 800587c:	f7ff fc70 	bl	8005160 <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
 8005880:	21ff      	movs	r1, #255	@ 0xff
 8005882:	2021      	movs	r0, #33	@ 0x21
 8005884:	f7ff fc6c 	bl	8005160 <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8005888:	2102      	movs	r1, #2
 800588a:	2002      	movs	r0, #2
 800588c:	f7ff fc68 	bl	8005160 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005890:	2180      	movs	r1, #128	@ 0x80
 8005892:	2003      	movs	r0, #3
 8005894:	f7ff fc64 	bl	8005160 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8005898:	2101      	movs	r1, #1
 800589a:	2004      	movs	r0, #4
 800589c:	f7ff fc60 	bl	8005160 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 80058a0:	2199      	movs	r1, #153	@ 0x99
 80058a2:	2005      	movs	r0, #5
 80058a4:	f7ff fc5c 	bl	8005160 <writeReg>
    
    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
 80058a8:	2138      	movs	r1, #56	@ 0x38
 80058aa:	2040      	movs	r0, #64	@ 0x40
 80058ac:	f7ff fc58 	bl	8005160 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 80058b0:	2000      	movs	r0, #0
 80058b2:	f7fb fe42 	bl	800153a <hal_pin_rxtx>
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 80058b6:	4b06      	ldr	r3, [pc, #24]	@ (80058d0 <rxfsk+0xdc>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fb ff1d 	bl	80016fa <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
 80058c0:	2005      	movs	r0, #5
 80058c2:	f7ff fcdb 	bl	800527c <opmode>
}
 80058c6:	bf00      	nop
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20000298 	.word	0x20000298

080058d4 <startrx>:

static void startrx (u1_t rxmode) {
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	4603      	mov	r3, r0
 80058dc:	71fb      	strb	r3, [r7, #7]
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 80058de:	2001      	movs	r0, #1
 80058e0:	f7ff fc5b 	bl	800519a <readReg>
 80058e4:	4603      	mov	r3, r0
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <startrx+0x1e>
 80058ee:	f7fb ffb7 	bl	8001860 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 80058f2:	4b0a      	ldr	r3, [pc, #40]	@ (800591c <startrx+0x48>)
 80058f4:	89db      	ldrh	r3, [r3, #14]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7fc f862 	bl	80019c0 <getSf>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d104      	bne.n	800590c <startrx+0x38>
        rxfsk(rxmode);
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff ff75 	bl	80057f4 <rxfsk>
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
 800590a:	e003      	b.n	8005914 <startrx+0x40>
        rxlora(rxmode);
 800590c:	79fb      	ldrb	r3, [r7, #7]
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff fef4 	bl	80056fc <rxlora>
}
 8005914:	bf00      	nop
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	20000298 	.word	0x20000298

08005920 <radio_init>:

// get random seed from wideband noise rssi
void radio_init () {
 8005920:	b590      	push	{r4, r7, lr}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 8005926:	f7fb ff59 	bl	80017dc <hal_disableIRQs>

    // manually reset radio
#ifdef CFG_sx1276_radio
    hal_pin_rst(0); // drive RST pin low
 800592a:	2000      	movs	r0, #0
 800592c:	f7fb fe21 	bl	8001572 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
 8005930:	f7ff fb40 	bl	8004fb4 <os_getTime>
 8005934:	4603      	mov	r3, r0
 8005936:	3320      	adds	r3, #32
 8005938:	4618      	mov	r0, r3
 800593a:	f7fb fede 	bl	80016fa <hal_waitUntil>
    hal_pin_rst(2); // configure RST pin floating!
 800593e:	2002      	movs	r0, #2
 8005940:	f7fb fe17 	bl	8001572 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
 8005944:	f7ff fb36 	bl	8004fb4 <os_getTime>
 8005948:	4603      	mov	r3, r0
 800594a:	33a0      	adds	r3, #160	@ 0xa0
 800594c:	4618      	mov	r0, r3
 800594e:	f7fb fed4 	bl	80016fa <hal_waitUntil>

    opmode(OPMODE_SLEEP);
 8005952:	2000      	movs	r0, #0
 8005954:	f7ff fc92 	bl	800527c <opmode>

    // some sanity checks, e.g., read version number
    u1_t v = readReg(RegVersion);
 8005958:	2042      	movs	r0, #66	@ 0x42
 800595a:	f7ff fc1e 	bl	800519a <readReg>
 800595e:	4603      	mov	r3, r0
 8005960:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    ASSERT(v == 0x12 ); 
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	2b12      	cmp	r3, #18
 8005966:	d001      	beq.n	800596c <radio_init+0x4c>
 8005968:	f7fb ff7a 	bl	8001860 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
 800596c:	2002      	movs	r0, #2
 800596e:	f7ff fec5 	bl	80056fc <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
 8005972:	bf00      	nop
 8005974:	2001      	movs	r0, #1
 8005976:	f7ff fc10 	bl	800519a <readReg>
 800597a:	4603      	mov	r3, r0
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	2b05      	cmp	r3, #5
 8005982:	d1f7      	bne.n	8005974 <radio_init+0x54>
    for(int i=1; i<16; i++) {
 8005984:	2301      	movs	r3, #1
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	e02c      	b.n	80059e4 <radio_init+0xc4>
        for(int j=0; j<8; j++) {
 800598a:	2300      	movs	r3, #0
 800598c:	60bb      	str	r3, [r7, #8]
 800598e:	e023      	b.n	80059d8 <radio_init+0xb8>
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
 8005990:	bf00      	nop
 8005992:	202c      	movs	r0, #44	@ 0x2c
 8005994:	f7ff fc01 	bl	800519a <readReg>
 8005998:	4603      	mov	r3, r0
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	71bb      	strb	r3, [r7, #6]
 80059a0:	79bc      	ldrb	r4, [r7, #6]
 80059a2:	202c      	movs	r0, #44	@ 0x2c
 80059a4:	f7ff fbf9 	bl	800519a <readReg>
 80059a8:	4603      	mov	r3, r0
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	429c      	cmp	r4, r3
 80059b0:	d0ef      	beq.n	8005992 <radio_init+0x72>
            randbuf[i] = (randbuf[i] << 1) | b;
 80059b2:	4a14      	ldr	r2, [pc, #80]	@ (8005a04 <radio_init+0xe4>)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	4413      	add	r3, r2
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	005b      	lsls	r3, r3, #1
 80059bc:	b25a      	sxtb	r2, r3
 80059be:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	b25b      	sxtb	r3, r3
 80059c6:	b2d9      	uxtb	r1, r3
 80059c8:	4a0e      	ldr	r2, [pc, #56]	@ (8005a04 <radio_init+0xe4>)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	4413      	add	r3, r2
 80059ce:	460a      	mov	r2, r1
 80059d0:	701a      	strb	r2, [r3, #0]
        for(int j=0; j<8; j++) {
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	3301      	adds	r3, #1
 80059d6:	60bb      	str	r3, [r7, #8]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b07      	cmp	r3, #7
 80059dc:	ddd8      	ble.n	8005990 <radio_init+0x70>
    for(int i=1; i<16; i++) {
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	3301      	adds	r3, #1
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2b0f      	cmp	r3, #15
 80059e8:	ddcf      	ble.n	800598a <radio_init+0x6a>
        }
    }
    randbuf[0] = 16; // set initial index
 80059ea:	4b06      	ldr	r3, [pc, #24]	@ (8005a04 <radio_init+0xe4>)
 80059ec:	2210      	movs	r2, #16
 80059ee:	701a      	strb	r2, [r3, #0]
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
 80059f0:	2000      	movs	r0, #0
 80059f2:	f7ff fc43 	bl	800527c <opmode>

    hal_enableIRQs();
 80059f6:	f7fb ff01 	bl	80017fc <hal_enableIRQs>
}
 80059fa:	bf00      	nop
 80059fc:	3714      	adds	r7, #20
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd90      	pop	{r4, r7, pc}
 8005a02:	bf00      	nop
 8005a04:	200004bc 	.word	0x200004bc

08005a08 <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1 () {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
    u1_t i = randbuf[0];
 8005a0e:	4b10      	ldr	r3, [pc, #64]	@ (8005a50 <radio_rand1+0x48>)
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	71fb      	strb	r3, [r7, #7]
    ASSERT( i != 0 );
 8005a14:	79fb      	ldrb	r3, [r7, #7]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <radio_rand1+0x16>
 8005a1a:	f7fb ff21 	bl	8001860 <hal_failed>
    if( i==16 ) {
 8005a1e:	79fb      	ldrb	r3, [r7, #7]
 8005a20:	2b10      	cmp	r3, #16
 8005a22:	d106      	bne.n	8005a32 <radio_rand1+0x2a>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 8005a24:	2210      	movs	r2, #16
 8005a26:	490a      	ldr	r1, [pc, #40]	@ (8005a50 <radio_rand1+0x48>)
 8005a28:	2000      	movs	r0, #0
 8005a2a:	f7fa fee5 	bl	80007f8 <os_aes>
        i = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	71fb      	strb	r3, [r7, #7]
    }
    u1_t v = randbuf[i++];
 8005a32:	79fb      	ldrb	r3, [r7, #7]
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	71fa      	strb	r2, [r7, #7]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	4b05      	ldr	r3, [pc, #20]	@ (8005a50 <radio_rand1+0x48>)
 8005a3c:	5c9b      	ldrb	r3, [r3, r2]
 8005a3e:	71bb      	strb	r3, [r7, #6]
    randbuf[0] = i;
 8005a40:	4a03      	ldr	r2, [pc, #12]	@ (8005a50 <radio_rand1+0x48>)
 8005a42:	79fb      	ldrb	r3, [r7, #7]
 8005a44:	7013      	strb	r3, [r2, #0]
    return v;
 8005a46:	79bb      	ldrb	r3, [r7, #6]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	200004bc 	.word	0x200004bc

08005a54 <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (u1_t dio) {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	71fb      	strb	r3, [r7, #7]
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
    ostime_t now = os_getTime();
 8005a5e:	f7ff faa9 	bl	8004fb4 <os_getTime>
 8005a62:	60f8      	str	r0, [r7, #12]
    if( (readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
 8005a64:	2001      	movs	r0, #1
 8005a66:	f7ff fb98 	bl	800519a <readReg>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	b25b      	sxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	da74      	bge.n	8005b5c <radio_irq_handler+0x108>
        u1_t flags = readReg(LORARegIrqFlags);
 8005a72:	2012      	movs	r0, #18
 8005a74:	f7ff fb91 	bl	800519a <readReg>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	727b      	strb	r3, [r7, #9]
        if( flags & IRQ_LORA_TXDONE_MASK ) {
 8005a7c:	7a7b      	ldrb	r3, [r7, #9]
 8005a7e:	f003 0308 	and.w	r3, r3, #8
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <radio_irq_handler+0x3c>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	4a59      	ldr	r2, [pc, #356]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005a8c:	6013      	str	r3, [r2, #0]
 8005a8e:	e05c      	b.n	8005b4a <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
 8005a90:	7a7b      	ldrb	r3, [r7, #9]
 8005a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d04f      	beq.n	8005b3a <radio_irq_handler+0xe6>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
 8005a9a:	4b55      	ldr	r3, [pc, #340]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005a9c:	89db      	ldrh	r3, [r3, #14]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7fb ff9e 	bl	80019e0 <getBw>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10d      	bne.n	8005ac6 <radio_irq_handler+0x72>
                now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
 8005aaa:	4b51      	ldr	r3, [pc, #324]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005aac:	89db      	ldrh	r3, [r3, #14]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fb ff86 	bl	80019c0 <getSf>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	4b4e      	ldr	r3, [pc, #312]	@ (8005bf4 <radio_irq_handler+0x1a0>)
 8005aba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	1a9b      	subs	r3, r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]
            }
            LMIC.rxtime = now;
 8005ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8005acc:	201d      	movs	r0, #29
 8005ace:	f7ff fb64 	bl	800519a <readReg>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d005      	beq.n	8005ae8 <radio_irq_handler+0x94>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
 8005adc:	2022      	movs	r0, #34	@ 0x22
 8005ade:	f7ff fb5c 	bl	800519a <readReg>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	e004      	b.n	8005af2 <radio_irq_handler+0x9e>
 8005ae8:	2013      	movs	r0, #19
 8005aea:	f7ff fb56 	bl	800519a <readReg>
 8005aee:	4603      	mov	r3, r0
 8005af0:	461a      	mov	r2, r3
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8005af2:	4b3f      	ldr	r3, [pc, #252]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005af4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr)); 
 8005af8:	2010      	movs	r0, #16
 8005afa:	f7ff fb4e 	bl	800519a <readReg>
 8005afe:	4603      	mov	r3, r0
 8005b00:	4619      	mov	r1, r3
 8005b02:	200d      	movs	r0, #13
 8005b04:	f7ff fb2c 	bl	8005160 <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005b08:	4b39      	ldr	r3, [pc, #228]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b0a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005b0e:	461a      	mov	r2, r3
 8005b10:	4939      	ldr	r1, [pc, #228]	@ (8005bf8 <radio_irq_handler+0x1a4>)
 8005b12:	2000      	movs	r0, #0
 8005b14:	f7ff fb87 	bl	8005226 <readBuf>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 8005b18:	2019      	movs	r0, #25
 8005b1a:	f7ff fb3e 	bl	800519a <readReg>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	b25a      	sxtb	r2, r3
 8005b22:	4b33      	ldr	r3, [pc, #204]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b24:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 8005b26:	201a      	movs	r0, #26
 8005b28:	f7ff fb37 	bl	800519a <readReg>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	3b3d      	subs	r3, #61	@ 0x3d
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	b25a      	sxtb	r2, r3
 8005b34:	4b2e      	ldr	r3, [pc, #184]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b36:	731a      	strb	r2, [r3, #12]
 8005b38:	e007      	b.n	8005b4a <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
 8005b3a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	da03      	bge.n	8005b4a <radio_irq_handler+0xf6>
            // indicate timeout
            LMIC.dataLen = 0;
 8005b42:	4b2b      	ldr	r3, [pc, #172]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
 8005b4a:	21ff      	movs	r1, #255	@ 0xff
 8005b4c:	2011      	movs	r0, #17
 8005b4e:	f7ff fb07 	bl	8005160 <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
 8005b52:	21ff      	movs	r1, #255	@ 0xff
 8005b54:	2012      	movs	r0, #18
 8005b56:	f7ff fb03 	bl	8005160 <writeReg>
 8005b5a:	e03c      	b.n	8005bd6 <radio_irq_handler+0x182>
    } else { // FSK modem
        u1_t flags1 = readReg(FSKRegIrqFlags1);
 8005b5c:	203e      	movs	r0, #62	@ 0x3e
 8005b5e:	f7ff fb1c 	bl	800519a <readReg>
 8005b62:	4603      	mov	r3, r0
 8005b64:	72fb      	strb	r3, [r7, #11]
        u1_t flags2 = readReg(FSKRegIrqFlags2);
 8005b66:	203f      	movs	r0, #63	@ 0x3f
 8005b68:	f7ff fb17 	bl	800519a <readReg>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	72bb      	strb	r3, [r7, #10]
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
 8005b70:	7abb      	ldrb	r3, [r7, #10]
 8005b72:	f003 0308 	and.w	r3, r3, #8
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d003      	beq.n	8005b82 <radio_irq_handler+0x12e>
            // save exact tx time
            LMIC.txend = now;
 8005b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6013      	str	r3, [r2, #0]
 8005b80:	e029      	b.n	8005bd6 <radio_irq_handler+0x182>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
 8005b82:	7abb      	ldrb	r3, [r7, #10]
 8005b84:	f003 0304 	and.w	r3, r3, #4
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d019      	beq.n	8005bc0 <radio_irq_handler+0x16c>
            // save exact rx time
            LMIC.rxtime = now;
 8005b8c:	4a18      	ldr	r2, [pc, #96]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
 8005b92:	2032      	movs	r0, #50	@ 0x32
 8005b94:	f7ff fb01 	bl	800519a <readReg>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	4b14      	ldr	r3, [pc, #80]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005b9e:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005ba2:	4b13      	ldr	r3, [pc, #76]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005ba4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4913      	ldr	r1, [pc, #76]	@ (8005bf8 <radio_irq_handler+0x1a4>)
 8005bac:	2000      	movs	r0, #0
 8005bae:	f7ff fb3a 	bl	8005226 <readBuf>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
 8005bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = 0; // determine rssi
 8005bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	731a      	strb	r2, [r3, #12]
 8005bbe:	e00a      	b.n	8005bd6 <radio_irq_handler+0x182>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
 8005bc0:	7afb      	ldrb	r3, [r7, #11]
 8005bc2:	f003 0304 	and.w	r3, r3, #4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <radio_irq_handler+0x180>
            // indicate timeout
            LMIC.dataLen = 0;
 8005bca:	4b09      	ldr	r3, [pc, #36]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8005bd2:	e000      	b.n	8005bd6 <radio_irq_handler+0x182>
        } else {
            while(1);
 8005bd4:	e7fe      	b.n	8005bd4 <radio_irq_handler+0x180>
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f7ff fb50 	bl	800527c <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 8005bdc:	4b04      	ldr	r3, [pc, #16]	@ (8005bf0 <radio_irq_handler+0x19c>)
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	4619      	mov	r1, r3
 8005be2:	4806      	ldr	r0, [pc, #24]	@ (8005bfc <radio_irq_handler+0x1a8>)
 8005be4:	f7ff fa2a 	bl	800503c <os_setCallback>
#endif /* ! CFG_TxContinuousMode */
}
 8005be8:	bf00      	nop
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20000298 	.word	0x20000298
 8005bf4:	0800c874 	.word	0x0800c874
 8005bf8:	200003e0 	.word	0x200003e0
 8005bfc:	200002ac 	.word	0x200002ac

08005c00 <os_radio>:

void os_radio (u1_t mode) {
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	4603      	mov	r3, r0
 8005c08:	71fb      	strb	r3, [r7, #7]
    hal_disableIRQs();
 8005c0a:	f7fb fde7 	bl	80017dc <hal_disableIRQs>
    switch (mode) {
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	2b03      	cmp	r3, #3
 8005c12:	d81a      	bhi.n	8005c4a <os_radio+0x4a>
 8005c14:	a201      	add	r2, pc, #4	@ (adr r2, 8005c1c <os_radio+0x1c>)
 8005c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1a:	bf00      	nop
 8005c1c:	08005c2d 	.word	0x08005c2d
 8005c20:	08005c35 	.word	0x08005c35
 8005c24:	08005c3b 	.word	0x08005c3b
 8005c28:	08005c43 	.word	0x08005c43
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	f7ff fb25 	bl	800527c <opmode>
        break;
 8005c32:	e00a      	b.n	8005c4a <os_radio+0x4a>

      case RADIO_TX:
        // transmit frame now
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 8005c34:	f7ff fd44 	bl	80056c0 <starttx>
        break;
 8005c38:	e007      	b.n	8005c4a <os_radio+0x4a>
      
      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	f7ff fe4a 	bl	80058d4 <startrx>
        break;
 8005c40:	e003      	b.n	8005c4a <os_radio+0x4a>

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
 8005c42:	2001      	movs	r0, #1
 8005c44:	f7ff fe46 	bl	80058d4 <startrx>
        break;
 8005c48:	bf00      	nop
    }
    hal_enableIRQs();
 8005c4a:	f7fb fdd7 	bl	80017fc <hal_enableIRQs>
}
 8005c4e:	bf00      	nop
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop

08005c58 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cd0 <MX_SPI3_Init+0x78>)
 8005c60:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005c62:	4b1a      	ldr	r3, [pc, #104]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005c68:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005c6a:	4b18      	ldr	r3, [pc, #96]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c70:	4b16      	ldr	r3, [pc, #88]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c72:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005c76:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c78:	4b14      	ldr	r3, [pc, #80]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005c7e:	4b13      	ldr	r3, [pc, #76]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005c84:	4b11      	ldr	r3, [pc, #68]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c8a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c8e:	2228      	movs	r2, #40	@ 0x28
 8005c90:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005c92:	4b0e      	ldr	r3, [pc, #56]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c98:	4b0c      	ldr	r3, [pc, #48]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005ca4:	4b09      	ldr	r3, [pc, #36]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005ca6:	2207      	movs	r2, #7
 8005ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005caa:	4b08      	ldr	r3, [pc, #32]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005cb0:	4b06      	ldr	r3, [pc, #24]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005cb2:	2208      	movs	r2, #8
 8005cb4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005cb6:	4805      	ldr	r0, [pc, #20]	@ (8005ccc <MX_SPI3_Init+0x74>)
 8005cb8:	f004 fb54 	bl	800a364 <HAL_SPI_Init>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005cc2:	f7ff f95f 	bl	8004f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005cc6:	bf00      	nop
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	200004cc 	.word	0x200004cc
 8005cd0:	40003c00 	.word	0x40003c00

08005cd4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b08a      	sub	sp, #40	@ 0x28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cdc:	f107 0314 	add.w	r3, r7, #20
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	609a      	str	r2, [r3, #8]
 8005ce8:	60da      	str	r2, [r3, #12]
 8005cea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d60 <HAL_SPI_MspInit+0x8c>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d12f      	bne.n	8005d56 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfa:	4a1a      	ldr	r2, [pc, #104]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005cfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d02:	4b18      	ldr	r3, [pc, #96]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d0a:	613b      	str	r3, [r7, #16]
 8005d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d0e:	4b15      	ldr	r3, [pc, #84]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d12:	4a14      	ldr	r2, [pc, #80]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005d14:	f043 0302 	orr.w	r3, r3, #2
 8005d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d1a:	4b12      	ldr	r3, [pc, #72]	@ (8005d64 <HAL_SPI_MspInit+0x90>)
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	60fb      	str	r3, [r7, #12]
 8005d24:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005d26:	2338      	movs	r3, #56	@ 0x38
 8005d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d32:	2303      	movs	r3, #3
 8005d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005d36:	2306      	movs	r3, #6
 8005d38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d3a:	f107 0314 	add.w	r3, r7, #20
 8005d3e:	4619      	mov	r1, r3
 8005d40:	4809      	ldr	r0, [pc, #36]	@ (8005d68 <HAL_SPI_MspInit+0x94>)
 8005d42:	f002 f8f9 	bl	8007f38 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005d46:	2200      	movs	r2, #0
 8005d48:	2100      	movs	r1, #0
 8005d4a:	2033      	movs	r0, #51	@ 0x33
 8005d4c:	f002 f86f 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005d50:	2033      	movs	r0, #51	@ 0x33
 8005d52:	f002 f888 	bl	8007e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005d56:	bf00      	nop
 8005d58:	3728      	adds	r7, #40	@ 0x28
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	40003c00 	.word	0x40003c00
 8005d64:	40021000 	.word	0x40021000
 8005d68:	48000400 	.word	0x48000400

08005d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d72:	4b0f      	ldr	r3, [pc, #60]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d76:	4a0e      	ldr	r2, [pc, #56]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d78:	f043 0301 	orr.w	r3, r3, #1
 8005d7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	607b      	str	r3, [r7, #4]
 8005d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d8a:	4b09      	ldr	r3, [pc, #36]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d8e:	4a08      	ldr	r2, [pc, #32]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d96:	4b06      	ldr	r3, [pc, #24]	@ (8005db0 <HAL_MspInit+0x44>)
 8005d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005da2:	bf00      	nop
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	40021000 	.word	0x40021000

08005db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005db8:	bf00      	nop
 8005dba:	e7fd      	b.n	8005db8 <NMI_Handler+0x4>

08005dbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005dc0:	bf00      	nop
 8005dc2:	e7fd      	b.n	8005dc0 <HardFault_Handler+0x4>

08005dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005dc8:	bf00      	nop
 8005dca:	e7fd      	b.n	8005dc8 <MemManage_Handler+0x4>

08005dcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005dd0:	bf00      	nop
 8005dd2:	e7fd      	b.n	8005dd0 <BusFault_Handler+0x4>

08005dd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005dd8:	bf00      	nop
 8005dda:	e7fd      	b.n	8005dd8 <UsageFault_Handler+0x4>

08005ddc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005de0:	bf00      	nop
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005dea:	b480      	push	{r7}
 8005dec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005dee:	bf00      	nop
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005dfc:	bf00      	nop
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e0a:	f000 fbc3 	bl	8006594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e0e:	bf00      	nop
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005e18:	4802      	ldr	r0, [pc, #8]	@ (8005e24 <ADC1_IRQHandler+0x10>)
 8005e1a:	f000 ffde 	bl	8006dda <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005e1e:	bf00      	nop
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000118 	.word	0x20000118

08005e28 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8005e2c:	2040      	movs	r0, #64	@ 0x40
 8005e2e:	f002 fa05 	bl	800823c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO1_Pin);
 8005e32:	2080      	movs	r0, #128	@ 0x80
 8005e34:	f002 fa02 	bl	800823c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005e38:	bf00      	nop
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005e40:	4802      	ldr	r0, [pc, #8]	@ (8005e4c <I2C1_EV_IRQHandler+0x10>)
 8005e42:	f002 faae 	bl	80083a2 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005e46:	bf00      	nop
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	20000244 	.word	0x20000244

08005e50 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005e54:	4802      	ldr	r0, [pc, #8]	@ (8005e60 <I2C1_ER_IRQHandler+0x10>)
 8005e56:	f002 fabe 	bl	80083d6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005e5a:	bf00      	nop
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	20000244 	.word	0x20000244

08005e64 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005e68:	4802      	ldr	r0, [pc, #8]	@ (8005e74 <SPI3_IRQHandler+0x10>)
 8005e6a:	f004 fd3d 	bl	800a8e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8005e6e:	bf00      	nop
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	200004cc 	.word	0x200004cc

08005e78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005e7c:	4802      	ldr	r0, [pc, #8]	@ (8005e88 <TIM6_DAC_IRQHandler+0x10>)
 8005e7e:	f005 f857 	bl	800af30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20000530 	.word	0x20000530

08005e8c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005e90:	4802      	ldr	r0, [pc, #8]	@ (8005e9c <TIM7_IRQHandler+0x10>)
 8005e92:	f005 f84d 	bl	800af30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005e96:	bf00      	nop
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	2000057c 	.word	0x2000057c

08005ea0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005ea4:	4b06      	ldr	r3, [pc, #24]	@ (8005ec0 <SystemInit+0x20>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	4a05      	ldr	r2, [pc, #20]	@ (8005ec0 <SystemInit+0x20>)
 8005eac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005eb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8005eb4:	bf00      	nop
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	e000ed00 	.word	0xe000ed00

08005ec4 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005eca:	1d3b      	adds	r3, r7, #4
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	605a      	str	r2, [r3, #4]
 8005ed2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005ed4:	4b15      	ldr	r3, [pc, #84]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005ed6:	4a16      	ldr	r2, [pc, #88]	@ (8005f30 <MX_TIM6_Init+0x6c>)
 8005ed8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1221-1;
 8005eda:	4b14      	ldr	r3, [pc, #80]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005edc:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 8005ee0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ee2:	4b12      	ldr	r3, [pc, #72]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65536-1;
 8005ee8:	4b10      	ldr	r3, [pc, #64]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005eea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eee:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005ef6:	480d      	ldr	r0, [pc, #52]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005ef8:	f004 ff6e 	bl	800add8 <HAL_TIM_Base_Init>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8005f02:	f7ff f83f 	bl	8004f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f06:	2300      	movs	r3, #0
 8005f08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005f0e:	1d3b      	adds	r3, r7, #4
 8005f10:	4619      	mov	r1, r3
 8005f12:	4806      	ldr	r0, [pc, #24]	@ (8005f2c <MX_TIM6_Init+0x68>)
 8005f14:	f005 f9ac 	bl	800b270 <HAL_TIMEx_MasterConfigSynchronization>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8005f1e:	f7ff f831 	bl	8004f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005f22:	bf00      	nop
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	20000530 	.word	0x20000530
 8005f30:	40001000 	.word	0x40001000

08005f34 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f3a:	1d3b      	adds	r3, r7, #4
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	605a      	str	r2, [r3, #4]
 8005f42:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005f44:	4b15      	ldr	r3, [pc, #84]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f46:	4a16      	ldr	r2, [pc, #88]	@ (8005fa0 <MX_TIM7_Init+0x6c>)
 8005f48:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2500-1;
 8005f4a:	4b14      	ldr	r3, [pc, #80]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f4c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8005f50:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f52:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8005f58:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f5e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f60:	4b0e      	ldr	r3, [pc, #56]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005f66:	480d      	ldr	r0, [pc, #52]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f68:	f004 ff36 	bl	800add8 <HAL_TIM_Base_Init>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005f72:	f7ff f807 	bl	8004f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f76:	2300      	movs	r3, #0
 8005f78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005f7e:	1d3b      	adds	r3, r7, #4
 8005f80:	4619      	mov	r1, r3
 8005f82:	4806      	ldr	r0, [pc, #24]	@ (8005f9c <MX_TIM7_Init+0x68>)
 8005f84:	f005 f974 	bl	800b270 <HAL_TIMEx_MasterConfigSynchronization>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005f8e:	f7fe fff9 	bl	8004f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005f92:	bf00      	nop
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	2000057c 	.word	0x2000057c
 8005fa0:	40001400 	.word	0x40001400

08005fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800601c <HAL_TIM_Base_MspInit+0x78>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d114      	bne.n	8005fe0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fba:	4a19      	ldr	r2, [pc, #100]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005fbc:	f043 0310 	orr.w	r3, r3, #16
 8005fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fc2:	4b17      	ldr	r3, [pc, #92]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc6:	f003 0310 	and.w	r3, r3, #16
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	2036      	movs	r0, #54	@ 0x36
 8005fd4:	f001 ff2b 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005fd8:	2036      	movs	r0, #54	@ 0x36
 8005fda:	f001 ff44 	bl	8007e66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005fde:	e018      	b.n	8006012 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a0f      	ldr	r2, [pc, #60]	@ (8006024 <HAL_TIM_Base_MspInit+0x80>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d113      	bne.n	8006012 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005fea:	4b0d      	ldr	r3, [pc, #52]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fee:	4a0c      	ldr	r2, [pc, #48]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005ff0:	f043 0320 	orr.w	r3, r3, #32
 8005ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8006020 <HAL_TIM_Base_MspInit+0x7c>)
 8005ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffa:	f003 0320 	and.w	r3, r3, #32
 8005ffe:	60bb      	str	r3, [r7, #8]
 8006000:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006002:	2200      	movs	r2, #0
 8006004:	2100      	movs	r1, #0
 8006006:	2037      	movs	r0, #55	@ 0x37
 8006008:	f001 ff11 	bl	8007e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800600c:	2037      	movs	r0, #55	@ 0x37
 800600e:	f001 ff2a 	bl	8007e66 <HAL_NVIC_EnableIRQ>
}
 8006012:	bf00      	nop
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	40001000 	.word	0x40001000
 8006020:	40021000 	.word	0x40021000
 8006024:	40001400 	.word	0x40001400

08006028 <zmod4xxx_read_status>:
 */

#include "zmod4xxx.h"

zmod4xxx_err zmod4xxx_read_status(zmod4xxx_dev_t *dev, uint8_t *status)
{
 8006028:	b590      	push	{r4, r7, lr}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
    int8_t ret;
    uint8_t st;

    ret = dev->read(dev->i2c_addr, ZMOD4XXX_ADDR_STATUS, &st, 1);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	695c      	ldr	r4, [r3, #20]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	7818      	ldrb	r0, [r3, #0]
 800603a:	f107 020e 	add.w	r2, r7, #14
 800603e:	2301      	movs	r3, #1
 8006040:	2194      	movs	r1, #148	@ 0x94
 8006042:	47a0      	blx	r4
 8006044:	4603      	mov	r3, r0
 8006046:	73fb      	strb	r3, [r7, #15]
    if (0 != ret) {
 8006048:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d002      	beq.n	8006056 <zmod4xxx_read_status+0x2e>
        return ERROR_I2C;
 8006050:	f06f 0302 	mvn.w	r3, #2
 8006054:	e003      	b.n	800605e <zmod4xxx_read_status+0x36>
    }
    *status = st;
 8006056:	7bba      	ldrb	r2, [r7, #14]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	701a      	strb	r2, [r3, #0]
    return ZMOD4XXX_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3714      	adds	r7, #20
 8006062:	46bd      	mov	sp, r7
 8006064:	bd90      	pop	{r4, r7, pc}
	...

08006068 <zmod4xxx_calc_factor>:
    return ZMOD4XXX_OK;
}

zmod4xxx_err zmod4xxx_calc_factor(zmod4xxx_conf *conf, uint8_t *hsp,
                                  uint8_t *config)
{
 8006068:	b480      	push	{r7}
 800606a:	b08b      	sub	sp, #44	@ 0x2c
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
    int16_t hsp_temp[HSP_MAX];
    float hspf;
    uint8_t i;

    for (i = 0; i < conf->h.len; i = i + 2) {
 8006074:	2300      	movs	r3, #0
 8006076:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800607a:	e07d      	b.n	8006178 <zmod4xxx_calc_factor+0x110>
        hsp_temp[i / 2] =
            ((conf->h.data_buf[i] << 8) + conf->h.data_buf[i + 1]);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006084:	4413      	add	r3, r2
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	021b      	lsls	r3, r3, #8
 800608a:	b29b      	uxth	r3, r3
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	6891      	ldr	r1, [r2, #8]
 8006090:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006094:	3201      	adds	r2, #1
 8006096:	440a      	add	r2, r1
 8006098:	7812      	ldrb	r2, [r2, #0]
 800609a:	4413      	add	r3, r2
 800609c:	b29a      	uxth	r2, r3
        hsp_temp[i / 2] =
 800609e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060a2:	085b      	lsrs	r3, r3, #1
 80060a4:	b2db      	uxtb	r3, r3
            ((conf->h.data_buf[i] << 8) + conf->h.data_buf[i + 1]);
 80060a6:	b212      	sxth	r2, r2
        hsp_temp[i / 2] =
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	3328      	adds	r3, #40	@ 0x28
 80060ac:	443b      	add	r3, r7
 80060ae:	f823 2c18 	strh.w	r2, [r3, #-24]
        hspf = (-((float)config[2] * 256.0F + config[3]) *
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	3302      	adds	r3, #2
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	ee07 3a90 	vmov	s15, r3
 80060bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006194 <zmod4xxx_calc_factor+0x12c>
 80060c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	3303      	adds	r3, #3
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	ee07 3a90 	vmov	s15, r3
 80060d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060da:	eeb1 7a67 	vneg.f32	s14, s15
                ((config[4] + 640.0F) * (config[5] + hsp_temp[i / 2]) -
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	3304      	adds	r3, #4
 80060e2:	781b      	ldrb	r3, [r3, #0]
 80060e4:	ee07 3a90 	vmov	s15, r3
 80060e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060ec:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006198 <zmod4xxx_calc_factor+0x130>
 80060f0:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3305      	adds	r3, #5
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	b2db      	uxtb	r3, r3
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	3328      	adds	r3, #40	@ 0x28
 8006108:	443b      	add	r3, r7
 800610a:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800610e:	4413      	add	r3, r2
 8006110:	ee07 3a90 	vmov	s15, r3
 8006114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006118:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800611c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800619c <zmod4xxx_calc_factor+0x134>
 8006120:	ee77 7ae6 	vsub.f32	s15, s15, s13
        hspf = (-((float)config[2] * 256.0F + config[3]) *
 8006124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006128:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80061a0 <zmod4xxx_calc_factor+0x138>
 800612c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006130:	edc7 7a08 	vstr	s15, [r7, #32]
                 512000.0F)) /
               12288000.0F;

        hsp[i] = (uint8_t)((uint16_t)hspf >> 8);
 8006134:	edd7 7a08 	vldr	s15, [r7, #32]
 8006138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800613c:	ee17 3a90 	vmov	r3, s15
 8006140:	b29b      	uxth	r3, r3
 8006142:	0a1b      	lsrs	r3, r3, #8
 8006144:	b299      	uxth	r1, r3
 8006146:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	4413      	add	r3, r2
 800614e:	b2ca      	uxtb	r2, r1
 8006150:	701a      	strb	r2, [r3, #0]
        hsp[i + 1] = (uint8_t)((uint16_t)hspf & 0x00FF);
 8006152:	edd7 7a08 	vldr	s15, [r7, #32]
 8006156:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800615a:	ee17 3a90 	vmov	r3, s15
 800615e:	b299      	uxth	r1, r3
 8006160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006164:	3301      	adds	r3, #1
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	4413      	add	r3, r2
 800616a:	b2ca      	uxtb	r2, r1
 800616c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < conf->h.len; i = i + 2) {
 800616e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006172:	3302      	adds	r3, #2
 8006174:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	795b      	ldrb	r3, [r3, #5]
 800617c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006180:	429a      	cmp	r2, r3
 8006182:	f4ff af7b 	bcc.w	800607c <zmod4xxx_calc_factor+0x14>
    }
    return ZMOD4XXX_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	372c      	adds	r7, #44	@ 0x2c
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	43800000 	.word	0x43800000
 8006198:	44200000 	.word	0x44200000
 800619c:	48fa0000 	.word	0x48fa0000
 80061a0:	4b3b8000 	.word	0x4b3b8000

080061a4 <zmod4xxx_init_sensor>:

zmod4xxx_err zmod4xxx_init_sensor(zmod4xxx_dev_t *dev)
{
 80061a4:	b590      	push	{r4, r7, lr}
 80061a6:	b091      	sub	sp, #68	@ 0x44
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
    zmod4xxx_err api_ret;
    uint8_t hsp[HSP_MAX * 2];
    uint8_t data_r[RSLT_MAX];
    uint8_t zmod4xxx_status;

    i2c_ret = dev->read(dev->i2c_addr, 0xB7, data_r, 1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	695c      	ldr	r4, [r3, #20]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	7818      	ldrb	r0, [r3, #0]
 80061b4:	f107 020c 	add.w	r2, r7, #12
 80061b8:	2301      	movs	r3, #1
 80061ba:	21b7      	movs	r1, #183	@ 0xb7
 80061bc:	47a0      	blx	r4
 80061be:	4603      	mov	r3, r0
 80061c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 80061c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d002      	beq.n	80061d2 <zmod4xxx_init_sensor+0x2e>
        return ERROR_I2C;
 80061cc:	f06f 0302 	mvn.w	r3, #2
 80061d0:	e0c7      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }

    api_ret = zmod4xxx_calc_factor(dev->init_conf, hsp, dev->config);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a18      	ldr	r0, [r3, #32]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	1c5a      	adds	r2, r3, #1
 80061da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80061de:	4619      	mov	r1, r3
 80061e0:	f7ff ff42 	bl	8006068 <zmod4xxx_calc_factor>
 80061e4:	4603      	mov	r3, r0
 80061e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    if (api_ret) {
 80061ea:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <zmod4xxx_init_sensor+0x54>
        return api_ret;
 80061f2:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80061f6:	e0b4      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }

    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->h.addr, hsp,
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	699c      	ldr	r4, [r3, #24]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	7818      	ldrb	r0, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	7919      	ldrb	r1, [r3, #4]
                         dev->init_conf->h.len);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->h.addr, hsp,
 800620a:	795b      	ldrb	r3, [r3, #5]
 800620c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8006210:	47a0      	blx	r4
 8006212:	4603      	mov	r3, r0
 8006214:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 8006218:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800621c:	2b00      	cmp	r3, #0
 800621e:	d002      	beq.n	8006226 <zmod4xxx_init_sensor+0x82>
        return ERROR_I2C;
 8006220:	f06f 0302 	mvn.w	r3, #2
 8006224:	e09d      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->d.addr,
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699c      	ldr	r4, [r3, #24]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	7818      	ldrb	r0, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	7b19      	ldrb	r1, [r3, #12]
                         dev->init_conf->d.data_buf, dev->init_conf->d.len);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->d.addr,
 8006238:	691a      	ldr	r2, [r3, #16]
                         dev->init_conf->d.data_buf, dev->init_conf->d.len);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->d.addr,
 800623e:	7b5b      	ldrb	r3, [r3, #13]
 8006240:	47a0      	blx	r4
 8006242:	4603      	mov	r3, r0
 8006244:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 8006248:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <zmod4xxx_init_sensor+0xb2>
        return ERROR_I2C;
 8006250:	f06f 0302 	mvn.w	r3, #2
 8006254:	e085      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->m.addr,
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	699c      	ldr	r4, [r3, #24]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	7818      	ldrb	r0, [r3, #0]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	7d19      	ldrb	r1, [r3, #20]
                         dev->init_conf->m.data_buf, dev->init_conf->m.len);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->m.addr,
 8006268:	699a      	ldr	r2, [r3, #24]
                         dev->init_conf->m.data_buf, dev->init_conf->m.len);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->m.addr,
 800626e:	7d5b      	ldrb	r3, [r3, #21]
 8006270:	47a0      	blx	r4
 8006272:	4603      	mov	r3, r0
 8006274:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 8006278:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <zmod4xxx_init_sensor+0xe2>
        return ERROR_I2C;
 8006280:	f06f 0302 	mvn.w	r3, #2
 8006284:	e06d      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->s.addr,
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699c      	ldr	r4, [r3, #24]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	7818      	ldrb	r0, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	7f19      	ldrb	r1, [r3, #28]
                         dev->init_conf->s.data_buf, dev->init_conf->s.len);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->s.addr,
 8006298:	6a1a      	ldr	r2, [r3, #32]
                         dev->init_conf->s.data_buf, dev->init_conf->s.len);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->write(dev->i2c_addr, dev->init_conf->s.addr,
 800629e:	7f5b      	ldrb	r3, [r3, #29]
 80062a0:	47a0      	blx	r4
 80062a2:	4603      	mov	r3, r0
 80062a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 80062a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d002      	beq.n	80062b6 <zmod4xxx_init_sensor+0x112>
        return ERROR_I2C;
 80062b0:	f06f 0302 	mvn.w	r3, #2
 80062b4:	e055      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }

    i2c_ret =
        dev->write(dev->i2c_addr, ZMOD4XXX_ADDR_CMD, &dev->init_conf->start, 1);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	699c      	ldr	r4, [r3, #24]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	7818      	ldrb	r0, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	461a      	mov	r2, r3
 80062c4:	2301      	movs	r3, #1
 80062c6:	2193      	movs	r1, #147	@ 0x93
 80062c8:	47a0      	blx	r4
 80062ca:	4603      	mov	r3, r0
 80062cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 80062d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <zmod4xxx_init_sensor+0x13a>
        return ERROR_I2C;
 80062d8:	f06f 0302 	mvn.w	r3, #2
 80062dc:	e041      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }
    do {
        api_ret = zmod4xxx_read_status(dev, &zmod4xxx_status);
 80062de:	f107 030b 	add.w	r3, r7, #11
 80062e2:	4619      	mov	r1, r3
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7ff fe9f 	bl	8006028 <zmod4xxx_read_status>
 80062ea:	4603      	mov	r3, r0
 80062ec:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        if (api_ret) {
 80062f0:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d002      	beq.n	80062fe <zmod4xxx_init_sensor+0x15a>
            return api_ret;
 80062f8:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80062fc:	e031      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
        }
        dev->delay_ms(50);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	2032      	movs	r0, #50	@ 0x32
 8006304:	4798      	blx	r3
    } while (zmod4xxx_status & STATUS_SEQUENCER_RUNNING_MASK);
 8006306:	7afb      	ldrb	r3, [r7, #11]
 8006308:	b25b      	sxtb	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	dbe7      	blt.n	80062de <zmod4xxx_init_sensor+0x13a>

    i2c_ret = dev->read(dev->i2c_addr, dev->init_conf->r.addr, data_r,
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	695c      	ldr	r4, [r3, #20]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	7818      	ldrb	r0, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
                        dev->init_conf->r.len);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a1b      	ldr	r3, [r3, #32]
    i2c_ret = dev->read(dev->i2c_addr, dev->init_conf->r.addr, data_r,
 8006322:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006326:	f107 020c 	add.w	r2, r7, #12
 800632a:	47a0      	blx	r4
 800632c:	4603      	mov	r3, r0
 800632e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (i2c_ret) {
 8006332:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <zmod4xxx_init_sensor+0x19c>
        return ERROR_I2C;
 800633a:	f06f 0302 	mvn.w	r3, #2
 800633e:	e010      	b.n	8006362 <zmod4xxx_init_sensor+0x1be>
    }

    dev->mox_lr = (uint16_t)(data_r[0] << 8) | data_r[1];
 8006340:	7b3b      	ldrb	r3, [r7, #12]
 8006342:	021b      	lsls	r3, r3, #8
 8006344:	b29b      	uxth	r3, r3
 8006346:	7b7a      	ldrb	r2, [r7, #13]
 8006348:	4313      	orrs	r3, r2
 800634a:	b29a      	uxth	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	815a      	strh	r2, [r3, #10]
    dev->mox_er = (uint16_t)(data_r[2] << 8) | data_r[3];
 8006350:	7bbb      	ldrb	r3, [r7, #14]
 8006352:	021b      	lsls	r3, r3, #8
 8006354:	b29b      	uxth	r3, r3
 8006356:	7bfa      	ldrb	r2, [r7, #15]
 8006358:	4313      	orrs	r3, r2
 800635a:	b29a      	uxth	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	811a      	strh	r2, [r3, #8]
    return ZMOD4XXX_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3744      	adds	r7, #68	@ 0x44
 8006366:	46bd      	mov	sp, r7
 8006368:	bd90      	pop	{r4, r7, pc}

0800636a <zmod4xxx_init_measurement>:

zmod4xxx_err zmod4xxx_init_measurement(zmod4xxx_dev_t *dev)
{
 800636a:	b590      	push	{r4, r7, lr}
 800636c:	b089      	sub	sp, #36	@ 0x24
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
    int8_t i2c_ret;
    zmod4xxx_err api_ret;
    uint8_t hsp[HSP_MAX * 2];

    api_ret = zmod4xxx_calc_factor(dev->meas_conf, hsp, dev->config);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	f107 030c 	add.w	r3, r7, #12
 800637e:	4619      	mov	r1, r3
 8006380:	f7ff fe72 	bl	8006068 <zmod4xxx_calc_factor>
 8006384:	4603      	mov	r3, r0
 8006386:	77fb      	strb	r3, [r7, #31]
    if (api_ret) {
 8006388:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <zmod4xxx_init_measurement+0x2c>
        return api_ret;
 8006390:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006394:	e05b      	b.n	800644e <zmod4xxx_init_measurement+0xe4>
    }

    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->h.addr, hsp,
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	699c      	ldr	r4, [r3, #24]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	7818      	ldrb	r0, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a2:	7919      	ldrb	r1, [r3, #4]
                         dev->meas_conf->h.len);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->h.addr, hsp,
 80063a8:	795b      	ldrb	r3, [r3, #5]
 80063aa:	f107 020c 	add.w	r2, r7, #12
 80063ae:	47a0      	blx	r4
 80063b0:	4603      	mov	r3, r0
 80063b2:	77bb      	strb	r3, [r7, #30]
    if (i2c_ret) {
 80063b4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <zmod4xxx_init_measurement+0x58>
        return ERROR_I2C;
 80063bc:	f06f 0302 	mvn.w	r3, #2
 80063c0:	e045      	b.n	800644e <zmod4xxx_init_measurement+0xe4>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->d.addr,
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699c      	ldr	r4, [r3, #24]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	7818      	ldrb	r0, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ce:	7b19      	ldrb	r1, [r3, #12]
                         dev->meas_conf->d.data_buf, dev->meas_conf->d.len);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->d.addr,
 80063d4:	691a      	ldr	r2, [r3, #16]
                         dev->meas_conf->d.data_buf, dev->meas_conf->d.len);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->d.addr,
 80063da:	7b5b      	ldrb	r3, [r3, #13]
 80063dc:	47a0      	blx	r4
 80063de:	4603      	mov	r3, r0
 80063e0:	77bb      	strb	r3, [r7, #30]
    if (i2c_ret) {
 80063e2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <zmod4xxx_init_measurement+0x86>
        return ERROR_I2C;
 80063ea:	f06f 0302 	mvn.w	r3, #2
 80063ee:	e02e      	b.n	800644e <zmod4xxx_init_measurement+0xe4>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->m.addr,
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699c      	ldr	r4, [r3, #24]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	7818      	ldrb	r0, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fc:	7d19      	ldrb	r1, [r3, #20]
                         dev->meas_conf->m.data_buf, dev->meas_conf->m.len);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->m.addr,
 8006402:	699a      	ldr	r2, [r3, #24]
                         dev->meas_conf->m.data_buf, dev->meas_conf->m.len);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->m.addr,
 8006408:	7d5b      	ldrb	r3, [r3, #21]
 800640a:	47a0      	blx	r4
 800640c:	4603      	mov	r3, r0
 800640e:	77bb      	strb	r3, [r7, #30]
    if (i2c_ret) {
 8006410:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <zmod4xxx_init_measurement+0xb4>
        return ERROR_I2C;
 8006418:	f06f 0302 	mvn.w	r3, #2
 800641c:	e017      	b.n	800644e <zmod4xxx_init_measurement+0xe4>
    }
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->s.addr,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	699c      	ldr	r4, [r3, #24]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	7818      	ldrb	r0, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642a:	7f19      	ldrb	r1, [r3, #28]
                         dev->meas_conf->s.data_buf, dev->meas_conf->s.len);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->s.addr,
 8006430:	6a1a      	ldr	r2, [r3, #32]
                         dev->meas_conf->s.data_buf, dev->meas_conf->s.len);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    i2c_ret = dev->write(dev->i2c_addr, dev->meas_conf->s.addr,
 8006436:	7f5b      	ldrb	r3, [r3, #29]
 8006438:	47a0      	blx	r4
 800643a:	4603      	mov	r3, r0
 800643c:	77bb      	strb	r3, [r7, #30]
    if (i2c_ret) {
 800643e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d002      	beq.n	800644c <zmod4xxx_init_measurement+0xe2>
        return ERROR_I2C;
 8006446:	f06f 0302 	mvn.w	r3, #2
 800644a:	e000      	b.n	800644e <zmod4xxx_init_measurement+0xe4>
    }
    return ZMOD4XXX_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3724      	adds	r7, #36	@ 0x24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd90      	pop	{r4, r7, pc}

08006456 <zmod4xxx_read_adc_result>:
{
    return zmod4xxx_start_measurement_at ( dev, dev->meas_conf->start );
}

zmod4xxx_err zmod4xxx_read_adc_result(zmod4xxx_dev_t *dev, uint8_t *adc_result)
{
 8006456:	b590      	push	{r4, r7, lr}
 8006458:	b085      	sub	sp, #20
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	6039      	str	r1, [r7, #0]
    int8_t ret;

    ret = dev->read(dev->i2c_addr, dev->meas_conf->r.addr, adc_result,
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	695c      	ldr	r4, [r3, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	7818      	ldrb	r0, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646c:	f893 1024 	ldrb.w	r1, [r3, #36]	@ 0x24
                    dev->meas_conf->r.len);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    ret = dev->read(dev->i2c_addr, dev->meas_conf->r.addr, adc_result,
 8006474:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006478:	683a      	ldr	r2, [r7, #0]
 800647a:	47a0      	blx	r4
 800647c:	4603      	mov	r3, r0
 800647e:	73fb      	strb	r3, [r7, #15]
    if (ret) {
 8006480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d002      	beq.n	800648e <zmod4xxx_read_adc_result+0x38>
        return ERROR_I2C;
 8006488:	f06f 0302 	mvn.w	r3, #2
 800648c:	e000      	b.n	8006490 <zmod4xxx_read_adc_result+0x3a>
    }

    return ZMOD4XXX_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	bd90      	pop	{r4, r7, pc}

08006498 <Reset_Handler>:
 8006498:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064d0 <LoopForever+0x2>
 800649c:	f7ff fd00 	bl	8005ea0 <SystemInit>
 80064a0:	480c      	ldr	r0, [pc, #48]	@ (80064d4 <LoopForever+0x6>)
 80064a2:	490d      	ldr	r1, [pc, #52]	@ (80064d8 <LoopForever+0xa>)
 80064a4:	4a0d      	ldr	r2, [pc, #52]	@ (80064dc <LoopForever+0xe>)
 80064a6:	2300      	movs	r3, #0
 80064a8:	e002      	b.n	80064b0 <LoopCopyDataInit>

080064aa <CopyDataInit>:
 80064aa:	58d4      	ldr	r4, [r2, r3]
 80064ac:	50c4      	str	r4, [r0, r3]
 80064ae:	3304      	adds	r3, #4

080064b0 <LoopCopyDataInit>:
 80064b0:	18c4      	adds	r4, r0, r3
 80064b2:	428c      	cmp	r4, r1
 80064b4:	d3f9      	bcc.n	80064aa <CopyDataInit>
 80064b6:	4a0a      	ldr	r2, [pc, #40]	@ (80064e0 <LoopForever+0x12>)
 80064b8:	4c0a      	ldr	r4, [pc, #40]	@ (80064e4 <LoopForever+0x16>)
 80064ba:	2300      	movs	r3, #0
 80064bc:	e001      	b.n	80064c2 <LoopFillZerobss>

080064be <FillZerobss>:
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	3204      	adds	r2, #4

080064c2 <LoopFillZerobss>:
 80064c2:	42a2      	cmp	r2, r4
 80064c4:	d3fb      	bcc.n	80064be <FillZerobss>
 80064c6:	f004 ff5f 	bl	800b388 <__libc_init_array>
 80064ca:	f7fe fcbb 	bl	8004e44 <main>

080064ce <LoopForever>:
 80064ce:	e7fe      	b.n	80064ce <LoopForever>
 80064d0:	20010000 	.word	0x20010000
 80064d4:	20000000 	.word	0x20000000
 80064d8:	200000fc 	.word	0x200000fc
 80064dc:	0800c8d4 	.word	0x0800c8d4
 80064e0:	200000fc 	.word	0x200000fc
 80064e4:	200005cc 	.word	0x200005cc

080064e8 <CAN1_RX0_IRQHandler>:
 80064e8:	e7fe      	b.n	80064e8 <CAN1_RX0_IRQHandler>

080064ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b082      	sub	sp, #8
 80064ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80064f0:	2300      	movs	r3, #0
 80064f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064f4:	2003      	movs	r0, #3
 80064f6:	f001 fc8f 	bl	8007e18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80064fa:	200f      	movs	r0, #15
 80064fc:	f000 f80e 	bl	800651c <HAL_InitTick>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d002      	beq.n	800650c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	71fb      	strb	r3, [r7, #7]
 800650a:	e001      	b.n	8006510 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800650c:	f7ff fc2e 	bl	8005d6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006510:	79fb      	ldrb	r3, [r7, #7]
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006528:	4b17      	ldr	r3, [pc, #92]	@ (8006588 <HAL_InitTick+0x6c>)
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d023      	beq.n	8006578 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006530:	4b16      	ldr	r3, [pc, #88]	@ (800658c <HAL_InitTick+0x70>)
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	4b14      	ldr	r3, [pc, #80]	@ (8006588 <HAL_InitTick+0x6c>)
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	4619      	mov	r1, r3
 800653a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800653e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006542:	fbb2 f3f3 	udiv	r3, r2, r3
 8006546:	4618      	mov	r0, r3
 8006548:	f001 fc9b 	bl	8007e82 <HAL_SYSTICK_Config>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10f      	bne.n	8006572 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b0f      	cmp	r3, #15
 8006556:	d809      	bhi.n	800656c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006558:	2200      	movs	r2, #0
 800655a:	6879      	ldr	r1, [r7, #4]
 800655c:	f04f 30ff 	mov.w	r0, #4294967295
 8006560:	f001 fc65 	bl	8007e2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006564:	4a0a      	ldr	r2, [pc, #40]	@ (8006590 <HAL_InitTick+0x74>)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e007      	b.n	800657c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	73fb      	strb	r3, [r7, #15]
 8006570:	e004      	b.n	800657c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	73fb      	strb	r3, [r7, #15]
 8006576:	e001      	b.n	800657c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800657c:	7bfb      	ldrb	r3, [r7, #15]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	200000f8 	.word	0x200000f8
 800658c:	200000f0 	.word	0x200000f0
 8006590:	200000f4 	.word	0x200000f4

08006594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006594:	b480      	push	{r7}
 8006596:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006598:	4b06      	ldr	r3, [pc, #24]	@ (80065b4 <HAL_IncTick+0x20>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	461a      	mov	r2, r3
 800659e:	4b06      	ldr	r3, [pc, #24]	@ (80065b8 <HAL_IncTick+0x24>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4413      	add	r3, r2
 80065a4:	4a04      	ldr	r2, [pc, #16]	@ (80065b8 <HAL_IncTick+0x24>)
 80065a6:	6013      	str	r3, [r2, #0]
}
 80065a8:	bf00      	nop
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	200000f8 	.word	0x200000f8
 80065b8:	200005c8 	.word	0x200005c8

080065bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	af00      	add	r7, sp, #0
  return uwTick;
 80065c0:	4b03      	ldr	r3, [pc, #12]	@ (80065d0 <HAL_GetTick+0x14>)
 80065c2:	681b      	ldr	r3, [r3, #0]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	200005c8 	.word	0x200005c8

080065d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	609a      	str	r2, [r3, #8]
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
 8006602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	431a      	orrs	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	609a      	str	r2, [r3, #8]
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006630:	4618      	mov	r0, r3
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	3360      	adds	r3, #96	@ 0x60
 800664e:	461a      	mov	r2, r3
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	4b08      	ldr	r3, [pc, #32]	@ (8006680 <LL_ADC_SetOffset+0x44>)
 800665e:	4013      	ands	r3, r2
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006666:	683a      	ldr	r2, [r7, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	4313      	orrs	r3, r2
 800666c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006674:	bf00      	nop
 8006676:	371c      	adds	r7, #28
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	03fff000 	.word	0x03fff000

08006684 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	3360      	adds	r3, #96	@ 0x60
 8006692:	461a      	mov	r2, r3
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4413      	add	r3, r2
 800669a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b087      	sub	sp, #28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	3360      	adds	r3, #96	@ 0x60
 80066c0:	461a      	mov	r2, r3
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	4413      	add	r3, r2
 80066c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	431a      	orrs	r2, r3
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80066da:	bf00      	nop
 80066dc:	371c      	adds	r7, #28
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr

080066e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80066e6:	b480      	push	{r7}
 80066e8:	b083      	sub	sp, #12
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80066fa:	2301      	movs	r3, #1
 80066fc:	e000      	b.n	8006700 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	3330      	adds	r3, #48	@ 0x30
 800671c:	461a      	mov	r2, r3
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	0a1b      	lsrs	r3, r3, #8
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	f003 030c 	and.w	r3, r3, #12
 8006728:	4413      	add	r3, r2
 800672a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f003 031f 	and.w	r3, r3, #31
 8006736:	211f      	movs	r1, #31
 8006738:	fa01 f303 	lsl.w	r3, r1, r3
 800673c:	43db      	mvns	r3, r3
 800673e:	401a      	ands	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	0e9b      	lsrs	r3, r3, #26
 8006744:	f003 011f 	and.w	r1, r3, #31
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f003 031f 	and.w	r3, r3, #31
 800674e:	fa01 f303 	lsl.w	r3, r1, r3
 8006752:	431a      	orrs	r2, r3
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006758:	bf00      	nop
 800675a:	371c      	adds	r7, #28
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006770:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006778:	2301      	movs	r3, #1
 800677a:	e000      	b.n	800677e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800678a:	b480      	push	{r7}
 800678c:	b087      	sub	sp, #28
 800678e:	af00      	add	r7, sp, #0
 8006790:	60f8      	str	r0, [r7, #12]
 8006792:	60b9      	str	r1, [r7, #8]
 8006794:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3314      	adds	r3, #20
 800679a:	461a      	mov	r2, r3
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	0e5b      	lsrs	r3, r3, #25
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	4413      	add	r3, r2
 80067a8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	0d1b      	lsrs	r3, r3, #20
 80067b2:	f003 031f 	and.w	r3, r3, #31
 80067b6:	2107      	movs	r1, #7
 80067b8:	fa01 f303 	lsl.w	r3, r1, r3
 80067bc:	43db      	mvns	r3, r3
 80067be:	401a      	ands	r2, r3
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	0d1b      	lsrs	r3, r3, #20
 80067c4:	f003 031f 	and.w	r3, r3, #31
 80067c8:	6879      	ldr	r1, [r7, #4]
 80067ca:	fa01 f303 	lsl.w	r3, r1, r3
 80067ce:	431a      	orrs	r2, r3
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80067d4:	bf00      	nop
 80067d6:	371c      	adds	r7, #28
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067f8:	43db      	mvns	r3, r3
 80067fa:	401a      	ands	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f003 0318 	and.w	r3, r3, #24
 8006802:	4908      	ldr	r1, [pc, #32]	@ (8006824 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006804:	40d9      	lsrs	r1, r3
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	400b      	ands	r3, r1
 800680a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800680e:	431a      	orrs	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	0007ffff 	.word	0x0007ffff

08006828 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006838:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6093      	str	r3, [r2, #8]
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800685c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006860:	d101      	bne.n	8006866 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006862:	2301      	movs	r3, #1
 8006864:	e000      	b.n	8006868 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006884:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006888:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068b0:	d101      	bne.n	80068b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068d8:	f043 0201 	orr.w	r2, r3, #1
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80068e0:	bf00      	nop
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006900:	f043 0202 	orr.w	r2, r3, #2
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b01      	cmp	r3, #1
 8006926:	d101      	bne.n	800692c <LL_ADC_IsEnabled+0x18>
 8006928:	2301      	movs	r3, #1
 800692a:	e000      	b.n	800692e <LL_ADC_IsEnabled+0x1a>
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800693a:	b480      	push	{r7}
 800693c:	b083      	sub	sp, #12
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b02      	cmp	r3, #2
 800694c:	d101      	bne.n	8006952 <LL_ADC_IsDisableOngoing+0x18>
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <LL_ADC_IsDisableOngoing+0x1a>
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006970:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006974:	f043 0204 	orr.w	r2, r3, #4
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b04      	cmp	r3, #4
 800699a:	d101      	bne.n	80069a0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800699c:	2301      	movs	r3, #1
 800699e:	e000      	b.n	80069a2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b083      	sub	sp, #12
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d101      	bne.n	80069c6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e000      	b.n	80069c8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80069e0:	2300      	movs	r3, #0
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e126      	b.n	8006c3c <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d109      	bne.n	8006a10 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f7f9 fe11 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7ff ff19 	bl	800684c <LL_ADC_IsDeepPowerDownEnabled>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d004      	beq.n	8006a2a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff feff 	bl	8006828 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7ff ff34 	bl	800689c <LL_ADC_IsInternalRegulatorEnabled>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d115      	bne.n	8006a66 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff ff18 	bl	8006874 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a44:	4b7f      	ldr	r3, [pc, #508]	@ (8006c44 <HAL_ADC_Init+0x270>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	099b      	lsrs	r3, r3, #6
 8006a4a:	4a7f      	ldr	r2, [pc, #508]	@ (8006c48 <HAL_ADC_Init+0x274>)
 8006a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a50:	099b      	lsrs	r3, r3, #6
 8006a52:	3301      	adds	r3, #1
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006a58:	e002      	b.n	8006a60 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1f9      	bne.n	8006a5a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7ff ff16 	bl	800689c <LL_ADC_IsInternalRegulatorEnabled>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10d      	bne.n	8006a92 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a7a:	f043 0210 	orr.w	r2, r3, #16
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a86:	f043 0201 	orr.w	r2, r3, #1
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7ff ff76 	bl	8006988 <LL_ADC_REG_IsConversionOngoing>
 8006a9c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa2:	f003 0310 	and.w	r3, r3, #16
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f040 80bf 	bne.w	8006c2a <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f040 80bb 	bne.w	8006c2a <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006abc:	f043 0202 	orr.w	r2, r3, #2
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff ff23 	bl	8006914 <LL_ADC_IsEnabled>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d10b      	bne.n	8006aec <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ad4:	485d      	ldr	r0, [pc, #372]	@ (8006c4c <HAL_ADC_Init+0x278>)
 8006ad6:	f7ff ff1d 	bl	8006914 <LL_ADC_IsEnabled>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d105      	bne.n	8006aec <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	485a      	ldr	r0, [pc, #360]	@ (8006c50 <HAL_ADC_Init+0x27c>)
 8006ae8:	f7ff fd74 	bl	80065d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	7e5b      	ldrb	r3, [r3, #25]
 8006af0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006af6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006afc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006b02:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b0a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d106      	bne.n	8006b28 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	045b      	lsls	r3, r3, #17
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d009      	beq.n	8006b44 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b34:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b3e:	69ba      	ldr	r2, [r7, #24]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68da      	ldr	r2, [r3, #12]
 8006b4a:	4b42      	ldr	r3, [pc, #264]	@ (8006c54 <HAL_ADC_Init+0x280>)
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6812      	ldr	r2, [r2, #0]
 8006b52:	69b9      	ldr	r1, [r7, #24]
 8006b54:	430b      	orrs	r3, r1
 8006b56:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7ff ff26 	bl	80069ae <LL_ADC_INJ_IsConversionOngoing>
 8006b62:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d13d      	bne.n	8006be6 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d13a      	bne.n	8006be6 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006b74:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006b7c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b8c:	f023 0302 	bic.w	r3, r3, #2
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6812      	ldr	r2, [r2, #0]
 8006b94:	69b9      	ldr	r1, [r7, #24]
 8006b96:	430b      	orrs	r3, r1
 8006b98:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d118      	bne.n	8006bd6 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006bae:	f023 0304 	bic.w	r3, r3, #4
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006bba:	4311      	orrs	r1, r2
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006bc0:	4311      	orrs	r1, r2
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f042 0201 	orr.w	r2, r2, #1
 8006bd2:	611a      	str	r2, [r3, #16]
 8006bd4:	e007      	b.n	8006be6 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	691a      	ldr	r2, [r3, #16]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0201 	bic.w	r2, r2, #1
 8006be4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d10c      	bne.n	8006c08 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf4:	f023 010f 	bic.w	r1, r3, #15
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	1e5a      	subs	r2, r3, #1
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c06:	e007      	b.n	8006c18 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 020f 	bic.w	r2, r2, #15
 8006c16:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c1c:	f023 0303 	bic.w	r3, r3, #3
 8006c20:	f043 0201 	orr.w	r2, r3, #1
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	655a      	str	r2, [r3, #84]	@ 0x54
 8006c28:	e007      	b.n	8006c3a <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c2e:	f043 0210 	orr.w	r2, r3, #16
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006c3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3720      	adds	r7, #32
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	200000f0 	.word	0x200000f0
 8006c48:	053e2d63 	.word	0x053e2d63
 8006c4c:	50040000 	.word	0x50040000
 8006c50:	50040300 	.word	0x50040300
 8006c54:	fff0c007 	.word	0xfff0c007

08006c58 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7ff fe8f 	bl	8006988 <LL_ADC_REG_IsConversionOngoing>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f040 80a0 	bne.w	8006db2 <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d101      	bne.n	8006c80 <HAL_ADC_Start_IT+0x28>
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	e09b      	b.n	8006db8 <HAL_ADC_Start_IT+0x160>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fe51 	bl	8007930 <ADC_Enable>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006c92:	7bfb      	ldrb	r3, [r7, #15]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f040 8087 	bne.w	8006da8 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006ca2:	f023 0301 	bic.w	r3, r3, #1
 8006ca6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d006      	beq.n	8006cc8 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cbe:	f023 0206 	bic.w	r2, r3, #6
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006cc6:	e002      	b.n	8006cce <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	221c      	movs	r2, #28
 8006cd4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	685a      	ldr	r2, [r3, #4]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 021c 	bic.w	r2, r2, #28
 8006cec:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	695b      	ldr	r3, [r3, #20]
 8006cf2:	2b08      	cmp	r3, #8
 8006cf4:	d108      	bne.n	8006d08 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f042 0208 	orr.w	r2, r2, #8
 8006d04:	605a      	str	r2, [r3, #4]
          break;
 8006d06:	e008      	b.n	8006d1a <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0204 	orr.w	r2, r2, #4
 8006d16:	605a      	str	r2, [r3, #4]
          break;
 8006d18:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d107      	bne.n	8006d32 <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f042 0210 	orr.w	r2, r2, #16
 8006d30:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d02d      	beq.n	8006d9c <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d44:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006d48:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	695b      	ldr	r3, [r3, #20]
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	d110      	bne.n	8006d7a <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0220 	bic.w	r2, r2, #32
 8006d66:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d76:	605a      	str	r2, [r3, #4]
            break;
 8006d78:	e010      	b.n	8006d9c <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d88:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0220 	orr.w	r2, r2, #32
 8006d98:	605a      	str	r2, [r3, #4]
            break;
 8006d9a:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff fddd 	bl	8006960 <LL_ADC_REG_StartConversion>
 8006da6:	e006      	b.n	8006db6 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8006db0:	e001      	b.n	8006db6 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006db2:	2302      	movs	r3, #2
 8006db4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8006db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b088      	sub	sp, #32
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006de2:	2300      	movs	r3, #0
 8006de4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	f003 0302 	and.w	r3, r3, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d017      	beq.n	8006e30 <HAL_ADC_IRQHandler+0x56>
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d012      	beq.n	8006e30 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0e:	f003 0310 	and.w	r3, r3, #16
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d105      	bne.n	8006e22 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e1a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 ff1e 	bl	8007c64 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d004      	beq.n	8006e44 <HAL_ADC_IRQHandler+0x6a>
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d109      	bne.n	8006e58 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d05e      	beq.n	8006f0c <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f003 0308 	and.w	r3, r3, #8
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d059      	beq.n	8006f0c <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e5c:	f003 0310 	and.w	r3, r3, #16
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d105      	bne.n	8006e70 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e68:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7ff fc36 	bl	80066e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d03e      	beq.n	8006efe <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d135      	bne.n	8006efe <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0308 	and.w	r3, r3, #8
 8006e9c:	2b08      	cmp	r3, #8
 8006e9e:	d12e      	bne.n	8006efe <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7ff fd6f 	bl	8006988 <LL_ADC_REG_IsConversionOngoing>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d11a      	bne.n	8006ee6 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 020c 	bic.w	r2, r2, #12
 8006ebe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ed0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d112      	bne.n	8006efe <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006edc:	f043 0201 	orr.w	r2, r3, #1
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	655a      	str	r2, [r3, #84]	@ 0x54
 8006ee4:	e00b      	b.n	8006efe <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eea:	f043 0210 	orr.w	r2, r3, #16
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ef6:	f043 0201 	orr.w	r2, r3, #1
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7fe f82c 	bl	8004f5c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	220c      	movs	r2, #12
 8006f0a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	f003 0320 	and.w	r3, r3, #32
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d004      	beq.n	8006f20 <HAL_ADC_IRQHandler+0x146>
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d109      	bne.n	8006f34 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d072      	beq.n	8007010 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d06d      	beq.n	8007010 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f38:	f003 0310 	and.w	r3, r3, #16
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d105      	bne.n	8006f4c <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f44:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7ff fc07 	bl	8006764 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006f56:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fbc2 	bl	80066e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006f62:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d047      	beq.n	8007002 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d007      	beq.n	8006f8c <HAL_ADC_IRQHandler+0x1b2>
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d03f      	beq.n	8007002 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d13a      	bne.n	8007002 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f96:	2b40      	cmp	r3, #64	@ 0x40
 8006f98:	d133      	bne.n	8007002 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d12e      	bne.n	8007002 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7ff fd00 	bl	80069ae <LL_ADC_INJ_IsConversionOngoing>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d11a      	bne.n	8006fea <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006fc2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d112      	bne.n	8007002 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	f043 0201 	orr.w	r2, r3, #1
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	655a      	str	r2, [r3, #84]	@ 0x54
 8006fe8:	e00b      	b.n	8007002 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fee:	f043 0210 	orr.w	r2, r3, #16
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ffa:	f043 0201 	orr.w	r2, r3, #1
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 fe06 	bl	8007c14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2260      	movs	r2, #96	@ 0x60
 800700e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007016:	2b00      	cmp	r3, #0
 8007018:	d011      	beq.n	800703e <HAL_ADC_IRQHandler+0x264>
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00c      	beq.n	800703e <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007028:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 f886 	bl	8007142 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2280      	movs	r2, #128	@ 0x80
 800703c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007044:	2b00      	cmp	r3, #0
 8007046:	d012      	beq.n	800706e <HAL_ADC_IRQHandler+0x294>
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00d      	beq.n	800706e <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007056:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fdec 	bl	8007c3c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800706c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007074:	2b00      	cmp	r3, #0
 8007076:	d012      	beq.n	800709e <HAL_ADC_IRQHandler+0x2c4>
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00d      	beq.n	800709e <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007086:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fdde 	bl	8007c50 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800709c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	f003 0310 	and.w	r3, r3, #16
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d02a      	beq.n	80070fe <HAL_ADC_IRQHandler+0x324>
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	f003 0310 	and.w	r3, r3, #16
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d025      	beq.n	80070fe <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d102      	bne.n	80070c0 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80070ba:	2301      	movs	r3, #1
 80070bc:	61fb      	str	r3, [r7, #28]
 80070be:	e008      	b.n	80070d2 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80070ce:	2301      	movs	r3, #1
 80070d0:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d10e      	bne.n	80070f6 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070dc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070e8:	f043 0202 	orr.w	r2, r3, #2
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f830 	bl	8007156 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2210      	movs	r2, #16
 80070fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007104:	2b00      	cmp	r3, #0
 8007106:	d018      	beq.n	800713a <HAL_ADC_IRQHandler+0x360>
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800710e:	2b00      	cmp	r3, #0
 8007110:	d013      	beq.n	800713a <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007116:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007122:	f043 0208 	orr.w	r2, r3, #8
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007132:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fd77 	bl	8007c28 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800713a:	bf00      	nop
 800713c:	3720      	adds	r7, #32
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8007142:	b480      	push	{r7}
 8007144:	b083      	sub	sp, #12
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800714a:	bf00      	nop
 800714c:	370c      	adds	r7, #12
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr

08007156 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007156:	b480      	push	{r7}
 8007158:	b083      	sub	sp, #12
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800715e:	bf00      	nop
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
	...

0800716c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b0b6      	sub	sp, #216	@ 0xd8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800717c:	2300      	movs	r3, #0
 800717e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007186:	2b01      	cmp	r3, #1
 8007188:	d101      	bne.n	800718e <HAL_ADC_ConfigChannel+0x22>
 800718a:	2302      	movs	r3, #2
 800718c:	e3bb      	b.n	8007906 <HAL_ADC_ConfigChannel+0x79a>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4618      	mov	r0, r3
 800719c:	f7ff fbf4 	bl	8006988 <LL_ADC_REG_IsConversionOngoing>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f040 83a0 	bne.w	80078e8 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	2b05      	cmp	r3, #5
 80071b6:	d824      	bhi.n	8007202 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	3b02      	subs	r3, #2
 80071be:	2b03      	cmp	r3, #3
 80071c0:	d81b      	bhi.n	80071fa <HAL_ADC_ConfigChannel+0x8e>
 80071c2:	a201      	add	r2, pc, #4	@ (adr r2, 80071c8 <HAL_ADC_ConfigChannel+0x5c>)
 80071c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c8:	080071d9 	.word	0x080071d9
 80071cc:	080071e1 	.word	0x080071e1
 80071d0:	080071e9 	.word	0x080071e9
 80071d4:	080071f1 	.word	0x080071f1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80071d8:	230c      	movs	r3, #12
 80071da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80071de:	e010      	b.n	8007202 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80071e0:	2312      	movs	r3, #18
 80071e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80071e6:	e00c      	b.n	8007202 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80071e8:	2318      	movs	r3, #24
 80071ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80071ee:	e008      	b.n	8007202 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80071f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80071f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80071f8:	e003      	b.n	8007202 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80071fa:	2306      	movs	r3, #6
 80071fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007200:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6818      	ldr	r0, [r3, #0]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8007210:	f7ff fa7c 	bl	800670c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fbb5 	bl	8006988 <LL_ADC_REG_IsConversionOngoing>
 800721e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4618      	mov	r0, r3
 8007228:	f7ff fbc1 	bl	80069ae <LL_ADC_INJ_IsConversionOngoing>
 800722c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007230:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007234:	2b00      	cmp	r3, #0
 8007236:	f040 81a4 	bne.w	8007582 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800723a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800723e:	2b00      	cmp	r3, #0
 8007240:	f040 819f 	bne.w	8007582 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6818      	ldr	r0, [r3, #0]
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	6819      	ldr	r1, [r3, #0]
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	461a      	mov	r2, r3
 8007252:	f7ff fa9a 	bl	800678a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	695a      	ldr	r2, [r3, #20]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	08db      	lsrs	r3, r3, #3
 8007262:	f003 0303 	and.w	r3, r3, #3
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	fa02 f303 	lsl.w	r3, r2, r3
 800726c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	2b04      	cmp	r3, #4
 8007276:	d00a      	beq.n	800728e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6818      	ldr	r0, [r3, #0]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	6919      	ldr	r1, [r3, #16]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007288:	f7ff f9d8 	bl	800663c <LL_ADC_SetOffset>
 800728c:	e179      	b.n	8007582 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2100      	movs	r1, #0
 8007294:	4618      	mov	r0, r3
 8007296:	f7ff f9f5 	bl	8006684 <LL_ADC_GetOffsetChannel>
 800729a:	4603      	mov	r3, r0
 800729c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10a      	bne.n	80072ba <HAL_ADC_ConfigChannel+0x14e>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2100      	movs	r1, #0
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7ff f9ea 	bl	8006684 <LL_ADC_GetOffsetChannel>
 80072b0:	4603      	mov	r3, r0
 80072b2:	0e9b      	lsrs	r3, r3, #26
 80072b4:	f003 021f 	and.w	r2, r3, #31
 80072b8:	e01e      	b.n	80072f8 <HAL_ADC_ConfigChannel+0x18c>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff f9df 	bl	8006684 <LL_ADC_GetOffsetChannel>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072d0:	fa93 f3a3 	rbit	r3, r3
 80072d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80072d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80072dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80072e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d101      	bne.n	80072ec <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80072e8:	2320      	movs	r3, #32
 80072ea:	e004      	b.n	80072f6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80072ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80072f0:	fab3 f383 	clz	r3, r3
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007300:	2b00      	cmp	r3, #0
 8007302:	d105      	bne.n	8007310 <HAL_ADC_ConfigChannel+0x1a4>
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	0e9b      	lsrs	r3, r3, #26
 800730a:	f003 031f 	and.w	r3, r3, #31
 800730e:	e018      	b.n	8007342 <HAL_ADC_ConfigChannel+0x1d6>
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800731c:	fa93 f3a3 	rbit	r3, r3
 8007320:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800732c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8007334:	2320      	movs	r3, #32
 8007336:	e004      	b.n	8007342 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8007338:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800733c:	fab3 f383 	clz	r3, r3
 8007340:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007342:	429a      	cmp	r2, r3
 8007344:	d106      	bne.n	8007354 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2200      	movs	r2, #0
 800734c:	2100      	movs	r1, #0
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff f9ae 	bl	80066b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2101      	movs	r1, #1
 800735a:	4618      	mov	r0, r3
 800735c:	f7ff f992 	bl	8006684 <LL_ADC_GetOffsetChannel>
 8007360:	4603      	mov	r3, r0
 8007362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10a      	bne.n	8007380 <HAL_ADC_ConfigChannel+0x214>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2101      	movs	r1, #1
 8007370:	4618      	mov	r0, r3
 8007372:	f7ff f987 	bl	8006684 <LL_ADC_GetOffsetChannel>
 8007376:	4603      	mov	r3, r0
 8007378:	0e9b      	lsrs	r3, r3, #26
 800737a:	f003 021f 	and.w	r2, r3, #31
 800737e:	e01e      	b.n	80073be <HAL_ADC_ConfigChannel+0x252>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2101      	movs	r1, #1
 8007386:	4618      	mov	r0, r3
 8007388:	f7ff f97c 	bl	8006684 <LL_ADC_GetOffsetChannel>
 800738c:	4603      	mov	r3, r0
 800738e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007392:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007396:	fa93 f3a3 	rbit	r3, r3
 800739a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800739e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80073a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80073ae:	2320      	movs	r3, #32
 80073b0:	e004      	b.n	80073bc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80073b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80073b6:	fab3 f383 	clz	r3, r3
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d105      	bne.n	80073d6 <HAL_ADC_ConfigChannel+0x26a>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	0e9b      	lsrs	r3, r3, #26
 80073d0:	f003 031f 	and.w	r3, r3, #31
 80073d4:	e018      	b.n	8007408 <HAL_ADC_ConfigChannel+0x29c>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80073e2:	fa93 f3a3 	rbit	r3, r3
 80073e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80073ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80073ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80073f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d101      	bne.n	80073fe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80073fa:	2320      	movs	r3, #32
 80073fc:	e004      	b.n	8007408 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80073fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007402:	fab3 f383 	clz	r3, r3
 8007406:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007408:	429a      	cmp	r2, r3
 800740a:	d106      	bne.n	800741a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2200      	movs	r2, #0
 8007412:	2101      	movs	r1, #1
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff f94b 	bl	80066b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2102      	movs	r1, #2
 8007420:	4618      	mov	r0, r3
 8007422:	f7ff f92f 	bl	8006684 <LL_ADC_GetOffsetChannel>
 8007426:	4603      	mov	r3, r0
 8007428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800742c:	2b00      	cmp	r3, #0
 800742e:	d10a      	bne.n	8007446 <HAL_ADC_ConfigChannel+0x2da>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2102      	movs	r1, #2
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff f924 	bl	8006684 <LL_ADC_GetOffsetChannel>
 800743c:	4603      	mov	r3, r0
 800743e:	0e9b      	lsrs	r3, r3, #26
 8007440:	f003 021f 	and.w	r2, r3, #31
 8007444:	e01e      	b.n	8007484 <HAL_ADC_ConfigChannel+0x318>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2102      	movs	r1, #2
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff f919 	bl	8006684 <LL_ADC_GetOffsetChannel>
 8007452:	4603      	mov	r3, r0
 8007454:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007458:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800745c:	fa93 f3a3 	rbit	r3, r3
 8007460:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8007464:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007468:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800746c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8007474:	2320      	movs	r3, #32
 8007476:	e004      	b.n	8007482 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8007478:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800747c:	fab3 f383 	clz	r3, r3
 8007480:	b2db      	uxtb	r3, r3
 8007482:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800748c:	2b00      	cmp	r3, #0
 800748e:	d105      	bne.n	800749c <HAL_ADC_ConfigChannel+0x330>
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	0e9b      	lsrs	r3, r3, #26
 8007496:	f003 031f 	and.w	r3, r3, #31
 800749a:	e014      	b.n	80074c6 <HAL_ADC_ConfigChannel+0x35a>
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074a4:	fa93 f3a3 	rbit	r3, r3
 80074a8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80074aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80074b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d101      	bne.n	80074bc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80074b8:	2320      	movs	r3, #32
 80074ba:	e004      	b.n	80074c6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80074bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80074c0:	fab3 f383 	clz	r3, r3
 80074c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d106      	bne.n	80074d8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2200      	movs	r2, #0
 80074d0:	2102      	movs	r1, #2
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7ff f8ec 	bl	80066b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2103      	movs	r1, #3
 80074de:	4618      	mov	r0, r3
 80074e0:	f7ff f8d0 	bl	8006684 <LL_ADC_GetOffsetChannel>
 80074e4:	4603      	mov	r3, r0
 80074e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10a      	bne.n	8007504 <HAL_ADC_ConfigChannel+0x398>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2103      	movs	r1, #3
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7ff f8c5 	bl	8006684 <LL_ADC_GetOffsetChannel>
 80074fa:	4603      	mov	r3, r0
 80074fc:	0e9b      	lsrs	r3, r3, #26
 80074fe:	f003 021f 	and.w	r2, r3, #31
 8007502:	e017      	b.n	8007534 <HAL_ADC_ConfigChannel+0x3c8>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2103      	movs	r1, #3
 800750a:	4618      	mov	r0, r3
 800750c:	f7ff f8ba 	bl	8006684 <LL_ADC_GetOffsetChannel>
 8007510:	4603      	mov	r3, r0
 8007512:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007514:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007516:	fa93 f3a3 	rbit	r3, r3
 800751a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800751c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800751e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8007520:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8007526:	2320      	movs	r3, #32
 8007528:	e003      	b.n	8007532 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800752a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800752c:	fab3 f383 	clz	r3, r3
 8007530:	b2db      	uxtb	r3, r3
 8007532:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800753c:	2b00      	cmp	r3, #0
 800753e:	d105      	bne.n	800754c <HAL_ADC_ConfigChannel+0x3e0>
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	0e9b      	lsrs	r3, r3, #26
 8007546:	f003 031f 	and.w	r3, r3, #31
 800754a:	e011      	b.n	8007570 <HAL_ADC_ConfigChannel+0x404>
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007552:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007554:	fa93 f3a3 	rbit	r3, r3
 8007558:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800755a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800755c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800755e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007564:	2320      	movs	r3, #32
 8007566:	e003      	b.n	8007570 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8007568:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800756a:	fab3 f383 	clz	r3, r3
 800756e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007570:	429a      	cmp	r2, r3
 8007572:	d106      	bne.n	8007582 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2200      	movs	r2, #0
 800757a:	2103      	movs	r1, #3
 800757c:	4618      	mov	r0, r3
 800757e:	f7ff f897 	bl	80066b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4618      	mov	r0, r3
 8007588:	f7ff f9c4 	bl	8006914 <LL_ADC_IsEnabled>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	f040 8140 	bne.w	8007814 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6818      	ldr	r0, [r3, #0]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	6819      	ldr	r1, [r3, #0]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	461a      	mov	r2, r3
 80075a2:	f7ff f91d 	bl	80067e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	4a8f      	ldr	r2, [pc, #572]	@ (80077e8 <HAL_ADC_ConfigChannel+0x67c>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	f040 8131 	bne.w	8007814 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d10b      	bne.n	80075da <HAL_ADC_ConfigChannel+0x46e>
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	0e9b      	lsrs	r3, r3, #26
 80075c8:	3301      	adds	r3, #1
 80075ca:	f003 031f 	and.w	r3, r3, #31
 80075ce:	2b09      	cmp	r3, #9
 80075d0:	bf94      	ite	ls
 80075d2:	2301      	movls	r3, #1
 80075d4:	2300      	movhi	r3, #0
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	e019      	b.n	800760e <HAL_ADC_ConfigChannel+0x4a2>
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075e2:	fa93 f3a3 	rbit	r3, r3
 80075e6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80075e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80075ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80075f2:	2320      	movs	r3, #32
 80075f4:	e003      	b.n	80075fe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80075f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f8:	fab3 f383 	clz	r3, r3
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	3301      	adds	r3, #1
 8007600:	f003 031f 	and.w	r3, r3, #31
 8007604:	2b09      	cmp	r3, #9
 8007606:	bf94      	ite	ls
 8007608:	2301      	movls	r3, #1
 800760a:	2300      	movhi	r3, #0
 800760c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800760e:	2b00      	cmp	r3, #0
 8007610:	d079      	beq.n	8007706 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800761a:	2b00      	cmp	r3, #0
 800761c:	d107      	bne.n	800762e <HAL_ADC_ConfigChannel+0x4c2>
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	0e9b      	lsrs	r3, r3, #26
 8007624:	3301      	adds	r3, #1
 8007626:	069b      	lsls	r3, r3, #26
 8007628:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800762c:	e015      	b.n	800765a <HAL_ADC_ConfigChannel+0x4ee>
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007636:	fa93 f3a3 	rbit	r3, r3
 800763a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800763c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800763e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8007640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007642:	2b00      	cmp	r3, #0
 8007644:	d101      	bne.n	800764a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8007646:	2320      	movs	r3, #32
 8007648:	e003      	b.n	8007652 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800764a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800764c:	fab3 f383 	clz	r3, r3
 8007650:	b2db      	uxtb	r3, r3
 8007652:	3301      	adds	r3, #1
 8007654:	069b      	lsls	r3, r3, #26
 8007656:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007662:	2b00      	cmp	r3, #0
 8007664:	d109      	bne.n	800767a <HAL_ADC_ConfigChannel+0x50e>
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	0e9b      	lsrs	r3, r3, #26
 800766c:	3301      	adds	r3, #1
 800766e:	f003 031f 	and.w	r3, r3, #31
 8007672:	2101      	movs	r1, #1
 8007674:	fa01 f303 	lsl.w	r3, r1, r3
 8007678:	e017      	b.n	80076aa <HAL_ADC_ConfigChannel+0x53e>
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007682:	fa93 f3a3 	rbit	r3, r3
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8007688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800768a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800768c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800768e:	2b00      	cmp	r3, #0
 8007690:	d101      	bne.n	8007696 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8007692:	2320      	movs	r3, #32
 8007694:	e003      	b.n	800769e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8007696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007698:	fab3 f383 	clz	r3, r3
 800769c:	b2db      	uxtb	r3, r3
 800769e:	3301      	adds	r3, #1
 80076a0:	f003 031f 	and.w	r3, r3, #31
 80076a4:	2101      	movs	r1, #1
 80076a6:	fa01 f303 	lsl.w	r3, r1, r3
 80076aa:	ea42 0103 	orr.w	r1, r2, r3
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10a      	bne.n	80076d0 <HAL_ADC_ConfigChannel+0x564>
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	0e9b      	lsrs	r3, r3, #26
 80076c0:	3301      	adds	r3, #1
 80076c2:	f003 021f 	and.w	r2, r3, #31
 80076c6:	4613      	mov	r3, r2
 80076c8:	005b      	lsls	r3, r3, #1
 80076ca:	4413      	add	r3, r2
 80076cc:	051b      	lsls	r3, r3, #20
 80076ce:	e018      	b.n	8007702 <HAL_ADC_ConfigChannel+0x596>
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d8:	fa93 f3a3 	rbit	r3, r3
 80076dc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80076de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80076e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d101      	bne.n	80076ec <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80076e8:	2320      	movs	r3, #32
 80076ea:	e003      	b.n	80076f4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80076ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ee:	fab3 f383 	clz	r3, r3
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	3301      	adds	r3, #1
 80076f6:	f003 021f 	and.w	r2, r3, #31
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007702:	430b      	orrs	r3, r1
 8007704:	e081      	b.n	800780a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800770e:	2b00      	cmp	r3, #0
 8007710:	d107      	bne.n	8007722 <HAL_ADC_ConfigChannel+0x5b6>
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	0e9b      	lsrs	r3, r3, #26
 8007718:	3301      	adds	r3, #1
 800771a:	069b      	lsls	r3, r3, #26
 800771c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007720:	e015      	b.n	800774e <HAL_ADC_ConfigChannel+0x5e2>
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772a:	fa93 f3a3 	rbit	r3, r3
 800772e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800773a:	2320      	movs	r3, #32
 800773c:	e003      	b.n	8007746 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800773e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007740:	fab3 f383 	clz	r3, r3
 8007744:	b2db      	uxtb	r3, r3
 8007746:	3301      	adds	r3, #1
 8007748:	069b      	lsls	r3, r3, #26
 800774a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007756:	2b00      	cmp	r3, #0
 8007758:	d109      	bne.n	800776e <HAL_ADC_ConfigChannel+0x602>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	0e9b      	lsrs	r3, r3, #26
 8007760:	3301      	adds	r3, #1
 8007762:	f003 031f 	and.w	r3, r3, #31
 8007766:	2101      	movs	r1, #1
 8007768:	fa01 f303 	lsl.w	r3, r1, r3
 800776c:	e017      	b.n	800779e <HAL_ADC_ConfigChannel+0x632>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	fa93 f3a3 	rbit	r3, r3
 800777a:	61bb      	str	r3, [r7, #24]
  return result;
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007780:	6a3b      	ldr	r3, [r7, #32]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8007786:	2320      	movs	r3, #32
 8007788:	e003      	b.n	8007792 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	fab3 f383 	clz	r3, r3
 8007790:	b2db      	uxtb	r3, r3
 8007792:	3301      	adds	r3, #1
 8007794:	f003 031f 	and.w	r3, r3, #31
 8007798:	2101      	movs	r1, #1
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	ea42 0103 	orr.w	r1, r2, r3
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10d      	bne.n	80077ca <HAL_ADC_ConfigChannel+0x65e>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	0e9b      	lsrs	r3, r3, #26
 80077b4:	3301      	adds	r3, #1
 80077b6:	f003 021f 	and.w	r2, r3, #31
 80077ba:	4613      	mov	r3, r2
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	4413      	add	r3, r2
 80077c0:	3b1e      	subs	r3, #30
 80077c2:	051b      	lsls	r3, r3, #20
 80077c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80077c8:	e01e      	b.n	8007808 <HAL_ADC_ConfigChannel+0x69c>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	fa93 f3a3 	rbit	r3, r3
 80077d6:	60fb      	str	r3, [r7, #12]
  return result;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d104      	bne.n	80077ec <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80077e2:	2320      	movs	r3, #32
 80077e4:	e006      	b.n	80077f4 <HAL_ADC_ConfigChannel+0x688>
 80077e6:	bf00      	nop
 80077e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	fab3 f383 	clz	r3, r3
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	3301      	adds	r3, #1
 80077f6:	f003 021f 	and.w	r2, r3, #31
 80077fa:	4613      	mov	r3, r2
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	4413      	add	r3, r2
 8007800:	3b1e      	subs	r3, #30
 8007802:	051b      	lsls	r3, r3, #20
 8007804:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007808:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800780a:	683a      	ldr	r2, [r7, #0]
 800780c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800780e:	4619      	mov	r1, r3
 8007810:	f7fe ffbb 	bl	800678a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	4b3d      	ldr	r3, [pc, #244]	@ (8007910 <HAL_ADC_ConfigChannel+0x7a4>)
 800781a:	4013      	ands	r3, r2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d06c      	beq.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007820:	483c      	ldr	r0, [pc, #240]	@ (8007914 <HAL_ADC_ConfigChannel+0x7a8>)
 8007822:	f7fe fefd 	bl	8006620 <LL_ADC_GetCommonPathInternalCh>
 8007826:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a3a      	ldr	r2, [pc, #232]	@ (8007918 <HAL_ADC_ConfigChannel+0x7ac>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d127      	bne.n	8007884 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007834:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007838:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800783c:	2b00      	cmp	r3, #0
 800783e:	d121      	bne.n	8007884 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a35      	ldr	r2, [pc, #212]	@ (800791c <HAL_ADC_ConfigChannel+0x7b0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d157      	bne.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800784a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800784e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007852:	4619      	mov	r1, r3
 8007854:	482f      	ldr	r0, [pc, #188]	@ (8007914 <HAL_ADC_ConfigChannel+0x7a8>)
 8007856:	f7fe fed0 	bl	80065fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800785a:	4b31      	ldr	r3, [pc, #196]	@ (8007920 <HAL_ADC_ConfigChannel+0x7b4>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	099b      	lsrs	r3, r3, #6
 8007860:	4a30      	ldr	r2, [pc, #192]	@ (8007924 <HAL_ADC_ConfigChannel+0x7b8>)
 8007862:	fba2 2303 	umull	r2, r3, r2, r3
 8007866:	099b      	lsrs	r3, r3, #6
 8007868:	1c5a      	adds	r2, r3, #1
 800786a:	4613      	mov	r3, r2
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	4413      	add	r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007874:	e002      	b.n	800787c <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	3b01      	subs	r3, #1
 800787a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1f9      	bne.n	8007876 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007882:	e03a      	b.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a27      	ldr	r2, [pc, #156]	@ (8007928 <HAL_ADC_ConfigChannel+0x7bc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d113      	bne.n	80078b6 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800788e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007892:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10d      	bne.n	80078b6 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a1f      	ldr	r2, [pc, #124]	@ (800791c <HAL_ADC_ConfigChannel+0x7b0>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d12a      	bne.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80078a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80078ac:	4619      	mov	r1, r3
 80078ae:	4819      	ldr	r0, [pc, #100]	@ (8007914 <HAL_ADC_ConfigChannel+0x7a8>)
 80078b0:	f7fe fea3 	bl	80065fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80078b4:	e021      	b.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a1c      	ldr	r2, [pc, #112]	@ (800792c <HAL_ADC_ConfigChannel+0x7c0>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d11c      	bne.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80078c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d116      	bne.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a12      	ldr	r2, [pc, #72]	@ (800791c <HAL_ADC_ConfigChannel+0x7b0>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d111      	bne.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80078d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80078de:	4619      	mov	r1, r3
 80078e0:	480c      	ldr	r0, [pc, #48]	@ (8007914 <HAL_ADC_ConfigChannel+0x7a8>)
 80078e2:	f7fe fe8a 	bl	80065fa <LL_ADC_SetCommonPathInternalCh>
 80078e6:	e008      	b.n	80078fa <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ec:	f043 0220 	orr.w	r2, r3, #32
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007902:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007906:	4618      	mov	r0, r3
 8007908:	37d8      	adds	r7, #216	@ 0xd8
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	80080000 	.word	0x80080000
 8007914:	50040300 	.word	0x50040300
 8007918:	c7520000 	.word	0xc7520000
 800791c:	50040000 	.word	0x50040000
 8007920:	200000f0 	.word	0x200000f0
 8007924:	053e2d63 	.word	0x053e2d63
 8007928:	cb840000 	.word	0xcb840000
 800792c:	80000001 	.word	0x80000001

08007930 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007938:	2300      	movs	r3, #0
 800793a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4618      	mov	r0, r3
 8007942:	f7fe ffe7 	bl	8006914 <LL_ADC_IsEnabled>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d169      	bne.n	8007a20 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	4b36      	ldr	r3, [pc, #216]	@ (8007a2c <ADC_Enable+0xfc>)
 8007954:	4013      	ands	r3, r2
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00d      	beq.n	8007976 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800795e:	f043 0210 	orr.w	r2, r3, #16
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800796a:	f043 0201 	orr.w	r2, r3, #1
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e055      	b.n	8007a22 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4618      	mov	r0, r3
 800797c:	f7fe ffa2 	bl	80068c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007980:	482b      	ldr	r0, [pc, #172]	@ (8007a30 <ADC_Enable+0x100>)
 8007982:	f7fe fe4d 	bl	8006620 <LL_ADC_GetCommonPathInternalCh>
 8007986:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007988:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800798c:	2b00      	cmp	r3, #0
 800798e:	d013      	beq.n	80079b8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007990:	4b28      	ldr	r3, [pc, #160]	@ (8007a34 <ADC_Enable+0x104>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	099b      	lsrs	r3, r3, #6
 8007996:	4a28      	ldr	r2, [pc, #160]	@ (8007a38 <ADC_Enable+0x108>)
 8007998:	fba2 2303 	umull	r2, r3, r2, r3
 800799c:	099b      	lsrs	r3, r3, #6
 800799e:	1c5a      	adds	r2, r3, #1
 80079a0:	4613      	mov	r3, r2
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80079aa:	e002      	b.n	80079b2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	3b01      	subs	r3, #1
 80079b0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1f9      	bne.n	80079ac <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80079b8:	f7fe fe00 	bl	80065bc <HAL_GetTick>
 80079bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80079be:	e028      	b.n	8007a12 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7fe ffa5 	bl	8006914 <LL_ADC_IsEnabled>
 80079ca:	4603      	mov	r3, r0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d104      	bne.n	80079da <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7fe ff75 	bl	80068c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80079da:	f7fe fdef 	bl	80065bc <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d914      	bls.n	8007a12 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d00d      	beq.n	8007a12 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fa:	f043 0210 	orr.w	r2, r3, #16
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a06:	f043 0201 	orr.w	r2, r3, #1
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e007      	b.n	8007a22 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d1cf      	bne.n	80079c0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	8000003f 	.word	0x8000003f
 8007a30:	50040300 	.word	0x50040300
 8007a34:	200000f0 	.word	0x200000f0
 8007a38:	053e2d63 	.word	0x053e2d63

08007a3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7fe ff76 	bl	800693a <LL_ADC_IsDisableOngoing>
 8007a4e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fe ff5d 	bl	8006914 <LL_ADC_IsEnabled>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d047      	beq.n	8007af0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d144      	bne.n	8007af0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f003 030d 	and.w	r3, r3, #13
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d10c      	bne.n	8007a8e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fe ff37 	bl	80068ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2203      	movs	r2, #3
 8007a84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007a86:	f7fe fd99 	bl	80065bc <HAL_GetTick>
 8007a8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007a8c:	e029      	b.n	8007ae2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a92:	f043 0210 	orr.w	r2, r3, #16
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a9e:	f043 0201 	orr.w	r2, r3, #1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e023      	b.n	8007af2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007aaa:	f7fe fd87 	bl	80065bc <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d914      	bls.n	8007ae2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00d      	beq.n	8007ae2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aca:	f043 0210 	orr.w	r2, r3, #16
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad6:	f043 0201 	orr.w	r2, r3, #1
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e007      	b.n	8007af2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0301 	and.w	r3, r3, #1
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1dc      	bne.n	8007aaa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <LL_ADC_StartCalibration>:
{
 8007afa:	b480      	push	{r7}
 8007afc:	b083      	sub	sp, #12
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007b0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007b16:	4313      	orrs	r3, r2
 8007b18:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	609a      	str	r2, [r3, #8]
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <LL_ADC_IsCalibrationOnGoing>:
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b40:	d101      	bne.n	8007b46 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007b42:	2301      	movs	r3, #1
 8007b44:	e000      	b.n	8007b48 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d101      	bne.n	8007b70 <HAL_ADCEx_Calibration_Start+0x1c>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	e04d      	b.n	8007c0c <HAL_ADCEx_Calibration_Start+0xb8>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7ff ff5f 	bl	8007a3c <ADC_Disable>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d136      	bne.n	8007bf6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007b90:	f023 0302 	bic.w	r3, r3, #2
 8007b94:	f043 0202 	orr.w	r2, r3, #2
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6839      	ldr	r1, [r7, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff ffa9 	bl	8007afa <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007ba8:	e014      	b.n	8007bd4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	3301      	adds	r3, #1
 8007bae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8007bb6:	d30d      	bcc.n	8007bd4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bbc:	f023 0312 	bic.w	r3, r3, #18
 8007bc0:	f043 0210 	orr.w	r2, r3, #16
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e01b      	b.n	8007c0c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7ff ffa7 	bl	8007b2c <LL_ADC_IsCalibrationOnGoing>
 8007bde:	4603      	mov	r3, r0
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1e2      	bne.n	8007baa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be8:	f023 0303 	bic.w	r3, r3, #3
 8007bec:	f043 0201 	orr.w	r2, r3, #1
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	655a      	str	r2, [r3, #84]	@ 0x54
 8007bf4:	e005      	b.n	8007c02 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bfa:	f043 0210 	orr.w	r2, r3, #16
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007c1c:	bf00      	nop
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007c58:	bf00      	nop
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007c6c:	bf00      	nop
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f003 0307 	and.w	r3, r3, #7
 8007c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c88:	4b0c      	ldr	r3, [pc, #48]	@ (8007cbc <__NVIC_SetPriorityGrouping+0x44>)
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c94:	4013      	ands	r3, r2
 8007c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007ca0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007caa:	4a04      	ldr	r2, [pc, #16]	@ (8007cbc <__NVIC_SetPriorityGrouping+0x44>)
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	60d3      	str	r3, [r2, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	3714      	adds	r7, #20
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	e000ed00 	.word	0xe000ed00

08007cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007cc4:	4b04      	ldr	r3, [pc, #16]	@ (8007cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	0a1b      	lsrs	r3, r3, #8
 8007cca:	f003 0307 	and.w	r3, r3, #7
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr
 8007cd8:	e000ed00 	.word	0xe000ed00

08007cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	db0b      	blt.n	8007d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cee:	79fb      	ldrb	r3, [r7, #7]
 8007cf0:	f003 021f 	and.w	r2, r3, #31
 8007cf4:	4907      	ldr	r1, [pc, #28]	@ (8007d14 <__NVIC_EnableIRQ+0x38>)
 8007cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cfa:	095b      	lsrs	r3, r3, #5
 8007cfc:	2001      	movs	r0, #1
 8007cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8007d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007d06:	bf00      	nop
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	e000e100 	.word	0xe000e100

08007d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	4603      	mov	r3, r0
 8007d20:	6039      	str	r1, [r7, #0]
 8007d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	db0a      	blt.n	8007d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	490c      	ldr	r1, [pc, #48]	@ (8007d64 <__NVIC_SetPriority+0x4c>)
 8007d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d36:	0112      	lsls	r2, r2, #4
 8007d38:	b2d2      	uxtb	r2, r2
 8007d3a:	440b      	add	r3, r1
 8007d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d40:	e00a      	b.n	8007d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	b2da      	uxtb	r2, r3
 8007d46:	4908      	ldr	r1, [pc, #32]	@ (8007d68 <__NVIC_SetPriority+0x50>)
 8007d48:	79fb      	ldrb	r3, [r7, #7]
 8007d4a:	f003 030f 	and.w	r3, r3, #15
 8007d4e:	3b04      	subs	r3, #4
 8007d50:	0112      	lsls	r2, r2, #4
 8007d52:	b2d2      	uxtb	r2, r2
 8007d54:	440b      	add	r3, r1
 8007d56:	761a      	strb	r2, [r3, #24]
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	e000e100 	.word	0xe000e100
 8007d68:	e000ed00 	.word	0xe000ed00

08007d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b089      	sub	sp, #36	@ 0x24
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f003 0307 	and.w	r3, r3, #7
 8007d7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	f1c3 0307 	rsb	r3, r3, #7
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	bf28      	it	cs
 8007d8a:	2304      	movcs	r3, #4
 8007d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	3304      	adds	r3, #4
 8007d92:	2b06      	cmp	r3, #6
 8007d94:	d902      	bls.n	8007d9c <NVIC_EncodePriority+0x30>
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	3b03      	subs	r3, #3
 8007d9a:	e000      	b.n	8007d9e <NVIC_EncodePriority+0x32>
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007da0:	f04f 32ff 	mov.w	r2, #4294967295
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	fa02 f303 	lsl.w	r3, r2, r3
 8007daa:	43da      	mvns	r2, r3
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	401a      	ands	r2, r3
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007db4:	f04f 31ff 	mov.w	r1, #4294967295
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	fa01 f303 	lsl.w	r3, r1, r3
 8007dbe:	43d9      	mvns	r1, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007dc4:	4313      	orrs	r3, r2
         );
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3724      	adds	r7, #36	@ 0x24
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
	...

08007dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007de4:	d301      	bcc.n	8007dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007de6:	2301      	movs	r3, #1
 8007de8:	e00f      	b.n	8007e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007dea:	4a0a      	ldr	r2, [pc, #40]	@ (8007e14 <SysTick_Config+0x40>)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	3b01      	subs	r3, #1
 8007df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007df2:	210f      	movs	r1, #15
 8007df4:	f04f 30ff 	mov.w	r0, #4294967295
 8007df8:	f7ff ff8e 	bl	8007d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007dfc:	4b05      	ldr	r3, [pc, #20]	@ (8007e14 <SysTick_Config+0x40>)
 8007dfe:	2200      	movs	r2, #0
 8007e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007e02:	4b04      	ldr	r3, [pc, #16]	@ (8007e14 <SysTick_Config+0x40>)
 8007e04:	2207      	movs	r2, #7
 8007e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3708      	adds	r7, #8
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	e000e010 	.word	0xe000e010

08007e18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f7ff ff29 	bl	8007c78 <__NVIC_SetPriorityGrouping>
}
 8007e26:	bf00      	nop
 8007e28:	3708      	adds	r7, #8
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b086      	sub	sp, #24
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	4603      	mov	r3, r0
 8007e36:	60b9      	str	r1, [r7, #8]
 8007e38:	607a      	str	r2, [r7, #4]
 8007e3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007e40:	f7ff ff3e 	bl	8007cc0 <__NVIC_GetPriorityGrouping>
 8007e44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	68b9      	ldr	r1, [r7, #8]
 8007e4a:	6978      	ldr	r0, [r7, #20]
 8007e4c:	f7ff ff8e 	bl	8007d6c <NVIC_EncodePriority>
 8007e50:	4602      	mov	r2, r0
 8007e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e56:	4611      	mov	r1, r2
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7ff ff5d 	bl	8007d18 <__NVIC_SetPriority>
}
 8007e5e:	bf00      	nop
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b082      	sub	sp, #8
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7ff ff31 	bl	8007cdc <__NVIC_EnableIRQ>
}
 8007e7a:	bf00      	nop
 8007e7c:	3708      	adds	r7, #8
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b082      	sub	sp, #8
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f7ff ffa2 	bl	8007dd4 <SysTick_Config>
 8007e90:	4603      	mov	r3, r0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3708      	adds	r7, #8
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d005      	beq.n	8007ebe <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2204      	movs	r2, #4
 8007eb6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	73fb      	strb	r3, [r7, #15]
 8007ebc:	e029      	b.n	8007f12 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f022 020e 	bic.w	r2, r2, #14
 8007ecc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0201 	bic.w	r2, r2, #1
 8007edc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ee2:	f003 021c 	and.w	r2, r3, #28
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	2101      	movs	r1, #1
 8007eec:	fa01 f202 	lsl.w	r2, r1, r2
 8007ef0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	4798      	blx	r3
    }
  }
  return status;
 8007f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f2a:	b2db      	uxtb	r3, r3
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b087      	sub	sp, #28
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f42:	2300      	movs	r3, #0
 8007f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f46:	e148      	b.n	80081da <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	fa01 f303 	lsl.w	r3, r1, r3
 8007f54:	4013      	ands	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f000 813a 	beq.w	80081d4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	f003 0303 	and.w	r3, r3, #3
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d005      	beq.n	8007f78 <HAL_GPIO_Init+0x40>
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	f003 0303 	and.w	r3, r3, #3
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d130      	bne.n	8007fda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	005b      	lsls	r3, r3, #1
 8007f82:	2203      	movs	r2, #3
 8007f84:	fa02 f303 	lsl.w	r3, r2, r3
 8007f88:	43db      	mvns	r3, r3
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	68da      	ldr	r2, [r3, #12]
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007fae:	2201      	movs	r2, #1
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb6:	43db      	mvns	r3, r3
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	091b      	lsrs	r3, r3, #4
 8007fc4:	f003 0201 	and.w	r2, r3, #1
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	fa02 f303 	lsl.w	r3, r2, r3
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	f003 0303 	and.w	r3, r3, #3
 8007fe2:	2b03      	cmp	r3, #3
 8007fe4:	d017      	beq.n	8008016 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	005b      	lsls	r3, r3, #1
 8007ff0:	2203      	movs	r2, #3
 8007ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff6:	43db      	mvns	r3, r3
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	689a      	ldr	r2, [r3, #8]
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	005b      	lsls	r3, r3, #1
 8008006:	fa02 f303 	lsl.w	r3, r2, r3
 800800a:	693a      	ldr	r2, [r7, #16]
 800800c:	4313      	orrs	r3, r2
 800800e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f003 0303 	and.w	r3, r3, #3
 800801e:	2b02      	cmp	r3, #2
 8008020:	d123      	bne.n	800806a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	08da      	lsrs	r2, r3, #3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	3208      	adds	r2, #8
 800802a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800802e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	f003 0307 	and.w	r3, r3, #7
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	220f      	movs	r2, #15
 800803a:	fa02 f303 	lsl.w	r3, r2, r3
 800803e:	43db      	mvns	r3, r3
 8008040:	693a      	ldr	r2, [r7, #16]
 8008042:	4013      	ands	r3, r2
 8008044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	691a      	ldr	r2, [r3, #16]
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	f003 0307 	and.w	r3, r3, #7
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	fa02 f303 	lsl.w	r3, r2, r3
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	08da      	lsrs	r2, r3, #3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	3208      	adds	r2, #8
 8008064:	6939      	ldr	r1, [r7, #16]
 8008066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	005b      	lsls	r3, r3, #1
 8008074:	2203      	movs	r2, #3
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	43db      	mvns	r3, r3
 800807c:	693a      	ldr	r2, [r7, #16]
 800807e:	4013      	ands	r3, r2
 8008080:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f003 0203 	and.w	r2, r3, #3
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	fa02 f303 	lsl.w	r3, r2, r3
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4313      	orrs	r3, r2
 8008096:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 8094 	beq.w	80081d4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080ac:	4b52      	ldr	r3, [pc, #328]	@ (80081f8 <HAL_GPIO_Init+0x2c0>)
 80080ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b0:	4a51      	ldr	r2, [pc, #324]	@ (80081f8 <HAL_GPIO_Init+0x2c0>)
 80080b2:	f043 0301 	orr.w	r3, r3, #1
 80080b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80080b8:	4b4f      	ldr	r3, [pc, #316]	@ (80081f8 <HAL_GPIO_Init+0x2c0>)
 80080ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080bc:	f003 0301 	and.w	r3, r3, #1
 80080c0:	60bb      	str	r3, [r7, #8]
 80080c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80080c4:	4a4d      	ldr	r2, [pc, #308]	@ (80081fc <HAL_GPIO_Init+0x2c4>)
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	089b      	lsrs	r3, r3, #2
 80080ca:	3302      	adds	r3, #2
 80080cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f003 0303 	and.w	r3, r3, #3
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	220f      	movs	r2, #15
 80080dc:	fa02 f303 	lsl.w	r3, r2, r3
 80080e0:	43db      	mvns	r3, r3
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4013      	ands	r3, r2
 80080e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80080ee:	d00d      	beq.n	800810c <HAL_GPIO_Init+0x1d4>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a43      	ldr	r2, [pc, #268]	@ (8008200 <HAL_GPIO_Init+0x2c8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d007      	beq.n	8008108 <HAL_GPIO_Init+0x1d0>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a42      	ldr	r2, [pc, #264]	@ (8008204 <HAL_GPIO_Init+0x2cc>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d101      	bne.n	8008104 <HAL_GPIO_Init+0x1cc>
 8008100:	2302      	movs	r3, #2
 8008102:	e004      	b.n	800810e <HAL_GPIO_Init+0x1d6>
 8008104:	2307      	movs	r3, #7
 8008106:	e002      	b.n	800810e <HAL_GPIO_Init+0x1d6>
 8008108:	2301      	movs	r3, #1
 800810a:	e000      	b.n	800810e <HAL_GPIO_Init+0x1d6>
 800810c:	2300      	movs	r3, #0
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	f002 0203 	and.w	r2, r2, #3
 8008114:	0092      	lsls	r2, r2, #2
 8008116:	4093      	lsls	r3, r2
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	4313      	orrs	r3, r2
 800811c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800811e:	4937      	ldr	r1, [pc, #220]	@ (80081fc <HAL_GPIO_Init+0x2c4>)
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	089b      	lsrs	r3, r3, #2
 8008124:	3302      	adds	r3, #2
 8008126:	693a      	ldr	r2, [r7, #16]
 8008128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800812c:	4b36      	ldr	r3, [pc, #216]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	43db      	mvns	r3, r3
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	4013      	ands	r3, r2
 800813a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008144:	2b00      	cmp	r3, #0
 8008146:	d003      	beq.n	8008150 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	4313      	orrs	r3, r2
 800814e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008150:	4a2d      	ldr	r2, [pc, #180]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008156:	4b2c      	ldr	r3, [pc, #176]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	43db      	mvns	r3, r3
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	4013      	ands	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	4313      	orrs	r3, r2
 8008178:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800817a:	4a23      	ldr	r2, [pc, #140]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008180:	4b21      	ldr	r3, [pc, #132]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	43db      	mvns	r3, r3
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	4013      	ands	r3, r2
 800818e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008198:	2b00      	cmp	r3, #0
 800819a:	d003      	beq.n	80081a4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	4313      	orrs	r3, r2
 80081a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80081a4:	4a18      	ldr	r2, [pc, #96]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80081aa:	4b17      	ldr	r3, [pc, #92]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	43db      	mvns	r3, r3
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	4013      	ands	r3, r2
 80081b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d003      	beq.n	80081ce <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80081c6:	693a      	ldr	r2, [r7, #16]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80081ce:	4a0e      	ldr	r2, [pc, #56]	@ (8008208 <HAL_GPIO_Init+0x2d0>)
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	3301      	adds	r3, #1
 80081d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	fa22 f303 	lsr.w	r3, r2, r3
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f47f aeaf 	bne.w	8007f48 <HAL_GPIO_Init+0x10>
  }
}
 80081ea:	bf00      	nop
 80081ec:	bf00      	nop
 80081ee:	371c      	adds	r7, #28
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	40021000 	.word	0x40021000
 80081fc:	40010000 	.word	0x40010000
 8008200:	48000400 	.word	0x48000400
 8008204:	48000800 	.word	0x48000800
 8008208:	40010400 	.word	0x40010400

0800820c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	460b      	mov	r3, r1
 8008216:	807b      	strh	r3, [r7, #2]
 8008218:	4613      	mov	r3, r2
 800821a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800821c:	787b      	ldrb	r3, [r7, #1]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008222:	887a      	ldrh	r2, [r7, #2]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008228:	e002      	b.n	8008230 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800822a:	887a      	ldrh	r2, [r7, #2]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008230:	bf00      	nop
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	4603      	mov	r3, r0
 8008244:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008246:	4b08      	ldr	r3, [pc, #32]	@ (8008268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008248:	695a      	ldr	r2, [r3, #20]
 800824a:	88fb      	ldrh	r3, [r7, #6]
 800824c:	4013      	ands	r3, r2
 800824e:	2b00      	cmp	r3, #0
 8008250:	d006      	beq.n	8008260 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008252:	4a05      	ldr	r2, [pc, #20]	@ (8008268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008254:	88fb      	ldrh	r3, [r7, #6]
 8008256:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008258:	88fb      	ldrh	r3, [r7, #6]
 800825a:	4618      	mov	r0, r3
 800825c:	f7f9 f9be 	bl	80015dc <HAL_GPIO_EXTI_Callback>
  }
}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	40010400 	.word	0x40010400

0800826c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d101      	bne.n	800827e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e08d      	b.n	800839a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008284:	b2db      	uxtb	r3, r3
 8008286:	2b00      	cmp	r3, #0
 8008288:	d106      	bne.n	8008298 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7f9 fb2c 	bl	80018f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2224      	movs	r2, #36	@ 0x24
 800829c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f022 0201 	bic.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685a      	ldr	r2, [r3, #4]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80082bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	689a      	ldr	r2, [r3, #8]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80082cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d107      	bne.n	80082e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082e2:	609a      	str	r2, [r3, #8]
 80082e4:	e006      	b.n	80082f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	689a      	ldr	r2, [r3, #8]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80082f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d108      	bne.n	800830e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685a      	ldr	r2, [r3, #4]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800830a:	605a      	str	r2, [r3, #4]
 800830c:	e007      	b.n	800831e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800831c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	6812      	ldr	r2, [r2, #0]
 8008328:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800832c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008330:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68da      	ldr	r2, [r3, #12]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008340:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	691a      	ldr	r2, [r3, #16]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	430a      	orrs	r2, r1
 800835a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	69d9      	ldr	r1, [r3, #28]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a1a      	ldr	r2, [r3, #32]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	430a      	orrs	r2, r1
 800836a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f042 0201 	orr.w	r2, r2, #1
 800837a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2220      	movs	r2, #32
 8008386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3708      	adds	r7, #8
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b084      	sub	sp, #16
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d005      	beq.n	80083ce <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	68f9      	ldr	r1, [r7, #12]
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	4798      	blx	r3
  }
}
 80083ce:	bf00      	nop
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b086      	sub	sp, #24
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00f      	beq.n	8008418 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00a      	beq.n	8008418 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008406:	f043 0201 	orr.w	r2, r3, #1
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008416:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00f      	beq.n	8008442 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008428:	2b00      	cmp	r3, #0
 800842a:	d00a      	beq.n	8008442 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008430:	f043 0208 	orr.w	r2, r3, #8
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008440:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00f      	beq.n	800846c <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00a      	beq.n	800846c <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800845a:	f043 0202 	orr.w	r2, r3, #2
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800846a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008470:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f003 030b 	and.w	r3, r3, #11
 8008478:	2b00      	cmp	r3, #0
 800847a:	d003      	beq.n	8008484 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800847c:	68f9      	ldr	r1, [r7, #12]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 fbd6 	bl	8008c30 <I2C_ITError>
  }
}
 8008484:	bf00      	nop
 8008486:	3718      	adds	r7, #24
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008494:	bf00      	nop
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	460b      	mov	r3, r1
 80084be:	70fb      	strb	r3, [r7, #3]
 80084c0:	4613      	mov	r3, r2
 80084c2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr

080084d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80084d8:	bf00      	nop
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008528:	2b01      	cmp	r3, #1
 800852a:	d101      	bne.n	8008530 <I2C_Slave_ISR_IT+0x24>
 800852c:	2302      	movs	r3, #2
 800852e:	e0e2      	b.n	80086f6 <I2C_Slave_ISR_IT+0x1ea>
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	f003 0320 	and.w	r3, r3, #32
 800853e:	2b00      	cmp	r3, #0
 8008540:	d009      	beq.n	8008556 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008548:	2b00      	cmp	r3, #0
 800854a:	d004      	beq.n	8008556 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800854c:	6939      	ldr	r1, [r7, #16]
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f000 f9b6 	bl	80088c0 <I2C_ITSlaveCplt>
 8008554:	e0ca      	b.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	f003 0310 	and.w	r3, r3, #16
 800855c:	2b00      	cmp	r3, #0
 800855e:	d04b      	beq.n	80085f8 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008566:	2b00      	cmp	r3, #0
 8008568:	d046      	beq.n	80085f8 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800856e:	b29b      	uxth	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	d128      	bne.n	80085c6 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b28      	cmp	r3, #40	@ 0x28
 800857e:	d108      	bne.n	8008592 <I2C_Slave_ISR_IT+0x86>
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008586:	d104      	bne.n	8008592 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008588:	6939      	ldr	r1, [r7, #16]
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 fafc 	bl	8008b88 <I2C_ITListenCplt>
 8008590:	e031      	b.n	80085f6 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b29      	cmp	r3, #41	@ 0x29
 800859c:	d10e      	bne.n	80085bc <I2C_Slave_ISR_IT+0xb0>
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80085a4:	d00a      	beq.n	80085bc <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2210      	movs	r2, #16
 80085ac:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 fc55 	bl	8008e5e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 f926 	bl	8008806 <I2C_ITSlaveSeqCplt>
 80085ba:	e01c      	b.n	80085f6 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2210      	movs	r2, #16
 80085c2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80085c4:	e08f      	b.n	80086e6 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	2210      	movs	r2, #16
 80085cc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d2:	f043 0204 	orr.w	r2, r3, #4
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d003      	beq.n	80085e8 <I2C_Slave_ISR_IT+0xdc>
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085e6:	d17e      	bne.n	80086e6 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ec:	4619      	mov	r1, r3
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f000 fb1e 	bl	8008c30 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80085f4:	e077      	b.n	80086e6 <I2C_Slave_ISR_IT+0x1da>
 80085f6:	e076      	b.n	80086e6 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	f003 0304 	and.w	r3, r3, #4
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d02f      	beq.n	8008662 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008608:	2b00      	cmp	r3, #0
 800860a:	d02a      	beq.n	8008662 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008610:	b29b      	uxth	r3, r3
 8008612:	2b00      	cmp	r3, #0
 8008614:	d018      	beq.n	8008648 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008620:	b2d2      	uxtb	r2, r2
 8008622:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008628:	1c5a      	adds	r2, r3, #1
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008632:	3b01      	subs	r3, #1
 8008634:	b29a      	uxth	r2, r3
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800863e:	b29b      	uxth	r3, r3
 8008640:	3b01      	subs	r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	d14b      	bne.n	80086ea <I2C_Slave_ISR_IT+0x1de>
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008658:	d047      	beq.n	80086ea <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800865a:	68f8      	ldr	r0, [r7, #12]
 800865c:	f000 f8d3 	bl	8008806 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008660:	e043      	b.n	80086ea <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f003 0308 	and.w	r3, r3, #8
 8008668:	2b00      	cmp	r3, #0
 800866a:	d009      	beq.n	8008680 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008672:	2b00      	cmp	r3, #0
 8008674:	d004      	beq.n	8008680 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008676:	6939      	ldr	r1, [r7, #16]
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 f840 	bl	80086fe <I2C_ITAddrCplt>
 800867e:	e035      	b.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	f003 0302 	and.w	r3, r3, #2
 8008686:	2b00      	cmp	r3, #0
 8008688:	d030      	beq.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008690:	2b00      	cmp	r3, #0
 8008692:	d02b      	beq.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008698:	b29b      	uxth	r3, r3
 800869a:	2b00      	cmp	r3, #0
 800869c:	d018      	beq.n	80086d0 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a2:	781a      	ldrb	r2, [r3, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	3b01      	subs	r3, #1
 80086bc:	b29a      	uxth	r2, r3
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086c6:	3b01      	subs	r3, #1
 80086c8:	b29a      	uxth	r2, r3
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	851a      	strh	r2, [r3, #40]	@ 0x28
 80086ce:	e00d      	b.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086d6:	d002      	beq.n	80086de <I2C_Slave_ISR_IT+0x1d2>
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d106      	bne.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80086de:	68f8      	ldr	r0, [r7, #12]
 80086e0:	f000 f891 	bl	8008806 <I2C_ITSlaveSeqCplt>
 80086e4:	e002      	b.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80086e6:	bf00      	nop
 80086e8:	e000      	b.n	80086ec <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80086ea:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3718      	adds	r7, #24
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b084      	sub	sp, #16
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
 8008706:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800870e:	b2db      	uxtb	r3, r3
 8008710:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008714:	2b28      	cmp	r3, #40	@ 0x28
 8008716:	d16a      	bne.n	80087ee <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	0c1b      	lsrs	r3, r3, #16
 8008720:	b2db      	uxtb	r3, r3
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	699b      	ldr	r3, [r3, #24]
 800872e:	0c1b      	lsrs	r3, r3, #16
 8008730:	b29b      	uxth	r3, r3
 8008732:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008736:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	b29b      	uxth	r3, r3
 8008740:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008744:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	b29b      	uxth	r3, r3
 800874e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008752:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	2b02      	cmp	r3, #2
 800875a:	d138      	bne.n	80087ce <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800875c:	897b      	ldrh	r3, [r7, #10]
 800875e:	09db      	lsrs	r3, r3, #7
 8008760:	b29a      	uxth	r2, r3
 8008762:	89bb      	ldrh	r3, [r7, #12]
 8008764:	4053      	eors	r3, r2
 8008766:	b29b      	uxth	r3, r3
 8008768:	f003 0306 	and.w	r3, r3, #6
 800876c:	2b00      	cmp	r3, #0
 800876e:	d11c      	bne.n	80087aa <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008770:	897b      	ldrh	r3, [r7, #10]
 8008772:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008782:	2b02      	cmp	r3, #2
 8008784:	d13b      	bne.n	80087fe <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	2208      	movs	r2, #8
 8008792:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800879c:	89ba      	ldrh	r2, [r7, #12]
 800879e:	7bfb      	ldrb	r3, [r7, #15]
 80087a0:	4619      	mov	r1, r3
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7ff fe86 	bl	80084b4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80087a8:	e029      	b.n	80087fe <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80087aa:	893b      	ldrh	r3, [r7, #8]
 80087ac:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80087ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 fb95 	bl	8008ee2 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80087c0:	89ba      	ldrh	r2, [r7, #12]
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
 80087c4:	4619      	mov	r1, r3
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f7ff fe74 	bl	80084b4 <HAL_I2C_AddrCallback>
}
 80087cc:	e017      	b.n	80087fe <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80087ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fb85 	bl	8008ee2 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80087e0:	89ba      	ldrh	r2, [r7, #12]
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	4619      	mov	r1, r3
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f7ff fe64 	bl	80084b4 <HAL_I2C_AddrCallback>
}
 80087ec:	e007      	b.n	80087fe <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2208      	movs	r2, #8
 80087f4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80087fe:	bf00      	nop
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008824:	2b00      	cmp	r3, #0
 8008826:	d008      	beq.n	800883a <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008836:	601a      	str	r2, [r3, #0]
 8008838:	e00c      	b.n	8008854 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d007      	beq.n	8008854 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008852:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800885a:	b2db      	uxtb	r3, r3
 800885c:	2b29      	cmp	r3, #41	@ 0x29
 800885e:	d112      	bne.n	8008886 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2228      	movs	r2, #40	@ 0x28
 8008864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2221      	movs	r2, #33	@ 0x21
 800886c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800886e:	2101      	movs	r1, #1
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fb36 	bl	8008ee2 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7ff fe04 	bl	800848c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008884:	e017      	b.n	80088b6 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008890:	d111      	bne.n	80088b6 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2228      	movs	r2, #40	@ 0x28
 8008896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2222      	movs	r2, #34	@ 0x22
 800889e:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80088a0:	2102      	movs	r1, #2
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fb1d 	bl	8008ee2 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f7ff fdf5 	bl	80084a0 <HAL_I2C_SlaveRxCpltCallback>
}
 80088b6:	bf00      	nop
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
	...

080088c0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088da:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088e2:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2220      	movs	r2, #32
 80088ea:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80088ec:	7afb      	ldrb	r3, [r7, #11]
 80088ee:	2b21      	cmp	r3, #33	@ 0x21
 80088f0:	d002      	beq.n	80088f8 <I2C_ITSlaveCplt+0x38>
 80088f2:	7afb      	ldrb	r3, [r7, #11]
 80088f4:	2b29      	cmp	r3, #41	@ 0x29
 80088f6:	d108      	bne.n	800890a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80088f8:	f248 0101 	movw	r1, #32769	@ 0x8001
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 faf0 	bl	8008ee2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2221      	movs	r2, #33	@ 0x21
 8008906:	631a      	str	r2, [r3, #48]	@ 0x30
 8008908:	e019      	b.n	800893e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800890a:	7afb      	ldrb	r3, [r7, #11]
 800890c:	2b22      	cmp	r3, #34	@ 0x22
 800890e:	d002      	beq.n	8008916 <I2C_ITSlaveCplt+0x56>
 8008910:	7afb      	ldrb	r3, [r7, #11]
 8008912:	2b2a      	cmp	r3, #42	@ 0x2a
 8008914:	d108      	bne.n	8008928 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008916:	f248 0102 	movw	r1, #32770	@ 0x8002
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fae1 	bl	8008ee2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2222      	movs	r2, #34	@ 0x22
 8008924:	631a      	str	r2, [r3, #48]	@ 0x30
 8008926:	e00a      	b.n	800893e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8008928:	7afb      	ldrb	r3, [r7, #11]
 800892a:	2b28      	cmp	r3, #40	@ 0x28
 800892c:	d107      	bne.n	800893e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800892e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fad5 	bl	8008ee2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800894c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	6859      	ldr	r1, [r3, #4]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	4b89      	ldr	r3, [pc, #548]	@ (8008b80 <I2C_ITSlaveCplt+0x2c0>)
 800895a:	400b      	ands	r3, r1
 800895c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fa7d 	bl	8008e5e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800896a:	2b00      	cmp	r3, #0
 800896c:	d013      	beq.n	8008996 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800897c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008982:	2b00      	cmp	r3, #0
 8008984:	d01f      	beq.n	80089c6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	b29a      	uxth	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008994:	e017      	b.n	80089c6 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d012      	beq.n	80089c6 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80089ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d006      	beq.n	80089c6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d020      	beq.n	8008a12 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f023 0304 	bic.w	r3, r3, #4
 80089d6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e2:	b2d2      	uxtb	r2, r2
 80089e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ea:	1c5a      	adds	r2, r3, #1
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00c      	beq.n	8008a12 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089fc:	3b01      	subs	r3, #1
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d005      	beq.n	8008a28 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a20:	f043 0204 	orr.w	r2, r3, #4
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	f003 0310 	and.w	r3, r3, #16
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d049      	beq.n	8008ac6 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d044      	beq.n	8008ac6 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d128      	bne.n	8008a98 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	2b28      	cmp	r3, #40	@ 0x28
 8008a50:	d108      	bne.n	8008a64 <I2C_ITSlaveCplt+0x1a4>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a58:	d104      	bne.n	8008a64 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008a5a:	6979      	ldr	r1, [r7, #20]
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 f893 	bl	8008b88 <I2C_ITListenCplt>
 8008a62:	e030      	b.n	8008ac6 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	2b29      	cmp	r3, #41	@ 0x29
 8008a6e:	d10e      	bne.n	8008a8e <I2C_ITSlaveCplt+0x1ce>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008a76:	d00a      	beq.n	8008a8e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2210      	movs	r2, #16
 8008a7e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 f9ec 	bl	8008e5e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff febd 	bl	8008806 <I2C_ITSlaveSeqCplt>
 8008a8c:	e01b      	b.n	8008ac6 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2210      	movs	r2, #16
 8008a94:	61da      	str	r2, [r3, #28]
 8008a96:	e016      	b.n	8008ac6 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2210      	movs	r2, #16
 8008a9e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa4:	f043 0204 	orr.w	r2, r3, #4
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d003      	beq.n	8008aba <I2C_ITSlaveCplt+0x1fa>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ab8:	d105      	bne.n	8008ac6 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 f8b5 	bl	8008c30 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d010      	beq.n	8008afe <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f8a4 	bl	8008c30 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	2b28      	cmp	r3, #40	@ 0x28
 8008af2:	d141      	bne.n	8008b78 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008af4:	6979      	ldr	r1, [r7, #20]
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f846 	bl	8008b88 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008afc:	e03c      	b.n	8008b78 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b02:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008b06:	d014      	beq.n	8008b32 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fe7c 	bl	8008806 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a1c      	ldr	r2, [pc, #112]	@ (8008b84 <I2C_ITSlaveCplt+0x2c4>)
 8008b12:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2220      	movs	r2, #32
 8008b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f7ff fcd0 	bl	80084d0 <HAL_I2C_ListenCpltCallback>
}
 8008b30:	e022      	b.n	8008b78 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b22      	cmp	r3, #34	@ 0x22
 8008b3c:	d10e      	bne.n	8008b5c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2220      	movs	r2, #32
 8008b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f7ff fca3 	bl	80084a0 <HAL_I2C_SlaveRxCpltCallback>
}
 8008b5a:	e00d      	b.n	8008b78 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2220      	movs	r2, #32
 8008b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f7ff fc8a 	bl	800848c <HAL_I2C_SlaveTxCpltCallback>
}
 8008b78:	bf00      	nop
 8008b7a:	3718      	adds	r7, #24
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	fe00e800 	.word	0xfe00e800
 8008b84:	ffff0000 	.word	0xffff0000

08008b88 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a25      	ldr	r2, [pc, #148]	@ (8008c2c <I2C_ITListenCplt+0xa4>)
 8008b96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	f003 0304 	and.w	r3, r3, #4
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d022      	beq.n	8008c04 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc8:	b2d2      	uxtb	r2, r2
 8008bca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd0:	1c5a      	adds	r2, r3, #1
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d012      	beq.n	8008c04 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008be2:	3b01      	subs	r3, #1
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	b29a      	uxth	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bfc:	f043 0204 	orr.w	r2, r3, #4
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c04:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f96a 	bl	8008ee2 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2210      	movs	r2, #16
 8008c14:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7ff fc56 	bl	80084d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008c24:	bf00      	nop
 8008c26:	3708      	adds	r7, #8
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	ffff0000 	.word	0xffff0000

08008c30 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b084      	sub	sp, #16
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c40:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a6d      	ldr	r2, [pc, #436]	@ (8008e04 <I2C_ITError+0x1d4>)
 8008c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	431a      	orrs	r2, r3
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008c62:	7bfb      	ldrb	r3, [r7, #15]
 8008c64:	2b28      	cmp	r3, #40	@ 0x28
 8008c66:	d005      	beq.n	8008c74 <I2C_ITError+0x44>
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	2b29      	cmp	r3, #41	@ 0x29
 8008c6c:	d002      	beq.n	8008c74 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008c6e:	7bfb      	ldrb	r3, [r7, #15]
 8008c70:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c72:	d10b      	bne.n	8008c8c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c74:	2103      	movs	r1, #3
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f933 	bl	8008ee2 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2228      	movs	r2, #40	@ 0x28
 8008c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a60      	ldr	r2, [pc, #384]	@ (8008e08 <I2C_ITError+0x1d8>)
 8008c88:	635a      	str	r2, [r3, #52]	@ 0x34
 8008c8a:	e030      	b.n	8008cee <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c8c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f926 	bl	8008ee2 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f8e1 	bl	8008e5e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	2b60      	cmp	r3, #96	@ 0x60
 8008ca6:	d01f      	beq.n	8008ce8 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2220      	movs	r2, #32
 8008cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	699b      	ldr	r3, [r3, #24]
 8008cb6:	f003 0320 	and.w	r3, r3, #32
 8008cba:	2b20      	cmp	r3, #32
 8008cbc:	d114      	bne.n	8008ce8 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	f003 0310 	and.w	r3, r3, #16
 8008cc8:	2b10      	cmp	r3, #16
 8008cca:	d109      	bne.n	8008ce0 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2210      	movs	r2, #16
 8008cd2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cd8:	f043 0204 	orr.w	r2, r3, #4
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d039      	beq.n	8008d70 <I2C_ITError+0x140>
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	2b11      	cmp	r3, #17
 8008d00:	d002      	beq.n	8008d08 <I2C_ITError+0xd8>
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	2b21      	cmp	r3, #33	@ 0x21
 8008d06:	d133      	bne.n	8008d70 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d16:	d107      	bne.n	8008d28 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008d26:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7ff f8f5 	bl	8007f1c <HAL_DMA_GetState>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d017      	beq.n	8008d68 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d3c:	4a33      	ldr	r2, [pc, #204]	@ (8008e0c <I2C_ITError+0x1dc>)
 8008d3e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7ff f8a4 	bl	8007e9a <HAL_DMA_Abort_IT>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d04d      	beq.n	8008df4 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008d62:	4610      	mov	r0, r2
 8008d64:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008d66:	e045      	b.n	8008df4 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 f851 	bl	8008e10 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008d6e:	e041      	b.n	8008df4 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d039      	beq.n	8008dec <I2C_ITError+0x1bc>
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b12      	cmp	r3, #18
 8008d7c:	d002      	beq.n	8008d84 <I2C_ITError+0x154>
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2b22      	cmp	r3, #34	@ 0x22
 8008d82:	d133      	bne.n	8008dec <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d92:	d107      	bne.n	8008da4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008da2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da8:	4618      	mov	r0, r3
 8008daa:	f7ff f8b7 	bl	8007f1c <HAL_DMA_GetState>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d017      	beq.n	8008de4 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db8:	4a14      	ldr	r2, [pc, #80]	@ (8008e0c <I2C_ITError+0x1dc>)
 8008dba:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7ff f866 	bl	8007e9a <HAL_DMA_Abort_IT>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d011      	beq.n	8008df8 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008dde:	4610      	mov	r0, r2
 8008de0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008de2:	e009      	b.n	8008df8 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f813 	bl	8008e10 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008dea:	e005      	b.n	8008df8 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 f80f 	bl	8008e10 <I2C_TreatErrorCallback>
  }
}
 8008df2:	e002      	b.n	8008dfa <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008df4:	bf00      	nop
 8008df6:	e000      	b.n	8008dfa <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008df8:	bf00      	nop
}
 8008dfa:	bf00      	nop
 8008dfc:	3710      	adds	r7, #16
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop
 8008e04:	ffff0000 	.word	0xffff0000
 8008e08:	0800850d 	.word	0x0800850d
 8008e0c:	08008ea7 	.word	0x08008ea7

08008e10 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	2b60      	cmp	r3, #96	@ 0x60
 8008e22:	d10e      	bne.n	8008e42 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2220      	movs	r2, #32
 8008e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f7ff fb5c 	bl	80084f8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008e40:	e009      	b.n	8008e56 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff fb47 	bl	80084e4 <HAL_I2C_ErrorCallback>
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b083      	sub	sp, #12
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	699b      	ldr	r3, [r3, #24]
 8008e6c:	f003 0302 	and.w	r3, r3, #2
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d103      	bne.n	8008e7c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	f003 0301 	and.w	r3, r3, #1
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d007      	beq.n	8008e9a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	699a      	ldr	r2, [r3, #24]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f042 0201 	orr.w	r2, r2, #1
 8008e98:	619a      	str	r2, [r3, #24]
  }
}
 8008e9a:	bf00      	nop
 8008e9c:	370c      	adds	r7, #12
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea4:	4770      	bx	lr

08008ea6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008ea6:	b580      	push	{r7, lr}
 8008ea8:	b084      	sub	sp, #16
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d003      	beq.n	8008ed4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f7ff ff9b 	bl	8008e10 <I2C_TreatErrorCallback>
}
 8008eda:	bf00      	nop
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b085      	sub	sp, #20
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	460b      	mov	r3, r1
 8008eec:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008ef2:	887b      	ldrh	r3, [r7, #2]
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00f      	beq.n	8008f1c <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008f02:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008f10:	2b28      	cmp	r3, #40	@ 0x28
 8008f12:	d003      	beq.n	8008f1c <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008f1a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008f1c:	887b      	ldrh	r3, [r7, #2]
 8008f1e:	f003 0302 	and.w	r3, r3, #2
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00f      	beq.n	8008f46 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008f2c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008f3a:	2b28      	cmp	r3, #40	@ 0x28
 8008f3c:	d003      	beq.n	8008f46 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008f44:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008f46:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	da03      	bge.n	8008f56 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008f54:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008f56:	887b      	ldrh	r3, [r7, #2]
 8008f58:	2b10      	cmp	r3, #16
 8008f5a:	d103      	bne.n	8008f64 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008f62:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008f64:	887b      	ldrh	r3, [r7, #2]
 8008f66:	2b20      	cmp	r3, #32
 8008f68:	d103      	bne.n	8008f72 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f043 0320 	orr.w	r3, r3, #32
 8008f70:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008f72:	887b      	ldrh	r3, [r7, #2]
 8008f74:	2b40      	cmp	r3, #64	@ 0x40
 8008f76:	d103      	bne.n	8008f80 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6819      	ldr	r1, [r3, #0]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	43da      	mvns	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	400a      	ands	r2, r1
 8008f90:	601a      	str	r2, [r3, #0]
}
 8008f92:	bf00      	nop
 8008f94:	3714      	adds	r7, #20
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b20      	cmp	r3, #32
 8008fb2:	d138      	bne.n	8009026 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e032      	b.n	8009028 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2224      	movs	r2, #36	@ 0x24
 8008fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f022 0201 	bic.w	r2, r2, #1
 8008fe0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008ff0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	6819      	ldr	r1, [r3, #0]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	683a      	ldr	r2, [r7, #0]
 8008ffe:	430a      	orrs	r2, r1
 8009000:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f042 0201 	orr.w	r2, r2, #1
 8009010:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2220      	movs	r2, #32
 8009016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	e000      	b.n	8009028 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009026:	2302      	movs	r3, #2
  }
}
 8009028:	4618      	mov	r0, r3
 800902a:	370c      	adds	r7, #12
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009044:	b2db      	uxtb	r3, r3
 8009046:	2b20      	cmp	r3, #32
 8009048:	d139      	bne.n	80090be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009050:	2b01      	cmp	r3, #1
 8009052:	d101      	bne.n	8009058 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009054:	2302      	movs	r3, #2
 8009056:	e033      	b.n	80090c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2224      	movs	r2, #36	@ 0x24
 8009064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681a      	ldr	r2, [r3, #0]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f022 0201 	bic.w	r2, r2, #1
 8009076:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009086:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	021b      	lsls	r3, r3, #8
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	4313      	orrs	r3, r2
 8009090:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f042 0201 	orr.w	r2, r2, #1
 80090a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2220      	movs	r2, #32
 80090ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80090ba:	2300      	movs	r3, #0
 80090bc:	e000      	b.n	80090c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80090be:	2302      	movs	r3, #2
  }
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80090cc:	b480      	push	{r7}
 80090ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80090d0:	4b04      	ldr	r3, [pc, #16]	@ (80090e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80090d8:	4618      	mov	r0, r3
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	40007000 	.word	0x40007000

080090e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090f6:	d130      	bne.n	800915a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80090f8:	4b23      	ldr	r3, [pc, #140]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009104:	d038      	beq.n	8009178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009106:	4b20      	ldr	r3, [pc, #128]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800910e:	4a1e      	ldr	r2, [pc, #120]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009110:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009114:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009116:	4b1d      	ldr	r3, [pc, #116]	@ (800918c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2232      	movs	r2, #50	@ 0x32
 800911c:	fb02 f303 	mul.w	r3, r2, r3
 8009120:	4a1b      	ldr	r2, [pc, #108]	@ (8009190 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009122:	fba2 2303 	umull	r2, r3, r2, r3
 8009126:	0c9b      	lsrs	r3, r3, #18
 8009128:	3301      	adds	r3, #1
 800912a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800912c:	e002      	b.n	8009134 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3b01      	subs	r3, #1
 8009132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009134:	4b14      	ldr	r3, [pc, #80]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800913c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009140:	d102      	bne.n	8009148 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1f2      	bne.n	800912e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009148:	4b0f      	ldr	r3, [pc, #60]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800914a:	695b      	ldr	r3, [r3, #20]
 800914c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009154:	d110      	bne.n	8009178 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e00f      	b.n	800917a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800915a:	4b0b      	ldr	r3, [pc, #44]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009166:	d007      	beq.n	8009178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009168:	4b07      	ldr	r3, [pc, #28]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009170:	4a05      	ldr	r2, [pc, #20]	@ (8009188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009172:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009176:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3714      	adds	r7, #20
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop
 8009188:	40007000 	.word	0x40007000
 800918c:	200000f0 	.word	0x200000f0
 8009190:	431bde83 	.word	0x431bde83

08009194 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b088      	sub	sp, #32
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	f000 bc02 	b.w	80099ac <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80091a8:	4b96      	ldr	r3, [pc, #600]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	f003 030c 	and.w	r3, r3, #12
 80091b0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80091b2:	4b94      	ldr	r3, [pc, #592]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80091b4:	68db      	ldr	r3, [r3, #12]
 80091b6:	f003 0303 	and.w	r3, r3, #3
 80091ba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 0310 	and.w	r3, r3, #16
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f000 80e4 	beq.w	8009392 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d007      	beq.n	80091e0 <HAL_RCC_OscConfig+0x4c>
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	2b0c      	cmp	r3, #12
 80091d4:	f040 808b 	bne.w	80092ee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	f040 8087 	bne.w	80092ee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80091e0:	4b88      	ldr	r3, [pc, #544]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d005      	beq.n	80091f8 <HAL_RCC_OscConfig+0x64>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	699b      	ldr	r3, [r3, #24]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e3d9      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a1a      	ldr	r2, [r3, #32]
 80091fc:	4b81      	ldr	r3, [pc, #516]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0308 	and.w	r3, r3, #8
 8009204:	2b00      	cmp	r3, #0
 8009206:	d004      	beq.n	8009212 <HAL_RCC_OscConfig+0x7e>
 8009208:	4b7e      	ldr	r3, [pc, #504]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009210:	e005      	b.n	800921e <HAL_RCC_OscConfig+0x8a>
 8009212:	4b7c      	ldr	r3, [pc, #496]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009218:	091b      	lsrs	r3, r3, #4
 800921a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800921e:	4293      	cmp	r3, r2
 8009220:	d223      	bcs.n	800926a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a1b      	ldr	r3, [r3, #32]
 8009226:	4618      	mov	r0, r3
 8009228:	f000 fd54 	bl	8009cd4 <RCC_SetFlashLatencyFromMSIRange>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e3ba      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009236:	4b73      	ldr	r3, [pc, #460]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a72      	ldr	r2, [pc, #456]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800923c:	f043 0308 	orr.w	r3, r3, #8
 8009240:	6013      	str	r3, [r2, #0]
 8009242:	4b70      	ldr	r3, [pc, #448]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a1b      	ldr	r3, [r3, #32]
 800924e:	496d      	ldr	r1, [pc, #436]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009250:	4313      	orrs	r3, r2
 8009252:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009254:	4b6b      	ldr	r3, [pc, #428]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	69db      	ldr	r3, [r3, #28]
 8009260:	021b      	lsls	r3, r3, #8
 8009262:	4968      	ldr	r1, [pc, #416]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009264:	4313      	orrs	r3, r2
 8009266:	604b      	str	r3, [r1, #4]
 8009268:	e025      	b.n	80092b6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800926a:	4b66      	ldr	r3, [pc, #408]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a65      	ldr	r2, [pc, #404]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009270:	f043 0308 	orr.w	r3, r3, #8
 8009274:	6013      	str	r3, [r2, #0]
 8009276:	4b63      	ldr	r3, [pc, #396]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6a1b      	ldr	r3, [r3, #32]
 8009282:	4960      	ldr	r1, [pc, #384]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009284:	4313      	orrs	r3, r2
 8009286:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009288:	4b5e      	ldr	r3, [pc, #376]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	69db      	ldr	r3, [r3, #28]
 8009294:	021b      	lsls	r3, r3, #8
 8009296:	495b      	ldr	r1, [pc, #364]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009298:	4313      	orrs	r3, r2
 800929a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d109      	bne.n	80092b6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f000 fd14 	bl	8009cd4 <RCC_SetFlashLatencyFromMSIRange>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d001      	beq.n	80092b6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e37a      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80092b6:	f000 fc81 	bl	8009bbc <HAL_RCC_GetSysClockFreq>
 80092ba:	4602      	mov	r2, r0
 80092bc:	4b51      	ldr	r3, [pc, #324]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	091b      	lsrs	r3, r3, #4
 80092c2:	f003 030f 	and.w	r3, r3, #15
 80092c6:	4950      	ldr	r1, [pc, #320]	@ (8009408 <HAL_RCC_OscConfig+0x274>)
 80092c8:	5ccb      	ldrb	r3, [r1, r3]
 80092ca:	f003 031f 	and.w	r3, r3, #31
 80092ce:	fa22 f303 	lsr.w	r3, r2, r3
 80092d2:	4a4e      	ldr	r2, [pc, #312]	@ (800940c <HAL_RCC_OscConfig+0x278>)
 80092d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80092d6:	4b4e      	ldr	r3, [pc, #312]	@ (8009410 <HAL_RCC_OscConfig+0x27c>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fd f91e 	bl	800651c <HAL_InitTick>
 80092e0:	4603      	mov	r3, r0
 80092e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d052      	beq.n	8009390 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80092ea:	7bfb      	ldrb	r3, [r7, #15]
 80092ec:	e35e      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d032      	beq.n	800935c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80092f6:	4b43      	ldr	r3, [pc, #268]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a42      	ldr	r2, [pc, #264]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80092fc:	f043 0301 	orr.w	r3, r3, #1
 8009300:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009302:	f7fd f95b 	bl	80065bc <HAL_GetTick>
 8009306:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009308:	e008      	b.n	800931c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800930a:	f7fd f957 	bl	80065bc <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	2b02      	cmp	r3, #2
 8009316:	d901      	bls.n	800931c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e347      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800931c:	4b39      	ldr	r3, [pc, #228]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0302 	and.w	r3, r3, #2
 8009324:	2b00      	cmp	r3, #0
 8009326:	d0f0      	beq.n	800930a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009328:	4b36      	ldr	r3, [pc, #216]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a35      	ldr	r2, [pc, #212]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800932e:	f043 0308 	orr.w	r3, r3, #8
 8009332:	6013      	str	r3, [r2, #0]
 8009334:	4b33      	ldr	r3, [pc, #204]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a1b      	ldr	r3, [r3, #32]
 8009340:	4930      	ldr	r1, [pc, #192]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009342:	4313      	orrs	r3, r2
 8009344:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009346:	4b2f      	ldr	r3, [pc, #188]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	69db      	ldr	r3, [r3, #28]
 8009352:	021b      	lsls	r3, r3, #8
 8009354:	492b      	ldr	r1, [pc, #172]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009356:	4313      	orrs	r3, r2
 8009358:	604b      	str	r3, [r1, #4]
 800935a:	e01a      	b.n	8009392 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800935c:	4b29      	ldr	r3, [pc, #164]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a28      	ldr	r2, [pc, #160]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009362:	f023 0301 	bic.w	r3, r3, #1
 8009366:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009368:	f7fd f928 	bl	80065bc <HAL_GetTick>
 800936c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800936e:	e008      	b.n	8009382 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009370:	f7fd f924 	bl	80065bc <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	2b02      	cmp	r3, #2
 800937c:	d901      	bls.n	8009382 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800937e:	2303      	movs	r3, #3
 8009380:	e314      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009382:	4b20      	ldr	r3, [pc, #128]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 0302 	and.w	r3, r3, #2
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1f0      	bne.n	8009370 <HAL_RCC_OscConfig+0x1dc>
 800938e:	e000      	b.n	8009392 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009390:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b00      	cmp	r3, #0
 800939c:	d073      	beq.n	8009486 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d005      	beq.n	80093b0 <HAL_RCC_OscConfig+0x21c>
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2b0c      	cmp	r3, #12
 80093a8:	d10e      	bne.n	80093c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	2b03      	cmp	r3, #3
 80093ae:	d10b      	bne.n	80093c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093b0:	4b14      	ldr	r3, [pc, #80]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d063      	beq.n	8009484 <HAL_RCC_OscConfig+0x2f0>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d15f      	bne.n	8009484 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e2f1      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093d0:	d106      	bne.n	80093e0 <HAL_RCC_OscConfig+0x24c>
 80093d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a0b      	ldr	r2, [pc, #44]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093dc:	6013      	str	r3, [r2, #0]
 80093de:	e025      	b.n	800942c <HAL_RCC_OscConfig+0x298>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80093e8:	d114      	bne.n	8009414 <HAL_RCC_OscConfig+0x280>
 80093ea:	4b06      	ldr	r3, [pc, #24]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a05      	ldr	r2, [pc, #20]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80093f4:	6013      	str	r3, [r2, #0]
 80093f6:	4b03      	ldr	r3, [pc, #12]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a02      	ldr	r2, [pc, #8]	@ (8009404 <HAL_RCC_OscConfig+0x270>)
 80093fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009400:	6013      	str	r3, [r2, #0]
 8009402:	e013      	b.n	800942c <HAL_RCC_OscConfig+0x298>
 8009404:	40021000 	.word	0x40021000
 8009408:	0800c884 	.word	0x0800c884
 800940c:	200000f0 	.word	0x200000f0
 8009410:	200000f4 	.word	0x200000f4
 8009414:	4ba0      	ldr	r3, [pc, #640]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a9f      	ldr	r2, [pc, #636]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800941a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	4b9d      	ldr	r3, [pc, #628]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a9c      	ldr	r2, [pc, #624]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800942a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d013      	beq.n	800945c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009434:	f7fd f8c2 	bl	80065bc <HAL_GetTick>
 8009438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800943a:	e008      	b.n	800944e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800943c:	f7fd f8be 	bl	80065bc <HAL_GetTick>
 8009440:	4602      	mov	r2, r0
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	1ad3      	subs	r3, r2, r3
 8009446:	2b64      	cmp	r3, #100	@ 0x64
 8009448:	d901      	bls.n	800944e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800944a:	2303      	movs	r3, #3
 800944c:	e2ae      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800944e:	4b92      	ldr	r3, [pc, #584]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009456:	2b00      	cmp	r3, #0
 8009458:	d0f0      	beq.n	800943c <HAL_RCC_OscConfig+0x2a8>
 800945a:	e014      	b.n	8009486 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800945c:	f7fd f8ae 	bl	80065bc <HAL_GetTick>
 8009460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009462:	e008      	b.n	8009476 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009464:	f7fd f8aa 	bl	80065bc <HAL_GetTick>
 8009468:	4602      	mov	r2, r0
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	1ad3      	subs	r3, r2, r3
 800946e:	2b64      	cmp	r3, #100	@ 0x64
 8009470:	d901      	bls.n	8009476 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	e29a      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009476:	4b88      	ldr	r3, [pc, #544]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1f0      	bne.n	8009464 <HAL_RCC_OscConfig+0x2d0>
 8009482:	e000      	b.n	8009486 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f003 0302 	and.w	r3, r3, #2
 800948e:	2b00      	cmp	r3, #0
 8009490:	d060      	beq.n	8009554 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	2b04      	cmp	r3, #4
 8009496:	d005      	beq.n	80094a4 <HAL_RCC_OscConfig+0x310>
 8009498:	69bb      	ldr	r3, [r7, #24]
 800949a:	2b0c      	cmp	r3, #12
 800949c:	d119      	bne.n	80094d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d116      	bne.n	80094d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80094a4:	4b7c      	ldr	r3, [pc, #496]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d005      	beq.n	80094bc <HAL_RCC_OscConfig+0x328>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	e277      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80094bc:	4b76      	ldr	r3, [pc, #472]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	061b      	lsls	r3, r3, #24
 80094ca:	4973      	ldr	r1, [pc, #460]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80094cc:	4313      	orrs	r3, r2
 80094ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80094d0:	e040      	b.n	8009554 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d023      	beq.n	8009522 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80094da:	4b6f      	ldr	r3, [pc, #444]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a6e      	ldr	r2, [pc, #440]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80094e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094e6:	f7fd f869 	bl	80065bc <HAL_GetTick>
 80094ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80094ec:	e008      	b.n	8009500 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80094ee:	f7fd f865 	bl	80065bc <HAL_GetTick>
 80094f2:	4602      	mov	r2, r0
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	1ad3      	subs	r3, r2, r3
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	d901      	bls.n	8009500 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80094fc:	2303      	movs	r3, #3
 80094fe:	e255      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009500:	4b65      	ldr	r3, [pc, #404]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009508:	2b00      	cmp	r3, #0
 800950a:	d0f0      	beq.n	80094ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800950c:	4b62      	ldr	r3, [pc, #392]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	691b      	ldr	r3, [r3, #16]
 8009518:	061b      	lsls	r3, r3, #24
 800951a:	495f      	ldr	r1, [pc, #380]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800951c:	4313      	orrs	r3, r2
 800951e:	604b      	str	r3, [r1, #4]
 8009520:	e018      	b.n	8009554 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009522:	4b5d      	ldr	r3, [pc, #372]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a5c      	ldr	r2, [pc, #368]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800952c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800952e:	f7fd f845 	bl	80065bc <HAL_GetTick>
 8009532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009534:	e008      	b.n	8009548 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009536:	f7fd f841 	bl	80065bc <HAL_GetTick>
 800953a:	4602      	mov	r2, r0
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	1ad3      	subs	r3, r2, r3
 8009540:	2b02      	cmp	r3, #2
 8009542:	d901      	bls.n	8009548 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009544:	2303      	movs	r3, #3
 8009546:	e231      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009548:	4b53      	ldr	r3, [pc, #332]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1f0      	bne.n	8009536 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b00      	cmp	r3, #0
 800955e:	d03c      	beq.n	80095da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	695b      	ldr	r3, [r3, #20]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d01c      	beq.n	80095a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009568:	4b4b      	ldr	r3, [pc, #300]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800956a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800956e:	4a4a      	ldr	r2, [pc, #296]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009570:	f043 0301 	orr.w	r3, r3, #1
 8009574:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009578:	f7fd f820 	bl	80065bc <HAL_GetTick>
 800957c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009580:	f7fd f81c 	bl	80065bc <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e20c      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009592:	4b41      	ldr	r3, [pc, #260]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009594:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009598:	f003 0302 	and.w	r3, r3, #2
 800959c:	2b00      	cmp	r3, #0
 800959e:	d0ef      	beq.n	8009580 <HAL_RCC_OscConfig+0x3ec>
 80095a0:	e01b      	b.n	80095da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80095a2:	4b3d      	ldr	r3, [pc, #244]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095a8:	4a3b      	ldr	r2, [pc, #236]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095aa:	f023 0301 	bic.w	r3, r3, #1
 80095ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095b2:	f7fd f803 	bl	80065bc <HAL_GetTick>
 80095b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80095b8:	e008      	b.n	80095cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80095ba:	f7fc ffff 	bl	80065bc <HAL_GetTick>
 80095be:	4602      	mov	r2, r0
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	1ad3      	subs	r3, r2, r3
 80095c4:	2b02      	cmp	r3, #2
 80095c6:	d901      	bls.n	80095cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80095c8:	2303      	movs	r3, #3
 80095ca:	e1ef      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80095cc:	4b32      	ldr	r3, [pc, #200]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095d2:	f003 0302 	and.w	r3, r3, #2
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d1ef      	bne.n	80095ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0304 	and.w	r3, r3, #4
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	f000 80a6 	beq.w	8009734 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80095e8:	2300      	movs	r3, #0
 80095ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80095ec:	4b2a      	ldr	r3, [pc, #168]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d10d      	bne.n	8009614 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80095f8:	4b27      	ldr	r3, [pc, #156]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095fc:	4a26      	ldr	r2, [pc, #152]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 80095fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009602:	6593      	str	r3, [r2, #88]	@ 0x58
 8009604:	4b24      	ldr	r3, [pc, #144]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800960c:	60bb      	str	r3, [r7, #8]
 800960e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009610:	2301      	movs	r3, #1
 8009612:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009614:	4b21      	ldr	r3, [pc, #132]	@ (800969c <HAL_RCC_OscConfig+0x508>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800961c:	2b00      	cmp	r3, #0
 800961e:	d118      	bne.n	8009652 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009620:	4b1e      	ldr	r3, [pc, #120]	@ (800969c <HAL_RCC_OscConfig+0x508>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a1d      	ldr	r2, [pc, #116]	@ (800969c <HAL_RCC_OscConfig+0x508>)
 8009626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800962a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800962c:	f7fc ffc6 	bl	80065bc <HAL_GetTick>
 8009630:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009632:	e008      	b.n	8009646 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009634:	f7fc ffc2 	bl	80065bc <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	2b02      	cmp	r3, #2
 8009640:	d901      	bls.n	8009646 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e1b2      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009646:	4b15      	ldr	r3, [pc, #84]	@ (800969c <HAL_RCC_OscConfig+0x508>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0f0      	beq.n	8009634 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d108      	bne.n	800966c <HAL_RCC_OscConfig+0x4d8>
 800965a:	4b0f      	ldr	r3, [pc, #60]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800965c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009660:	4a0d      	ldr	r2, [pc, #52]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009662:	f043 0301 	orr.w	r3, r3, #1
 8009666:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800966a:	e029      	b.n	80096c0 <HAL_RCC_OscConfig+0x52c>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	2b05      	cmp	r3, #5
 8009672:	d115      	bne.n	80096a0 <HAL_RCC_OscConfig+0x50c>
 8009674:	4b08      	ldr	r3, [pc, #32]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800967a:	4a07      	ldr	r2, [pc, #28]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800967c:	f043 0304 	orr.w	r3, r3, #4
 8009680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009684:	4b04      	ldr	r3, [pc, #16]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 8009686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800968a:	4a03      	ldr	r2, [pc, #12]	@ (8009698 <HAL_RCC_OscConfig+0x504>)
 800968c:	f043 0301 	orr.w	r3, r3, #1
 8009690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009694:	e014      	b.n	80096c0 <HAL_RCC_OscConfig+0x52c>
 8009696:	bf00      	nop
 8009698:	40021000 	.word	0x40021000
 800969c:	40007000 	.word	0x40007000
 80096a0:	4b9a      	ldr	r3, [pc, #616]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80096a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096a6:	4a99      	ldr	r2, [pc, #612]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80096a8:	f023 0301 	bic.w	r3, r3, #1
 80096ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80096b0:	4b96      	ldr	r3, [pc, #600]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80096b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096b6:	4a95      	ldr	r2, [pc, #596]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80096b8:	f023 0304 	bic.w	r3, r3, #4
 80096bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d016      	beq.n	80096f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096c8:	f7fc ff78 	bl	80065bc <HAL_GetTick>
 80096cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096ce:	e00a      	b.n	80096e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096d0:	f7fc ff74 	bl	80065bc <HAL_GetTick>
 80096d4:	4602      	mov	r2, r0
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	1ad3      	subs	r3, r2, r3
 80096da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096de:	4293      	cmp	r3, r2
 80096e0:	d901      	bls.n	80096e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80096e2:	2303      	movs	r3, #3
 80096e4:	e162      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096e6:	4b89      	ldr	r3, [pc, #548]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80096e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096ec:	f003 0302 	and.w	r3, r3, #2
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d0ed      	beq.n	80096d0 <HAL_RCC_OscConfig+0x53c>
 80096f4:	e015      	b.n	8009722 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096f6:	f7fc ff61 	bl	80065bc <HAL_GetTick>
 80096fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80096fc:	e00a      	b.n	8009714 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096fe:	f7fc ff5d 	bl	80065bc <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	1ad3      	subs	r3, r2, r3
 8009708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800970c:	4293      	cmp	r3, r2
 800970e:	d901      	bls.n	8009714 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e14b      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009714:	4b7d      	ldr	r3, [pc, #500]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800971a:	f003 0302 	and.w	r3, r3, #2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d1ed      	bne.n	80096fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009722:	7ffb      	ldrb	r3, [r7, #31]
 8009724:	2b01      	cmp	r3, #1
 8009726:	d105      	bne.n	8009734 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009728:	4b78      	ldr	r3, [pc, #480]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 800972a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800972c:	4a77      	ldr	r2, [pc, #476]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 800972e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009732:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 0320 	and.w	r3, r3, #32
 800973c:	2b00      	cmp	r3, #0
 800973e:	d03c      	beq.n	80097ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009744:	2b00      	cmp	r3, #0
 8009746:	d01c      	beq.n	8009782 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009748:	4b70      	ldr	r3, [pc, #448]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 800974a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800974e:	4a6f      	ldr	r2, [pc, #444]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009750:	f043 0301 	orr.w	r3, r3, #1
 8009754:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009758:	f7fc ff30 	bl	80065bc <HAL_GetTick>
 800975c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800975e:	e008      	b.n	8009772 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009760:	f7fc ff2c 	bl	80065bc <HAL_GetTick>
 8009764:	4602      	mov	r2, r0
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	1ad3      	subs	r3, r2, r3
 800976a:	2b02      	cmp	r3, #2
 800976c:	d901      	bls.n	8009772 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800976e:	2303      	movs	r3, #3
 8009770:	e11c      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009772:	4b66      	ldr	r3, [pc, #408]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009774:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009778:	f003 0302 	and.w	r3, r3, #2
 800977c:	2b00      	cmp	r3, #0
 800977e:	d0ef      	beq.n	8009760 <HAL_RCC_OscConfig+0x5cc>
 8009780:	e01b      	b.n	80097ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009782:	4b62      	ldr	r3, [pc, #392]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009784:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009788:	4a60      	ldr	r2, [pc, #384]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 800978a:	f023 0301 	bic.w	r3, r3, #1
 800978e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009792:	f7fc ff13 	bl	80065bc <HAL_GetTick>
 8009796:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009798:	e008      	b.n	80097ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800979a:	f7fc ff0f 	bl	80065bc <HAL_GetTick>
 800979e:	4602      	mov	r2, r0
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	1ad3      	subs	r3, r2, r3
 80097a4:	2b02      	cmp	r3, #2
 80097a6:	d901      	bls.n	80097ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80097a8:	2303      	movs	r3, #3
 80097aa:	e0ff      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80097ac:	4b57      	ldr	r3, [pc, #348]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80097ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80097b2:	f003 0302 	and.w	r3, r3, #2
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1ef      	bne.n	800979a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f000 80f3 	beq.w	80099aa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	f040 80c9 	bne.w	8009960 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80097ce:	4b4f      	ldr	r3, [pc, #316]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	f003 0203 	and.w	r2, r3, #3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097de:	429a      	cmp	r2, r3
 80097e0:	d12c      	bne.n	800983c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ec:	3b01      	subs	r3, #1
 80097ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d123      	bne.n	800983c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009800:	429a      	cmp	r2, r3
 8009802:	d11b      	bne.n	800983c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800980e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009810:	429a      	cmp	r2, r3
 8009812:	d113      	bne.n	800983c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800981e:	085b      	lsrs	r3, r3, #1
 8009820:	3b01      	subs	r3, #1
 8009822:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009824:	429a      	cmp	r2, r3
 8009826:	d109      	bne.n	800983c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009832:	085b      	lsrs	r3, r3, #1
 8009834:	3b01      	subs	r3, #1
 8009836:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009838:	429a      	cmp	r2, r3
 800983a:	d06b      	beq.n	8009914 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	2b0c      	cmp	r3, #12
 8009840:	d062      	beq.n	8009908 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009842:	4b32      	ldr	r3, [pc, #200]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d001      	beq.n	8009852 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e0ac      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009852:	4b2e      	ldr	r3, [pc, #184]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a2d      	ldr	r2, [pc, #180]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009858:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800985c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800985e:	f7fc fead 	bl	80065bc <HAL_GetTick>
 8009862:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009864:	e008      	b.n	8009878 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009866:	f7fc fea9 	bl	80065bc <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	2b02      	cmp	r3, #2
 8009872:	d901      	bls.n	8009878 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8009874:	2303      	movs	r3, #3
 8009876:	e099      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009878:	4b24      	ldr	r3, [pc, #144]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1f0      	bne.n	8009866 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009884:	4b21      	ldr	r3, [pc, #132]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 8009886:	68da      	ldr	r2, [r3, #12]
 8009888:	4b21      	ldr	r3, [pc, #132]	@ (8009910 <HAL_RCC_OscConfig+0x77c>)
 800988a:	4013      	ands	r3, r2
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009894:	3a01      	subs	r2, #1
 8009896:	0112      	lsls	r2, r2, #4
 8009898:	4311      	orrs	r1, r2
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800989e:	0212      	lsls	r2, r2, #8
 80098a0:	4311      	orrs	r1, r2
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80098a6:	0852      	lsrs	r2, r2, #1
 80098a8:	3a01      	subs	r2, #1
 80098aa:	0552      	lsls	r2, r2, #21
 80098ac:	4311      	orrs	r1, r2
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80098b2:	0852      	lsrs	r2, r2, #1
 80098b4:	3a01      	subs	r2, #1
 80098b6:	0652      	lsls	r2, r2, #25
 80098b8:	4311      	orrs	r1, r2
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80098be:	06d2      	lsls	r2, r2, #27
 80098c0:	430a      	orrs	r2, r1
 80098c2:	4912      	ldr	r1, [pc, #72]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098c4:	4313      	orrs	r3, r2
 80098c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80098c8:	4b10      	ldr	r3, [pc, #64]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a0f      	ldr	r2, [pc, #60]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80098d4:	4b0d      	ldr	r3, [pc, #52]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	4a0c      	ldr	r2, [pc, #48]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80098e0:	f7fc fe6c 	bl	80065bc <HAL_GetTick>
 80098e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80098e6:	e008      	b.n	80098fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098e8:	f7fc fe68 	bl	80065bc <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	d901      	bls.n	80098fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e058      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80098fa:	4b04      	ldr	r3, [pc, #16]	@ (800990c <HAL_RCC_OscConfig+0x778>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009902:	2b00      	cmp	r3, #0
 8009904:	d0f0      	beq.n	80098e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009906:	e050      	b.n	80099aa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e04f      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
 800990c:	40021000 	.word	0x40021000
 8009910:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009914:	4b27      	ldr	r3, [pc, #156]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800991c:	2b00      	cmp	r3, #0
 800991e:	d144      	bne.n	80099aa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009920:	4b24      	ldr	r3, [pc, #144]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a23      	ldr	r2, [pc, #140]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800992a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800992c:	4b21      	ldr	r3, [pc, #132]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 800992e:	68db      	ldr	r3, [r3, #12]
 8009930:	4a20      	ldr	r2, [pc, #128]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009936:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009938:	f7fc fe40 	bl	80065bc <HAL_GetTick>
 800993c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800993e:	e008      	b.n	8009952 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009940:	f7fc fe3c 	bl	80065bc <HAL_GetTick>
 8009944:	4602      	mov	r2, r0
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	1ad3      	subs	r3, r2, r3
 800994a:	2b02      	cmp	r3, #2
 800994c:	d901      	bls.n	8009952 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800994e:	2303      	movs	r3, #3
 8009950:	e02c      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009952:	4b18      	ldr	r3, [pc, #96]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0f0      	beq.n	8009940 <HAL_RCC_OscConfig+0x7ac>
 800995e:	e024      	b.n	80099aa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	2b0c      	cmp	r3, #12
 8009964:	d01f      	beq.n	80099a6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009966:	4b13      	ldr	r3, [pc, #76]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a12      	ldr	r2, [pc, #72]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 800996c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009972:	f7fc fe23 	bl	80065bc <HAL_GetTick>
 8009976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009978:	e008      	b.n	800998c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800997a:	f7fc fe1f 	bl	80065bc <HAL_GetTick>
 800997e:	4602      	mov	r2, r0
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	1ad3      	subs	r3, r2, r3
 8009984:	2b02      	cmp	r3, #2
 8009986:	d901      	bls.n	800998c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8009988:	2303      	movs	r3, #3
 800998a:	e00f      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800998c:	4b09      	ldr	r3, [pc, #36]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009994:	2b00      	cmp	r3, #0
 8009996:	d1f0      	bne.n	800997a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8009998:	4b06      	ldr	r3, [pc, #24]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 800999a:	68da      	ldr	r2, [r3, #12]
 800999c:	4905      	ldr	r1, [pc, #20]	@ (80099b4 <HAL_RCC_OscConfig+0x820>)
 800999e:	4b06      	ldr	r3, [pc, #24]	@ (80099b8 <HAL_RCC_OscConfig+0x824>)
 80099a0:	4013      	ands	r3, r2
 80099a2:	60cb      	str	r3, [r1, #12]
 80099a4:	e001      	b.n	80099aa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	e000      	b.n	80099ac <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80099aa:	2300      	movs	r3, #0
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3720      	adds	r7, #32
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	40021000 	.word	0x40021000
 80099b8:	feeefffc 	.word	0xfeeefffc

080099bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d101      	bne.n	80099d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	e0e7      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80099d0:	4b75      	ldr	r3, [pc, #468]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f003 0307 	and.w	r3, r3, #7
 80099d8:	683a      	ldr	r2, [r7, #0]
 80099da:	429a      	cmp	r2, r3
 80099dc:	d910      	bls.n	8009a00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099de:	4b72      	ldr	r3, [pc, #456]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f023 0207 	bic.w	r2, r3, #7
 80099e6:	4970      	ldr	r1, [pc, #448]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	4313      	orrs	r3, r2
 80099ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80099ee:	4b6e      	ldr	r3, [pc, #440]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0307 	and.w	r3, r3, #7
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d001      	beq.n	8009a00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e0cf      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f003 0302 	and.w	r3, r3, #2
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d010      	beq.n	8009a2e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	689a      	ldr	r2, [r3, #8]
 8009a10:	4b66      	ldr	r3, [pc, #408]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d908      	bls.n	8009a2e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a1c:	4b63      	ldr	r3, [pc, #396]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	4960      	ldr	r1, [pc, #384]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d04c      	beq.n	8009ad4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	2b03      	cmp	r3, #3
 8009a40:	d107      	bne.n	8009a52 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009a42:	4b5a      	ldr	r3, [pc, #360]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d121      	bne.n	8009a92 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e0a6      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d107      	bne.n	8009a6a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a5a:	4b54      	ldr	r3, [pc, #336]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d115      	bne.n	8009a92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	e09a      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d107      	bne.n	8009a82 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009a72:	4b4e      	ldr	r3, [pc, #312]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f003 0302 	and.w	r3, r3, #2
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d109      	bne.n	8009a92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e08e      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a82:	4b4a      	ldr	r3, [pc, #296]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d101      	bne.n	8009a92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e086      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009a92:	4b46      	ldr	r3, [pc, #280]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f023 0203 	bic.w	r2, r3, #3
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	4943      	ldr	r1, [pc, #268]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009aa4:	f7fc fd8a 	bl	80065bc <HAL_GetTick>
 8009aa8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009aaa:	e00a      	b.n	8009ac2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009aac:	f7fc fd86 	bl	80065bc <HAL_GetTick>
 8009ab0:	4602      	mov	r2, r0
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	1ad3      	subs	r3, r2, r3
 8009ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d901      	bls.n	8009ac2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009abe:	2303      	movs	r3, #3
 8009ac0:	e06e      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f003 020c 	and.w	r2, r3, #12
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d1eb      	bne.n	8009aac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f003 0302 	and.w	r3, r3, #2
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d010      	beq.n	8009b02 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	689a      	ldr	r2, [r3, #8]
 8009ae4:	4b31      	ldr	r3, [pc, #196]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d208      	bcs.n	8009b02 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009af0:	4b2e      	ldr	r3, [pc, #184]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	492b      	ldr	r1, [pc, #172]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009afe:	4313      	orrs	r3, r2
 8009b00:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009b02:	4b29      	ldr	r3, [pc, #164]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f003 0307 	and.w	r3, r3, #7
 8009b0a:	683a      	ldr	r2, [r7, #0]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d210      	bcs.n	8009b32 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b10:	4b25      	ldr	r3, [pc, #148]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f023 0207 	bic.w	r2, r3, #7
 8009b18:	4923      	ldr	r1, [pc, #140]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b20:	4b21      	ldr	r3, [pc, #132]	@ (8009ba8 <HAL_RCC_ClockConfig+0x1ec>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f003 0307 	and.w	r3, r3, #7
 8009b28:	683a      	ldr	r2, [r7, #0]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d001      	beq.n	8009b32 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e036      	b.n	8009ba0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f003 0304 	and.w	r3, r3, #4
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d008      	beq.n	8009b50 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009b40:	689b      	ldr	r3, [r3, #8]
 8009b42:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	4918      	ldr	r1, [pc, #96]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 0308 	and.w	r3, r3, #8
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d009      	beq.n	8009b70 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009b5c:	4b13      	ldr	r3, [pc, #76]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	691b      	ldr	r3, [r3, #16]
 8009b68:	00db      	lsls	r3, r3, #3
 8009b6a:	4910      	ldr	r1, [pc, #64]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009b70:	f000 f824 	bl	8009bbc <HAL_RCC_GetSysClockFreq>
 8009b74:	4602      	mov	r2, r0
 8009b76:	4b0d      	ldr	r3, [pc, #52]	@ (8009bac <HAL_RCC_ClockConfig+0x1f0>)
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	091b      	lsrs	r3, r3, #4
 8009b7c:	f003 030f 	and.w	r3, r3, #15
 8009b80:	490b      	ldr	r1, [pc, #44]	@ (8009bb0 <HAL_RCC_ClockConfig+0x1f4>)
 8009b82:	5ccb      	ldrb	r3, [r1, r3]
 8009b84:	f003 031f 	and.w	r3, r3, #31
 8009b88:	fa22 f303 	lsr.w	r3, r2, r3
 8009b8c:	4a09      	ldr	r2, [pc, #36]	@ (8009bb4 <HAL_RCC_ClockConfig+0x1f8>)
 8009b8e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009b90:	4b09      	ldr	r3, [pc, #36]	@ (8009bb8 <HAL_RCC_ClockConfig+0x1fc>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fc fcc1 	bl	800651c <HAL_InitTick>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	72fb      	strb	r3, [r7, #11]

  return status;
 8009b9e:	7afb      	ldrb	r3, [r7, #11]
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	40022000 	.word	0x40022000
 8009bac:	40021000 	.word	0x40021000
 8009bb0:	0800c884 	.word	0x0800c884
 8009bb4:	200000f0 	.word	0x200000f0
 8009bb8:	200000f4 	.word	0x200000f4

08009bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b089      	sub	sp, #36	@ 0x24
 8009bc0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	61fb      	str	r3, [r7, #28]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009bca:	4b3e      	ldr	r3, [pc, #248]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f003 030c 	and.w	r3, r3, #12
 8009bd2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	f003 0303 	and.w	r3, r3, #3
 8009bdc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d005      	beq.n	8009bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	2b0c      	cmp	r3, #12
 8009be8:	d121      	bne.n	8009c2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d11e      	bne.n	8009c2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009bf0:	4b34      	ldr	r3, [pc, #208]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 0308 	and.w	r3, r3, #8
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d107      	bne.n	8009c0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009bfc:	4b31      	ldr	r3, [pc, #196]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c02:	0a1b      	lsrs	r3, r3, #8
 8009c04:	f003 030f 	and.w	r3, r3, #15
 8009c08:	61fb      	str	r3, [r7, #28]
 8009c0a:	e005      	b.n	8009c18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	091b      	lsrs	r3, r3, #4
 8009c12:	f003 030f 	and.w	r3, r3, #15
 8009c16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009c18:	4a2b      	ldr	r2, [pc, #172]	@ (8009cc8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009c1a:	69fb      	ldr	r3, [r7, #28]
 8009c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d10d      	bne.n	8009c44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009c28:	69fb      	ldr	r3, [r7, #28]
 8009c2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009c2c:	e00a      	b.n	8009c44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	2b04      	cmp	r3, #4
 8009c32:	d102      	bne.n	8009c3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009c34:	4b25      	ldr	r3, [pc, #148]	@ (8009ccc <HAL_RCC_GetSysClockFreq+0x110>)
 8009c36:	61bb      	str	r3, [r7, #24]
 8009c38:	e004      	b.n	8009c44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	2b08      	cmp	r3, #8
 8009c3e:	d101      	bne.n	8009c44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009c40:	4b23      	ldr	r3, [pc, #140]	@ (8009cd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8009c42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	2b0c      	cmp	r3, #12
 8009c48:	d134      	bne.n	8009cb4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	f003 0303 	and.w	r3, r3, #3
 8009c52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d003      	beq.n	8009c62 <HAL_RCC_GetSysClockFreq+0xa6>
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	2b03      	cmp	r3, #3
 8009c5e:	d003      	beq.n	8009c68 <HAL_RCC_GetSysClockFreq+0xac>
 8009c60:	e005      	b.n	8009c6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009c62:	4b1a      	ldr	r3, [pc, #104]	@ (8009ccc <HAL_RCC_GetSysClockFreq+0x110>)
 8009c64:	617b      	str	r3, [r7, #20]
      break;
 8009c66:	e005      	b.n	8009c74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009c68:	4b19      	ldr	r3, [pc, #100]	@ (8009cd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8009c6a:	617b      	str	r3, [r7, #20]
      break;
 8009c6c:	e002      	b.n	8009c74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009c6e:	69fb      	ldr	r3, [r7, #28]
 8009c70:	617b      	str	r3, [r7, #20]
      break;
 8009c72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009c74:	4b13      	ldr	r3, [pc, #76]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	091b      	lsrs	r3, r3, #4
 8009c7a:	f003 0307 	and.w	r3, r3, #7
 8009c7e:	3301      	adds	r3, #1
 8009c80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009c82:	4b10      	ldr	r3, [pc, #64]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	0a1b      	lsrs	r3, r3, #8
 8009c88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	fb03 f202 	mul.w	r2, r3, r2
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	0e5b      	lsrs	r3, r3, #25
 8009ca0:	f003 0303 	and.w	r3, r3, #3
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	005b      	lsls	r3, r3, #1
 8009ca8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009caa:	697a      	ldr	r2, [r7, #20]
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cb2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009cb4:	69bb      	ldr	r3, [r7, #24]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3724      	adds	r7, #36	@ 0x24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	40021000 	.word	0x40021000
 8009cc8:	0800c894 	.word	0x0800c894
 8009ccc:	00f42400 	.word	0x00f42400
 8009cd0:	007a1200 	.word	0x007a1200

08009cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b086      	sub	sp, #24
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009cdc:	2300      	movs	r3, #0
 8009cde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d003      	beq.n	8009cf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009cec:	f7ff f9ee 	bl	80090cc <HAL_PWREx_GetVoltageRange>
 8009cf0:	6178      	str	r0, [r7, #20]
 8009cf2:	e014      	b.n	8009d1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009cf4:	4b25      	ldr	r3, [pc, #148]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf8:	4a24      	ldr	r2, [pc, #144]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d00:	4b22      	ldr	r3, [pc, #136]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d08:	60fb      	str	r3, [r7, #12]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009d0c:	f7ff f9de 	bl	80090cc <HAL_PWREx_GetVoltageRange>
 8009d10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009d12:	4b1e      	ldr	r3, [pc, #120]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d16:	4a1d      	ldr	r2, [pc, #116]	@ (8009d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d24:	d10b      	bne.n	8009d3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2b80      	cmp	r3, #128	@ 0x80
 8009d2a:	d919      	bls.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d30:	d902      	bls.n	8009d38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009d32:	2302      	movs	r3, #2
 8009d34:	613b      	str	r3, [r7, #16]
 8009d36:	e013      	b.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d38:	2301      	movs	r3, #1
 8009d3a:	613b      	str	r3, [r7, #16]
 8009d3c:	e010      	b.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2b80      	cmp	r3, #128	@ 0x80
 8009d42:	d902      	bls.n	8009d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009d44:	2303      	movs	r3, #3
 8009d46:	613b      	str	r3, [r7, #16]
 8009d48:	e00a      	b.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b80      	cmp	r3, #128	@ 0x80
 8009d4e:	d102      	bne.n	8009d56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009d50:	2302      	movs	r3, #2
 8009d52:	613b      	str	r3, [r7, #16]
 8009d54:	e004      	b.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2b70      	cmp	r3, #112	@ 0x70
 8009d5a:	d101      	bne.n	8009d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009d60:	4b0b      	ldr	r3, [pc, #44]	@ (8009d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f023 0207 	bic.w	r2, r3, #7
 8009d68:	4909      	ldr	r1, [pc, #36]	@ (8009d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009d70:	4b07      	ldr	r3, [pc, #28]	@ (8009d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f003 0307 	and.w	r3, r3, #7
 8009d78:	693a      	ldr	r2, [r7, #16]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d001      	beq.n	8009d82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e000      	b.n	8009d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3718      	adds	r7, #24
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	40021000 	.word	0x40021000
 8009d90:	40022000 	.word	0x40022000

08009d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b086      	sub	sp, #24
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009da0:	2300      	movs	r3, #0
 8009da2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d031      	beq.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009db4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009db8:	d01a      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8009dba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009dbe:	d814      	bhi.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d009      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009dc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009dc8:	d10f      	bne.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8009dca:	4b5d      	ldr	r3, [pc, #372]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009dcc:	68db      	ldr	r3, [r3, #12]
 8009dce:	4a5c      	ldr	r2, [pc, #368]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dd4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009dd6:	e00c      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	3304      	adds	r3, #4
 8009ddc:	2100      	movs	r1, #0
 8009dde:	4618      	mov	r0, r3
 8009de0:	f000 f9ce 	bl	800a180 <RCCEx_PLLSAI1_Config>
 8009de4:	4603      	mov	r3, r0
 8009de6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009de8:	e003      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	74fb      	strb	r3, [r7, #19]
      break;
 8009dee:	e000      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8009df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009df2:	7cfb      	ldrb	r3, [r7, #19]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10b      	bne.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009df8:	4b51      	ldr	r3, [pc, #324]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dfe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e06:	494e      	ldr	r1, [pc, #312]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009e0e:	e001      	b.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e10:	7cfb      	ldrb	r3, [r7, #19]
 8009e12:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 809e 	beq.w	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e22:	2300      	movs	r3, #0
 8009e24:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009e26:	4b46      	ldr	r3, [pc, #280]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8009e32:	2301      	movs	r3, #1
 8009e34:	e000      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8009e36:	2300      	movs	r3, #0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d00d      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009e3c:	4b40      	ldr	r3, [pc, #256]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e40:	4a3f      	ldr	r2, [pc, #252]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e46:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e48:	4b3d      	ldr	r3, [pc, #244]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e50:	60bb      	str	r3, [r7, #8]
 8009e52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e54:	2301      	movs	r3, #1
 8009e56:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e58:	4b3a      	ldr	r3, [pc, #232]	@ (8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a39      	ldr	r2, [pc, #228]	@ (8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009e5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e64:	f7fc fbaa 	bl	80065bc <HAL_GetTick>
 8009e68:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e6a:	e009      	b.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e6c:	f7fc fba6 	bl	80065bc <HAL_GetTick>
 8009e70:	4602      	mov	r2, r0
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	1ad3      	subs	r3, r2, r3
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d902      	bls.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	74fb      	strb	r3, [r7, #19]
        break;
 8009e7e:	e005      	b.n	8009e8c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e80:	4b30      	ldr	r3, [pc, #192]	@ (8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d0ef      	beq.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8009e8c:	7cfb      	ldrb	r3, [r7, #19]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d15a      	bne.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009e92:	4b2b      	ldr	r3, [pc, #172]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e9c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d01e      	beq.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d019      	beq.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009eae:	4b24      	ldr	r3, [pc, #144]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009eb8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009eba:	4b21      	ldr	r3, [pc, #132]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ec0:	4a1f      	ldr	r2, [pc, #124]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ec6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009eca:	4b1d      	ldr	r3, [pc, #116]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ed6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009eda:	4a19      	ldr	r2, [pc, #100]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	f003 0301 	and.w	r3, r3, #1
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d016      	beq.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eec:	f7fc fb66 	bl	80065bc <HAL_GetTick>
 8009ef0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ef2:	e00b      	b.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ef4:	f7fc fb62 	bl	80065bc <HAL_GetTick>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d902      	bls.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8009f06:	2303      	movs	r3, #3
 8009f08:	74fb      	strb	r3, [r7, #19]
            break;
 8009f0a:	e006      	b.n	8009f1a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f12:	f003 0302 	and.w	r3, r3, #2
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d0ec      	beq.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8009f1a:	7cfb      	ldrb	r3, [r7, #19]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d10b      	bne.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f20:	4b07      	ldr	r3, [pc, #28]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f2e:	4904      	ldr	r1, [pc, #16]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f30:	4313      	orrs	r3, r2
 8009f32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009f36:	e009      	b.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009f38:	7cfb      	ldrb	r3, [r7, #19]
 8009f3a:	74bb      	strb	r3, [r7, #18]
 8009f3c:	e006      	b.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8009f3e:	bf00      	nop
 8009f40:	40021000 	.word	0x40021000
 8009f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f48:	7cfb      	ldrb	r3, [r7, #19]
 8009f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f4c:	7c7b      	ldrb	r3, [r7, #17]
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d105      	bne.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f52:	4b8a      	ldr	r3, [pc, #552]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f56:	4a89      	ldr	r2, [pc, #548]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 0301 	and.w	r3, r3, #1
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00a      	beq.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f6a:	4b84      	ldr	r3, [pc, #528]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f70:	f023 0203 	bic.w	r2, r3, #3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a1b      	ldr	r3, [r3, #32]
 8009f78:	4980      	ldr	r1, [pc, #512]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0302 	and.w	r3, r3, #2
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d00a      	beq.n	8009fa2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009f8c:	4b7b      	ldr	r3, [pc, #492]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f92:	f023 020c 	bic.w	r2, r3, #12
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9a:	4978      	ldr	r1, [pc, #480]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0320 	and.w	r3, r3, #32
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00a      	beq.n	8009fc4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009fae:	4b73      	ldr	r3, [pc, #460]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fb4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fbc:	496f      	ldr	r1, [pc, #444]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00a      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009fd0:	4b6a      	ldr	r3, [pc, #424]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fd6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fde:	4967      	ldr	r1, [pc, #412]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00a      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009ff2:	4b62      	ldr	r3, [pc, #392]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ff8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a000:	495e      	ldr	r1, [pc, #376]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a002:	4313      	orrs	r3, r2
 800a004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00a      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a014:	4b59      	ldr	r3, [pc, #356]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a01a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a022:	4956      	ldr	r1, [pc, #344]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a024:	4313      	orrs	r3, r2
 800a026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00a      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a036:	4b51      	ldr	r3, [pc, #324]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a03c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a044:	494d      	ldr	r1, [pc, #308]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a046:	4313      	orrs	r3, r2
 800a048:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d028      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a058:	4b48      	ldr	r3, [pc, #288]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a05e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a066:	4945      	ldr	r1, [pc, #276]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a068:	4313      	orrs	r3, r2
 800a06a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a072:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a076:	d106      	bne.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a078:	4b40      	ldr	r3, [pc, #256]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	4a3f      	ldr	r2, [pc, #252]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a07e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a082:	60d3      	str	r3, [r2, #12]
 800a084:	e011      	b.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a08e:	d10c      	bne.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	3304      	adds	r3, #4
 800a094:	2101      	movs	r1, #1
 800a096:	4618      	mov	r0, r3
 800a098:	f000 f872 	bl	800a180 <RCCEx_PLLSAI1_Config>
 800a09c:	4603      	mov	r3, r0
 800a09e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a0a0:	7cfb      	ldrb	r3, [r7, #19]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800a0a6:	7cfb      	ldrb	r3, [r7, #19]
 800a0a8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d028      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a0b6:	4b31      	ldr	r3, [pc, #196]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0c4:	492d      	ldr	r1, [pc, #180]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0d4:	d106      	bne.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0d6:	4b29      	ldr	r3, [pc, #164]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	4a28      	ldr	r2, [pc, #160]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0e0:	60d3      	str	r3, [r2, #12]
 800a0e2:	e011      	b.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0ec:	d10c      	bne.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	2101      	movs	r1, #1
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f000 f843 	bl	800a180 <RCCEx_PLLSAI1_Config>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a0fe:	7cfb      	ldrb	r3, [r7, #19]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d001      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800a104:	7cfb      	ldrb	r3, [r7, #19]
 800a106:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d01c      	beq.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a114:	4b19      	ldr	r3, [pc, #100]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a11a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a122:	4916      	ldr	r1, [pc, #88]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a124:	4313      	orrs	r3, r2
 800a126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a12e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a132:	d10c      	bne.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	3304      	adds	r3, #4
 800a138:	2102      	movs	r1, #2
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 f820 	bl	800a180 <RCCEx_PLLSAI1_Config>
 800a140:	4603      	mov	r3, r0
 800a142:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a144:	7cfb      	ldrb	r3, [r7, #19]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800a14a:	7cfb      	ldrb	r3, [r7, #19]
 800a14c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00a      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a15a:	4b08      	ldr	r3, [pc, #32]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a15c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a160:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a168:	4904      	ldr	r1, [pc, #16]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a16a:	4313      	orrs	r3, r2
 800a16c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a170:	7cbb      	ldrb	r3, [r7, #18]
}
 800a172:	4618      	mov	r0, r3
 800a174:	3718      	adds	r7, #24
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	40021000 	.word	0x40021000

0800a180 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a18e:	4b74      	ldr	r3, [pc, #464]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a190:	68db      	ldr	r3, [r3, #12]
 800a192:	f003 0303 	and.w	r3, r3, #3
 800a196:	2b00      	cmp	r3, #0
 800a198:	d018      	beq.n	800a1cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a19a:	4b71      	ldr	r3, [pc, #452]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	f003 0203 	and.w	r2, r3, #3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d10d      	bne.n	800a1c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
       ||
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d009      	beq.n	800a1c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a1b2:	4b6b      	ldr	r3, [pc, #428]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1b4:	68db      	ldr	r3, [r3, #12]
 800a1b6:	091b      	lsrs	r3, r3, #4
 800a1b8:	f003 0307 	and.w	r3, r3, #7
 800a1bc:	1c5a      	adds	r2, r3, #1
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	685b      	ldr	r3, [r3, #4]
       ||
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d047      	beq.n	800a256 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	73fb      	strb	r3, [r7, #15]
 800a1ca:	e044      	b.n	800a256 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2b03      	cmp	r3, #3
 800a1d2:	d018      	beq.n	800a206 <RCCEx_PLLSAI1_Config+0x86>
 800a1d4:	2b03      	cmp	r3, #3
 800a1d6:	d825      	bhi.n	800a224 <RCCEx_PLLSAI1_Config+0xa4>
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d002      	beq.n	800a1e2 <RCCEx_PLLSAI1_Config+0x62>
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d009      	beq.n	800a1f4 <RCCEx_PLLSAI1_Config+0x74>
 800a1e0:	e020      	b.n	800a224 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a1e2:	4b5f      	ldr	r3, [pc, #380]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0302 	and.w	r3, r3, #2
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d11d      	bne.n	800a22a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a1f2:	e01a      	b.n	800a22a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a1f4:	4b5a      	ldr	r3, [pc, #360]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d116      	bne.n	800a22e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a204:	e013      	b.n	800a22e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a206:	4b56      	ldr	r3, [pc, #344]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d10f      	bne.n	800a232 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a212:	4b53      	ldr	r3, [pc, #332]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d109      	bne.n	800a232 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a21e:	2301      	movs	r3, #1
 800a220:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a222:	e006      	b.n	800a232 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	73fb      	strb	r3, [r7, #15]
      break;
 800a228:	e004      	b.n	800a234 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a22a:	bf00      	nop
 800a22c:	e002      	b.n	800a234 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a22e:	bf00      	nop
 800a230:	e000      	b.n	800a234 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a232:	bf00      	nop
    }

    if(status == HAL_OK)
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10d      	bne.n	800a256 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a23a:	4b49      	ldr	r3, [pc, #292]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6819      	ldr	r1, [r3, #0]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	3b01      	subs	r3, #1
 800a24c:	011b      	lsls	r3, r3, #4
 800a24e:	430b      	orrs	r3, r1
 800a250:	4943      	ldr	r1, [pc, #268]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a252:	4313      	orrs	r3, r2
 800a254:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a256:	7bfb      	ldrb	r3, [r7, #15]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d17c      	bne.n	800a356 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a25c:	4b40      	ldr	r3, [pc, #256]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a3f      	ldr	r2, [pc, #252]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a262:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a266:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a268:	f7fc f9a8 	bl	80065bc <HAL_GetTick>
 800a26c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a26e:	e009      	b.n	800a284 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a270:	f7fc f9a4 	bl	80065bc <HAL_GetTick>
 800a274:	4602      	mov	r2, r0
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	1ad3      	subs	r3, r2, r3
 800a27a:	2b02      	cmp	r3, #2
 800a27c:	d902      	bls.n	800a284 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a27e:	2303      	movs	r3, #3
 800a280:	73fb      	strb	r3, [r7, #15]
        break;
 800a282:	e005      	b.n	800a290 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a284:	4b36      	ldr	r3, [pc, #216]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1ef      	bne.n	800a270 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a290:	7bfb      	ldrb	r3, [r7, #15]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d15f      	bne.n	800a356 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d110      	bne.n	800a2be <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a29c:	4b30      	ldr	r3, [pc, #192]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800a2a4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	6892      	ldr	r2, [r2, #8]
 800a2ac:	0211      	lsls	r1, r2, #8
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	68d2      	ldr	r2, [r2, #12]
 800a2b2:	06d2      	lsls	r2, r2, #27
 800a2b4:	430a      	orrs	r2, r1
 800a2b6:	492a      	ldr	r1, [pc, #168]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	610b      	str	r3, [r1, #16]
 800a2bc:	e027      	b.n	800a30e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d112      	bne.n	800a2ea <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2c4:	4b26      	ldr	r3, [pc, #152]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2c6:	691b      	ldr	r3, [r3, #16]
 800a2c8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800a2cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6892      	ldr	r2, [r2, #8]
 800a2d4:	0211      	lsls	r1, r2, #8
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	6912      	ldr	r2, [r2, #16]
 800a2da:	0852      	lsrs	r2, r2, #1
 800a2dc:	3a01      	subs	r2, #1
 800a2de:	0552      	lsls	r2, r2, #21
 800a2e0:	430a      	orrs	r2, r1
 800a2e2:	491f      	ldr	r1, [pc, #124]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	610b      	str	r3, [r1, #16]
 800a2e8:	e011      	b.n	800a30e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2ea:	4b1d      	ldr	r3, [pc, #116]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a2f2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	6892      	ldr	r2, [r2, #8]
 800a2fa:	0211      	lsls	r1, r2, #8
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	6952      	ldr	r2, [r2, #20]
 800a300:	0852      	lsrs	r2, r2, #1
 800a302:	3a01      	subs	r2, #1
 800a304:	0652      	lsls	r2, r2, #25
 800a306:	430a      	orrs	r2, r1
 800a308:	4915      	ldr	r1, [pc, #84]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a30a:	4313      	orrs	r3, r2
 800a30c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a30e:	4b14      	ldr	r3, [pc, #80]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a13      	ldr	r2, [pc, #76]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a314:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a318:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a31a:	f7fc f94f 	bl	80065bc <HAL_GetTick>
 800a31e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a320:	e009      	b.n	800a336 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a322:	f7fc f94b 	bl	80065bc <HAL_GetTick>
 800a326:	4602      	mov	r2, r0
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	1ad3      	subs	r3, r2, r3
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	d902      	bls.n	800a336 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a330:	2303      	movs	r3, #3
 800a332:	73fb      	strb	r3, [r7, #15]
          break;
 800a334:	e005      	b.n	800a342 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a336:	4b0a      	ldr	r3, [pc, #40]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d0ef      	beq.n	800a322 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a342:	7bfb      	ldrb	r3, [r7, #15]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d106      	bne.n	800a356 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a348:	4b05      	ldr	r3, [pc, #20]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a34a:	691a      	ldr	r2, [r3, #16]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	699b      	ldr	r3, [r3, #24]
 800a350:	4903      	ldr	r1, [pc, #12]	@ (800a360 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a352:	4313      	orrs	r3, r2
 800a354:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a356:	7bfb      	ldrb	r3, [r7, #15]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	40021000 	.word	0x40021000

0800a364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d101      	bne.n	800a376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e095      	b.n	800a4a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d108      	bne.n	800a390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a386:	d009      	beq.n	800a39c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	61da      	str	r2, [r3, #28]
 800a38e:	e005      	b.n	800a39c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a3a8:	b2db      	uxtb	r3, r3
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d106      	bne.n	800a3bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7fb fc8c 	bl	8005cd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2202      	movs	r2, #2
 800a3c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	68db      	ldr	r3, [r3, #12]
 800a3d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a3dc:	d902      	bls.n	800a3e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	60fb      	str	r3, [r7, #12]
 800a3e2:	e002      	b.n	800a3ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a3e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a3f2:	d007      	beq.n	800a404 <HAL_SPI_Init+0xa0>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	68db      	ldr	r3, [r3, #12]
 800a3f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a3fc:	d002      	beq.n	800a404 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2200      	movs	r2, #0
 800a402:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a414:	431a      	orrs	r2, r3
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	691b      	ldr	r3, [r3, #16]
 800a41a:	f003 0302 	and.w	r3, r3, #2
 800a41e:	431a      	orrs	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	f003 0301 	and.w	r3, r3, #1
 800a428:	431a      	orrs	r2, r3
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a432:	431a      	orrs	r2, r3
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	69db      	ldr	r3, [r3, #28]
 800a438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a43c:	431a      	orrs	r2, r3
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6a1b      	ldr	r3, [r3, #32]
 800a442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a446:	ea42 0103 	orr.w	r1, r2, r3
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a44e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	430a      	orrs	r2, r1
 800a458:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	699b      	ldr	r3, [r3, #24]
 800a45e:	0c1b      	lsrs	r3, r3, #16
 800a460:	f003 0204 	and.w	r2, r3, #4
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a468:	f003 0310 	and.w	r3, r3, #16
 800a46c:	431a      	orrs	r2, r3
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a472:	f003 0308 	and.w	r3, r3, #8
 800a476:	431a      	orrs	r2, r3
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a480:	ea42 0103 	orr.w	r1, r2, r3
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	430a      	orrs	r2, r1
 800a490:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2201      	movs	r2, #1
 800a49c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b08a      	sub	sp, #40	@ 0x28
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	60f8      	str	r0, [r7, #12]
 800a4b2:	60b9      	str	r1, [r7, #8]
 800a4b4:	607a      	str	r2, [r7, #4]
 800a4b6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a4bc:	f7fc f87e 	bl	80065bc <HAL_GetTick>
 800a4c0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a4c8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a4d0:	887b      	ldrh	r3, [r7, #2]
 800a4d2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800a4d4:	887b      	ldrh	r3, [r7, #2]
 800a4d6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a4d8:	7ffb      	ldrb	r3, [r7, #31]
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d00c      	beq.n	800a4f8 <HAL_SPI_TransmitReceive+0x4e>
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4e4:	d106      	bne.n	800a4f4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d102      	bne.n	800a4f4 <HAL_SPI_TransmitReceive+0x4a>
 800a4ee:	7ffb      	ldrb	r3, [r7, #31]
 800a4f0:	2b04      	cmp	r3, #4
 800a4f2:	d001      	beq.n	800a4f8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a4f4:	2302      	movs	r3, #2
 800a4f6:	e1f3      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d005      	beq.n	800a50a <HAL_SPI_TransmitReceive+0x60>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d002      	beq.n	800a50a <HAL_SPI_TransmitReceive+0x60>
 800a504:	887b      	ldrh	r3, [r7, #2]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d101      	bne.n	800a50e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	e1e8      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a514:	2b01      	cmp	r3, #1
 800a516:	d101      	bne.n	800a51c <HAL_SPI_TransmitReceive+0x72>
 800a518:	2302      	movs	r3, #2
 800a51a:	e1e1      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2b04      	cmp	r3, #4
 800a52e:	d003      	beq.n	800a538 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2205      	movs	r2, #5
 800a534:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2200      	movs	r2, #0
 800a53c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	887a      	ldrh	r2, [r7, #2]
 800a548:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	887a      	ldrh	r2, [r7, #2]
 800a550:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	68ba      	ldr	r2, [r7, #8]
 800a558:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	887a      	ldrh	r2, [r7, #2]
 800a55e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	887a      	ldrh	r2, [r7, #2]
 800a564:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2200      	movs	r2, #0
 800a56a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2200      	movs	r2, #0
 800a570:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	68db      	ldr	r3, [r3, #12]
 800a576:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a57a:	d802      	bhi.n	800a582 <HAL_SPI_TransmitReceive+0xd8>
 800a57c:	8abb      	ldrh	r3, [r7, #20]
 800a57e:	2b01      	cmp	r3, #1
 800a580:	d908      	bls.n	800a594 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	685a      	ldr	r2, [r3, #4]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a590:	605a      	str	r2, [r3, #4]
 800a592:	e007      	b.n	800a5a4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	685a      	ldr	r2, [r3, #4]
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a5a2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ae:	2b40      	cmp	r3, #64	@ 0x40
 800a5b0:	d007      	beq.n	800a5c2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a5ca:	f240 8083 	bls.w	800a6d4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d002      	beq.n	800a5dc <HAL_SPI_TransmitReceive+0x132>
 800a5d6:	8afb      	ldrh	r3, [r7, #22]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d16f      	bne.n	800a6bc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5e0:	881a      	ldrh	r2, [r3, #0]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ec:	1c9a      	adds	r2, r3, #2
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	b29a      	uxth	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a600:	e05c      	b.n	800a6bc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f003 0302 	and.w	r3, r3, #2
 800a60c:	2b02      	cmp	r3, #2
 800a60e:	d11b      	bne.n	800a648 <HAL_SPI_TransmitReceive+0x19e>
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a614:	b29b      	uxth	r3, r3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d016      	beq.n	800a648 <HAL_SPI_TransmitReceive+0x19e>
 800a61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d113      	bne.n	800a648 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a624:	881a      	ldrh	r2, [r3, #0]
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a630:	1c9a      	adds	r2, r3, #2
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	3b01      	subs	r3, #1
 800a63e:	b29a      	uxth	r2, r3
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a644:	2300      	movs	r3, #0
 800a646:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	2b01      	cmp	r3, #1
 800a654:	d11c      	bne.n	800a690 <HAL_SPI_TransmitReceive+0x1e6>
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d016      	beq.n	800a690 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	68da      	ldr	r2, [r3, #12]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a66c:	b292      	uxth	r2, r2
 800a66e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a674:	1c9a      	adds	r2, r3, #2
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a680:	b29b      	uxth	r3, r3
 800a682:	3b01      	subs	r3, #1
 800a684:	b29a      	uxth	r2, r3
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a68c:	2301      	movs	r3, #1
 800a68e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a690:	f7fb ff94 	bl	80065bc <HAL_GetTick>
 800a694:	4602      	mov	r2, r0
 800a696:	6a3b      	ldr	r3, [r7, #32]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d80d      	bhi.n	800a6bc <HAL_SPI_TransmitReceive+0x212>
 800a6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a6:	d009      	beq.n	800a6bc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a6b8:	2303      	movs	r3, #3
 800a6ba:	e111      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d19d      	bne.n	800a602 <HAL_SPI_TransmitReceive+0x158>
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d197      	bne.n	800a602 <HAL_SPI_TransmitReceive+0x158>
 800a6d2:	e0e5      	b.n	800a8a0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d003      	beq.n	800a6e4 <HAL_SPI_TransmitReceive+0x23a>
 800a6dc:	8afb      	ldrh	r3, [r7, #22]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	f040 80d1 	bne.w	800a886 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	2b01      	cmp	r3, #1
 800a6ec:	d912      	bls.n	800a714 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6f2:	881a      	ldrh	r2, [r3, #0]
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6fe:	1c9a      	adds	r2, r3, #2
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a708:	b29b      	uxth	r3, r3
 800a70a:	3b02      	subs	r3, #2
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a712:	e0b8      	b.n	800a886 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	330c      	adds	r3, #12
 800a71e:	7812      	ldrb	r2, [r2, #0]
 800a720:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a726:	1c5a      	adds	r2, r3, #1
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a730:	b29b      	uxth	r3, r3
 800a732:	3b01      	subs	r3, #1
 800a734:	b29a      	uxth	r2, r3
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a73a:	e0a4      	b.n	800a886 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	689b      	ldr	r3, [r3, #8]
 800a742:	f003 0302 	and.w	r3, r3, #2
 800a746:	2b02      	cmp	r3, #2
 800a748:	d134      	bne.n	800a7b4 <HAL_SPI_TransmitReceive+0x30a>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a74e:	b29b      	uxth	r3, r3
 800a750:	2b00      	cmp	r3, #0
 800a752:	d02f      	beq.n	800a7b4 <HAL_SPI_TransmitReceive+0x30a>
 800a754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a756:	2b01      	cmp	r3, #1
 800a758:	d12c      	bne.n	800a7b4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a75e:	b29b      	uxth	r3, r3
 800a760:	2b01      	cmp	r3, #1
 800a762:	d912      	bls.n	800a78a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a768:	881a      	ldrh	r2, [r3, #0]
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a774:	1c9a      	adds	r2, r3, #2
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a77e:	b29b      	uxth	r3, r3
 800a780:	3b02      	subs	r3, #2
 800a782:	b29a      	uxth	r2, r3
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a788:	e012      	b.n	800a7b0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	330c      	adds	r3, #12
 800a794:	7812      	ldrb	r2, [r2, #0]
 800a796:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a79c:	1c5a      	adds	r2, r3, #1
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	b29a      	uxth	r2, r3
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	f003 0301 	and.w	r3, r3, #1
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d148      	bne.n	800a854 <HAL_SPI_TransmitReceive+0x3aa>
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d042      	beq.n	800a854 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d923      	bls.n	800a822 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68da      	ldr	r2, [r3, #12]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7e4:	b292      	uxth	r2, r2
 800a7e6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ec:	1c9a      	adds	r2, r3, #2
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	3b02      	subs	r3, #2
 800a7fc:	b29a      	uxth	r2, r3
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d81f      	bhi.n	800a850 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	685a      	ldr	r2, [r3, #4]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a81e:	605a      	str	r2, [r3, #4]
 800a820:	e016      	b.n	800a850 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f103 020c 	add.w	r2, r3, #12
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a82e:	7812      	ldrb	r2, [r2, #0]
 800a830:	b2d2      	uxtb	r2, r2
 800a832:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a838:	1c5a      	adds	r2, r3, #1
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a844:	b29b      	uxth	r3, r3
 800a846:	3b01      	subs	r3, #1
 800a848:	b29a      	uxth	r2, r3
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a850:	2301      	movs	r3, #1
 800a852:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a854:	f7fb feb2 	bl	80065bc <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a860:	429a      	cmp	r2, r3
 800a862:	d803      	bhi.n	800a86c <HAL_SPI_TransmitReceive+0x3c2>
 800a864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a86a:	d102      	bne.n	800a872 <HAL_SPI_TransmitReceive+0x3c8>
 800a86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d109      	bne.n	800a886 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2201      	movs	r2, #1
 800a876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a882:	2303      	movs	r3, #3
 800a884:	e02c      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f47f af55 	bne.w	800a73c <HAL_SPI_TransmitReceive+0x292>
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a898:	b29b      	uxth	r3, r3
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f47f af4e 	bne.w	800a73c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8a0:	6a3a      	ldr	r2, [r7, #32]
 800a8a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f000 fa51 	bl	800ad4c <SPI_EndRxTxTransaction>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d008      	beq.n	800a8c2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2220      	movs	r2, #32
 800a8b4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	e00e      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e000      	b.n	800a8e0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a8de:	2300      	movs	r3, #0
  }
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3728      	adds	r7, #40	@ 0x28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b088      	sub	sp, #32
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10e      	bne.n	800a928 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a910:	2b00      	cmp	r3, #0
 800a912:	d009      	beq.n	800a928 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a914:	69fb      	ldr	r3, [r7, #28]
 800a916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d004      	beq.n	800a928 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	4798      	blx	r3
    return;
 800a926:	e0ce      	b.n	800aac6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	f003 0302 	and.w	r3, r3, #2
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d009      	beq.n	800a946 <HAL_SPI_IRQHandler+0x5e>
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d004      	beq.n	800a946 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	4798      	blx	r3
    return;
 800a944:	e0bf      	b.n	800aac6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	f003 0320 	and.w	r3, r3, #32
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10a      	bne.n	800a966 <HAL_SPI_IRQHandler+0x7e>
 800a950:	69bb      	ldr	r3, [r7, #24]
 800a952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a956:	2b00      	cmp	r3, #0
 800a958:	d105      	bne.n	800a966 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a960:	2b00      	cmp	r3, #0
 800a962:	f000 80b0 	beq.w	800aac6 <HAL_SPI_IRQHandler+0x1de>
 800a966:	69fb      	ldr	r3, [r7, #28]
 800a968:	f003 0320 	and.w	r3, r3, #32
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f000 80aa 	beq.w	800aac6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d023      	beq.n	800a9c4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a982:	b2db      	uxtb	r3, r3
 800a984:	2b03      	cmp	r3, #3
 800a986:	d011      	beq.n	800a9ac <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a98c:	f043 0204 	orr.w	r2, r3, #4
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a994:	2300      	movs	r3, #0
 800a996:	617b      	str	r3, [r7, #20]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	68db      	ldr	r3, [r3, #12]
 800a99e:	617b      	str	r3, [r7, #20]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	689b      	ldr	r3, [r3, #8]
 800a9a6:	617b      	str	r3, [r7, #20]
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	e00b      	b.n	800a9c4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	613b      	str	r3, [r7, #16]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	68db      	ldr	r3, [r3, #12]
 800a9b6:	613b      	str	r3, [r7, #16]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	689b      	ldr	r3, [r3, #8]
 800a9be:	613b      	str	r3, [r7, #16]
 800a9c0:	693b      	ldr	r3, [r7, #16]
        return;
 800a9c2:	e080      	b.n	800aac6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a9c4:	69bb      	ldr	r3, [r7, #24]
 800a9c6:	f003 0320 	and.w	r3, r3, #32
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d014      	beq.n	800a9f8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9d2:	f043 0201 	orr.w	r2, r3, #1
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a9da:	2300      	movs	r3, #0
 800a9dc:	60fb      	str	r3, [r7, #12]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	689b      	ldr	r3, [r3, #8]
 800a9e4:	60fb      	str	r3, [r7, #12]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9f4:	601a      	str	r2, [r3, #0]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a9f8:	69bb      	ldr	r3, [r7, #24]
 800a9fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d00c      	beq.n	800aa1c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa06:	f043 0208 	orr.w	r2, r3, #8
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60bb      	str	r3, [r7, #8]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	60bb      	str	r3, [r7, #8]
 800aa1a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d04f      	beq.n	800aac4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	685a      	ldr	r2, [r3, #4]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aa32:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	f003 0302 	and.w	r3, r3, #2
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d104      	bne.n	800aa50 <HAL_SPI_IRQHandler+0x168>
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	f003 0301 	and.w	r3, r3, #1
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d034      	beq.n	800aaba <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	685a      	ldr	r2, [r3, #4]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f022 0203 	bic.w	r2, r2, #3
 800aa5e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d011      	beq.n	800aa8c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa6c:	4a17      	ldr	r2, [pc, #92]	@ (800aacc <HAL_SPI_IRQHandler+0x1e4>)
 800aa6e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7fd fa10 	bl	8007e9a <HAL_DMA_Abort_IT>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d005      	beq.n	800aa8c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d016      	beq.n	800aac2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa98:	4a0c      	ldr	r2, [pc, #48]	@ (800aacc <HAL_SPI_IRQHandler+0x1e4>)
 800aa9a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7fd f9fa 	bl	8007e9a <HAL_DMA_Abort_IT>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d00a      	beq.n	800aac2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aab0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800aab8:	e003      	b.n	800aac2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 f808 	bl	800aad0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800aac0:	e000      	b.n	800aac4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800aac2:	bf00      	nop
    return;
 800aac4:	bf00      	nop
  }
}
 800aac6:	3720      	adds	r7, #32
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}
 800aacc:	0800aae5 	.word	0x0800aae5

0800aad0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2200      	movs	r2, #0
 800aafe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ab00:	68f8      	ldr	r0, [r7, #12]
 800ab02:	f7ff ffe5 	bl	800aad0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab06:	bf00      	nop
 800ab08:	3710      	adds	r7, #16
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
	...

0800ab10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b088      	sub	sp, #32
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	603b      	str	r3, [r7, #0]
 800ab1c:	4613      	mov	r3, r2
 800ab1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ab20:	f7fb fd4c 	bl	80065bc <HAL_GetTick>
 800ab24:	4602      	mov	r2, r0
 800ab26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab28:	1a9b      	subs	r3, r3, r2
 800ab2a:	683a      	ldr	r2, [r7, #0]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ab30:	f7fb fd44 	bl	80065bc <HAL_GetTick>
 800ab34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ab36:	4b39      	ldr	r3, [pc, #228]	@ (800ac1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	015b      	lsls	r3, r3, #5
 800ab3c:	0d1b      	lsrs	r3, r3, #20
 800ab3e:	69fa      	ldr	r2, [r7, #28]
 800ab40:	fb02 f303 	mul.w	r3, r2, r3
 800ab44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab46:	e054      	b.n	800abf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab4e:	d050      	beq.n	800abf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ab50:	f7fb fd34 	bl	80065bc <HAL_GetTick>
 800ab54:	4602      	mov	r2, r0
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	1ad3      	subs	r3, r2, r3
 800ab5a:	69fa      	ldr	r2, [r7, #28]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d902      	bls.n	800ab66 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d13d      	bne.n	800abe2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ab74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab7e:	d111      	bne.n	800aba4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab88:	d004      	beq.n	800ab94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab92:	d107      	bne.n	800aba4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aba2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abac:	d10f      	bne.n	800abce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800abbc:	601a      	str	r2, [r3, #0]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800abcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800abde:	2303      	movs	r3, #3
 800abe0:	e017      	b.n	800ac12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d101      	bne.n	800abec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800abe8:	2300      	movs	r3, #0
 800abea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	3b01      	subs	r3, #1
 800abf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	689a      	ldr	r2, [r3, #8]
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	4013      	ands	r3, r2
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	bf0c      	ite	eq
 800ac02:	2301      	moveq	r3, #1
 800ac04:	2300      	movne	r3, #0
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	461a      	mov	r2, r3
 800ac0a:	79fb      	ldrb	r3, [r7, #7]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d19b      	bne.n	800ab48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ac10:	2300      	movs	r3, #0
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3720      	adds	r7, #32
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	200000f0 	.word	0x200000f0

0800ac20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b08a      	sub	sp, #40	@ 0x28
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	607a      	str	r2, [r7, #4]
 800ac2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ac32:	f7fb fcc3 	bl	80065bc <HAL_GetTick>
 800ac36:	4602      	mov	r2, r0
 800ac38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3a:	1a9b      	subs	r3, r3, r2
 800ac3c:	683a      	ldr	r2, [r7, #0]
 800ac3e:	4413      	add	r3, r2
 800ac40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ac42:	f7fb fcbb 	bl	80065bc <HAL_GetTick>
 800ac46:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	330c      	adds	r3, #12
 800ac4e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ac50:	4b3d      	ldr	r3, [pc, #244]	@ (800ad48 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	4613      	mov	r3, r2
 800ac56:	009b      	lsls	r3, r3, #2
 800ac58:	4413      	add	r3, r2
 800ac5a:	00da      	lsls	r2, r3, #3
 800ac5c:	1ad3      	subs	r3, r2, r3
 800ac5e:	0d1b      	lsrs	r3, r3, #20
 800ac60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac62:	fb02 f303 	mul.w	r3, r2, r3
 800ac66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ac68:	e060      	b.n	800ad2c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ac70:	d107      	bne.n	800ac82 <SPI_WaitFifoStateUntilTimeout+0x62>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d104      	bne.n	800ac82 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac88:	d050      	beq.n	800ad2c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac8a:	f7fb fc97 	bl	80065bc <HAL_GetTick>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	1ad3      	subs	r3, r2, r3
 800ac94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d902      	bls.n	800aca0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d13d      	bne.n	800ad1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	685a      	ldr	r2, [r3, #4]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800acae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	685b      	ldr	r3, [r3, #4]
 800acb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acb8:	d111      	bne.n	800acde <SPI_WaitFifoStateUntilTimeout+0xbe>
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acc2:	d004      	beq.n	800acce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800accc:	d107      	bne.n	800acde <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acdc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ace2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ace6:	d10f      	bne.n	800ad08 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800acf6:	601a      	str	r2, [r3, #0]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ad06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ad18:	2303      	movs	r3, #3
 800ad1a:	e010      	b.n	800ad3e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d101      	bne.n	800ad26 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ad22:	2300      	movs	r3, #0
 800ad24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	689a      	ldr	r2, [r3, #8]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	4013      	ands	r3, r2
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d196      	bne.n	800ac6a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3728      	adds	r7, #40	@ 0x28
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	200000f0 	.word	0x200000f0

0800ad4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af02      	add	r7, sp, #8
 800ad52:	60f8      	str	r0, [r7, #12]
 800ad54:	60b9      	str	r1, [r7, #8]
 800ad56:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f7ff ff5b 	bl	800ac20 <SPI_WaitFifoStateUntilTimeout>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d007      	beq.n	800ad80 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad74:	f043 0220 	orr.w	r2, r3, #32
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ad7c:	2303      	movs	r3, #3
 800ad7e:	e027      	b.n	800add0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	9300      	str	r3, [sp, #0]
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	2200      	movs	r2, #0
 800ad88:	2180      	movs	r1, #128	@ 0x80
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f7ff fec0 	bl	800ab10 <SPI_WaitFlagStateUntilTimeout>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d007      	beq.n	800ada6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad9a:	f043 0220 	orr.w	r2, r3, #32
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ada2:	2303      	movs	r3, #3
 800ada4:	e014      	b.n	800add0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	9300      	str	r3, [sp, #0]
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	2200      	movs	r2, #0
 800adae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800adb2:	68f8      	ldr	r0, [r7, #12]
 800adb4:	f7ff ff34 	bl	800ac20 <SPI_WaitFifoStateUntilTimeout>
 800adb8:	4603      	mov	r3, r0
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d007      	beq.n	800adce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adc2:	f043 0220 	orr.w	r2, r3, #32
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800adca:	2303      	movs	r3, #3
 800adcc:	e000      	b.n	800add0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3710      	adds	r7, #16
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d101      	bne.n	800adea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ade6:	2301      	movs	r3, #1
 800ade8:	e049      	b.n	800ae7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d106      	bne.n	800ae04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f7fb f8d0 	bl	8005fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2202      	movs	r2, #2
 800ae08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	3304      	adds	r3, #4
 800ae14:	4619      	mov	r1, r3
 800ae16:	4610      	mov	r0, r2
 800ae18:	f000 f9ba 	bl	800b190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2201      	movs	r2, #1
 800ae28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2201      	movs	r2, #1
 800ae70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2201      	movs	r2, #1
 800ae78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3708      	adds	r7, #8
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
	...

0800ae88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae96:	b2db      	uxtb	r3, r3
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d001      	beq.n	800aea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e03b      	b.n	800af18 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2202      	movs	r2, #2
 800aea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	68da      	ldr	r2, [r3, #12]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f042 0201 	orr.w	r2, r2, #1
 800aeb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	4a19      	ldr	r2, [pc, #100]	@ (800af24 <HAL_TIM_Base_Start_IT+0x9c>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d009      	beq.n	800aed6 <HAL_TIM_Base_Start_IT+0x4e>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aeca:	d004      	beq.n	800aed6 <HAL_TIM_Base_Start_IT+0x4e>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a15      	ldr	r2, [pc, #84]	@ (800af28 <HAL_TIM_Base_Start_IT+0xa0>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d115      	bne.n	800af02 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	689a      	ldr	r2, [r3, #8]
 800aedc:	4b13      	ldr	r3, [pc, #76]	@ (800af2c <HAL_TIM_Base_Start_IT+0xa4>)
 800aede:	4013      	ands	r3, r2
 800aee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2b06      	cmp	r3, #6
 800aee6:	d015      	beq.n	800af14 <HAL_TIM_Base_Start_IT+0x8c>
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeee:	d011      	beq.n	800af14 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f042 0201 	orr.w	r2, r2, #1
 800aefe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af00:	e008      	b.n	800af14 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f042 0201 	orr.w	r2, r2, #1
 800af10:	601a      	str	r2, [r3, #0]
 800af12:	e000      	b.n	800af16 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800af16:	2300      	movs	r3, #0
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3714      	adds	r7, #20
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr
 800af24:	40012c00 	.word	0x40012c00
 800af28:	40014000 	.word	0x40014000
 800af2c:	00010007 	.word	0x00010007

0800af30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	68db      	ldr	r3, [r3, #12]
 800af3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	f003 0302 	and.w	r3, r3, #2
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d020      	beq.n	800af94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	f003 0302 	and.w	r3, r3, #2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d01b      	beq.n	800af94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f06f 0202 	mvn.w	r2, #2
 800af64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2201      	movs	r2, #1
 800af6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	699b      	ldr	r3, [r3, #24]
 800af72:	f003 0303 	and.w	r3, r3, #3
 800af76:	2b00      	cmp	r3, #0
 800af78:	d003      	beq.n	800af82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 f8e9 	bl	800b152 <HAL_TIM_IC_CaptureCallback>
 800af80:	e005      	b.n	800af8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f8db 	bl	800b13e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 f8ec 	bl	800b166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2200      	movs	r2, #0
 800af92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	f003 0304 	and.w	r3, r3, #4
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d020      	beq.n	800afe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	f003 0304 	and.w	r3, r3, #4
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d01b      	beq.n	800afe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f06f 0204 	mvn.w	r2, #4
 800afb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2202      	movs	r2, #2
 800afb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	699b      	ldr	r3, [r3, #24]
 800afbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d003      	beq.n	800afce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 f8c3 	bl	800b152 <HAL_TIM_IC_CaptureCallback>
 800afcc:	e005      	b.n	800afda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 f8b5 	bl	800b13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 f8c6 	bl	800b166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	f003 0308 	and.w	r3, r3, #8
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d020      	beq.n	800b02c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	f003 0308 	and.w	r3, r3, #8
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d01b      	beq.n	800b02c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f06f 0208 	mvn.w	r2, #8
 800affc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2204      	movs	r2, #4
 800b002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	69db      	ldr	r3, [r3, #28]
 800b00a:	f003 0303 	and.w	r3, r3, #3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 f89d 	bl	800b152 <HAL_TIM_IC_CaptureCallback>
 800b018:	e005      	b.n	800b026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 f88f 	bl	800b13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f000 f8a0 	bl	800b166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2200      	movs	r2, #0
 800b02a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	f003 0310 	and.w	r3, r3, #16
 800b032:	2b00      	cmp	r3, #0
 800b034:	d020      	beq.n	800b078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	f003 0310 	and.w	r3, r3, #16
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d01b      	beq.n	800b078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f06f 0210 	mvn.w	r2, #16
 800b048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2208      	movs	r2, #8
 800b04e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	69db      	ldr	r3, [r3, #28]
 800b056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d003      	beq.n	800b066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f000 f877 	bl	800b152 <HAL_TIM_IC_CaptureCallback>
 800b064:	e005      	b.n	800b072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f869 	bl	800b13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f000 f87a 	bl	800b166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00c      	beq.n	800b09c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f003 0301 	and.w	r3, r3, #1
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d007      	beq.n	800b09c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f06f 0201 	mvn.w	r2, #1
 800b094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f7f6 fb7e 	bl	8001798 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d104      	bne.n	800b0b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d00c      	beq.n	800b0ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d007      	beq.n	800b0ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b0c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f000 f943 	bl	800b350 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d00c      	beq.n	800b0ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d007      	beq.n	800b0ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b0e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f000 f93b 	bl	800b364 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d00c      	beq.n	800b112 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d007      	beq.n	800b112 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b10a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 f834 	bl	800b17a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	f003 0320 	and.w	r3, r3, #32
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00c      	beq.n	800b136 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f003 0320 	and.w	r3, r3, #32
 800b122:	2b00      	cmp	r3, #0
 800b124:	d007      	beq.n	800b136 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f06f 0220 	mvn.w	r2, #32
 800b12e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 f903 	bl	800b33c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b136:	bf00      	nop
 800b138:	3710      	adds	r7, #16
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b13e:	b480      	push	{r7}
 800b140:	b083      	sub	sp, #12
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b146:	bf00      	nop
 800b148:	370c      	adds	r7, #12
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr

0800b152 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b152:	b480      	push	{r7}
 800b154:	b083      	sub	sp, #12
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b15a:	bf00      	nop
 800b15c:	370c      	adds	r7, #12
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr

0800b166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b166:	b480      	push	{r7}
 800b168:	b083      	sub	sp, #12
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b16e:	bf00      	nop
 800b170:	370c      	adds	r7, #12
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b17a:	b480      	push	{r7}
 800b17c:	b083      	sub	sp, #12
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b182:	bf00      	nop
 800b184:	370c      	adds	r7, #12
 800b186:	46bd      	mov	sp, r7
 800b188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18c:	4770      	bx	lr
	...

0800b190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	4a30      	ldr	r2, [pc, #192]	@ (800b264 <TIM_Base_SetConfig+0xd4>)
 800b1a4:	4293      	cmp	r3, r2
 800b1a6:	d003      	beq.n	800b1b0 <TIM_Base_SetConfig+0x20>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1ae:	d108      	bne.n	800b1c2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	68fa      	ldr	r2, [r7, #12]
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a27      	ldr	r2, [pc, #156]	@ (800b264 <TIM_Base_SetConfig+0xd4>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d00b      	beq.n	800b1e2 <TIM_Base_SetConfig+0x52>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1d0:	d007      	beq.n	800b1e2 <TIM_Base_SetConfig+0x52>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a24      	ldr	r2, [pc, #144]	@ (800b268 <TIM_Base_SetConfig+0xd8>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d003      	beq.n	800b1e2 <TIM_Base_SetConfig+0x52>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a23      	ldr	r2, [pc, #140]	@ (800b26c <TIM_Base_SetConfig+0xdc>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d108      	bne.n	800b1f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	68db      	ldr	r3, [r3, #12]
 800b1ee:	68fa      	ldr	r2, [r7, #12]
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	695b      	ldr	r3, [r3, #20]
 800b1fe:	4313      	orrs	r3, r2
 800b200:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	68fa      	ldr	r2, [r7, #12]
 800b206:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	689a      	ldr	r2, [r3, #8]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a12      	ldr	r2, [pc, #72]	@ (800b264 <TIM_Base_SetConfig+0xd4>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d007      	beq.n	800b230 <TIM_Base_SetConfig+0xa0>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a11      	ldr	r2, [pc, #68]	@ (800b268 <TIM_Base_SetConfig+0xd8>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d003      	beq.n	800b230 <TIM_Base_SetConfig+0xa0>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	4a10      	ldr	r2, [pc, #64]	@ (800b26c <TIM_Base_SetConfig+0xdc>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d103      	bne.n	800b238 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	691a      	ldr	r2, [r3, #16]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2201      	movs	r2, #1
 800b23c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	691b      	ldr	r3, [r3, #16]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b01      	cmp	r3, #1
 800b248:	d105      	bne.n	800b256 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	691b      	ldr	r3, [r3, #16]
 800b24e:	f023 0201 	bic.w	r2, r3, #1
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	611a      	str	r2, [r3, #16]
  }
}
 800b256:	bf00      	nop
 800b258:	3714      	adds	r7, #20
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr
 800b262:	bf00      	nop
 800b264:	40012c00 	.word	0x40012c00
 800b268:	40014000 	.word	0x40014000
 800b26c:	40014400 	.word	0x40014400

0800b270 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b270:	b480      	push	{r7}
 800b272:	b085      	sub	sp, #20
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b280:	2b01      	cmp	r3, #1
 800b282:	d101      	bne.n	800b288 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b284:	2302      	movs	r3, #2
 800b286:	e04f      	b.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2202      	movs	r2, #2
 800b294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a21      	ldr	r2, [pc, #132]	@ (800b334 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d108      	bne.n	800b2c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b2b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	68fa      	ldr	r2, [r7, #12]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	68fa      	ldr	r2, [r7, #12]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	68fa      	ldr	r2, [r7, #12]
 800b2dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a14      	ldr	r2, [pc, #80]	@ (800b334 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d009      	beq.n	800b2fc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2f0:	d004      	beq.n	800b2fc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4a10      	ldr	r2, [pc, #64]	@ (800b338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d10c      	bne.n	800b316 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b302:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	689b      	ldr	r3, [r3, #8]
 800b308:	68ba      	ldr	r2, [r7, #8]
 800b30a:	4313      	orrs	r3, r2
 800b30c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2201      	movs	r2, #1
 800b31a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b326:	2300      	movs	r3, #0
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr
 800b334:	40012c00 	.word	0x40012c00
 800b338:	40014000 	.word	0x40014000

0800b33c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b344:	bf00      	nop
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b358:	bf00      	nop
 800b35a:	370c      	adds	r7, #12
 800b35c:	46bd      	mov	sp, r7
 800b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b362:	4770      	bx	lr

0800b364 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b36c:	bf00      	nop
 800b36e:	370c      	adds	r7, #12
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <memset>:
 800b378:	4402      	add	r2, r0
 800b37a:	4603      	mov	r3, r0
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d100      	bne.n	800b382 <memset+0xa>
 800b380:	4770      	bx	lr
 800b382:	f803 1b01 	strb.w	r1, [r3], #1
 800b386:	e7f9      	b.n	800b37c <memset+0x4>

0800b388 <__libc_init_array>:
 800b388:	b570      	push	{r4, r5, r6, lr}
 800b38a:	4d0d      	ldr	r5, [pc, #52]	@ (800b3c0 <__libc_init_array+0x38>)
 800b38c:	4c0d      	ldr	r4, [pc, #52]	@ (800b3c4 <__libc_init_array+0x3c>)
 800b38e:	1b64      	subs	r4, r4, r5
 800b390:	10a4      	asrs	r4, r4, #2
 800b392:	2600      	movs	r6, #0
 800b394:	42a6      	cmp	r6, r4
 800b396:	d109      	bne.n	800b3ac <__libc_init_array+0x24>
 800b398:	4d0b      	ldr	r5, [pc, #44]	@ (800b3c8 <__libc_init_array+0x40>)
 800b39a:	4c0c      	ldr	r4, [pc, #48]	@ (800b3cc <__libc_init_array+0x44>)
 800b39c:	f000 f826 	bl	800b3ec <_init>
 800b3a0:	1b64      	subs	r4, r4, r5
 800b3a2:	10a4      	asrs	r4, r4, #2
 800b3a4:	2600      	movs	r6, #0
 800b3a6:	42a6      	cmp	r6, r4
 800b3a8:	d105      	bne.n	800b3b6 <__libc_init_array+0x2e>
 800b3aa:	bd70      	pop	{r4, r5, r6, pc}
 800b3ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3b0:	4798      	blx	r3
 800b3b2:	3601      	adds	r6, #1
 800b3b4:	e7ee      	b.n	800b394 <__libc_init_array+0xc>
 800b3b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3ba:	4798      	blx	r3
 800b3bc:	3601      	adds	r6, #1
 800b3be:	e7f2      	b.n	800b3a6 <__libc_init_array+0x1e>
 800b3c0:	0800c8cc 	.word	0x0800c8cc
 800b3c4:	0800c8cc 	.word	0x0800c8cc
 800b3c8:	0800c8cc 	.word	0x0800c8cc
 800b3cc:	0800c8d0 	.word	0x0800c8d0

0800b3d0 <memcpy>:
 800b3d0:	440a      	add	r2, r1
 800b3d2:	4291      	cmp	r1, r2
 800b3d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3d8:	d100      	bne.n	800b3dc <memcpy+0xc>
 800b3da:	4770      	bx	lr
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3e6:	4291      	cmp	r1, r2
 800b3e8:	d1f9      	bne.n	800b3de <memcpy+0xe>
 800b3ea:	bd10      	pop	{r4, pc}

0800b3ec <_init>:
 800b3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ee:	bf00      	nop
 800b3f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3f2:	bc08      	pop	{r3}
 800b3f4:	469e      	mov	lr, r3
 800b3f6:	4770      	bx	lr

0800b3f8 <_fini>:
 800b3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3fa:	bf00      	nop
 800b3fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3fe:	bc08      	pop	{r3}
 800b400:	469e      	mov	lr, r3
 800b402:	4770      	bx	lr
