Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan  2 16:23:20 2024
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.918        0.000                      0                  567        0.105        0.000                      0                  567        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.918        0.000                      0                  474        0.105        0.000                      0                  474        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.593        0.000                      0                   93        0.417        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 3.404ns (55.864%)  route 2.689ns (44.136%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.819    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 r  A/m0/pwm_0/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.153    A/m0/pwm_0/i_/i_/i__carry__6_n_6
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.062    15.072    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 3.383ns (55.712%)  route 2.689ns (44.288%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.819    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.132 r  A/m0/pwm_0/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.132    A/m0/pwm_0/i_/i_/i__carry__6_n_4
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.062    15.072    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 3.309ns (55.165%)  route 2.689ns (44.835%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.819    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.058 r  A/m0/pwm_0/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.058    A/m0/pwm_0/i_/i_/i__carry__6_n_5
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.062    15.072    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 3.293ns (55.045%)  route 2.689ns (44.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.819    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.042 r  A/m0/pwm_0/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.042    A/m0/pwm_0/i_/i_/i__carry__6_n_7
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.062    15.072    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 3.290ns (55.023%)  route 2.689ns (44.977%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.039 r  A/m0/pwm_0/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.039    A/m0/pwm_0/i_/i_/i__carry__5_n_6
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[25]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 3.269ns (54.864%)  route 2.689ns (45.136%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.018 r  A/m0/pwm_0/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.018    A/m0/pwm_0/i_/i_/i__carry__5_n_4
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 3.195ns (54.297%)  route 2.689ns (45.703%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.944 r  A/m0/pwm_0/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    10.944    A/m0/pwm_0/i_/i_/i__carry__5_n_5
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[26]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 3.179ns (54.172%)  route 2.689ns (45.828%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.705    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.928 r  A/m0/pwm_0/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    10.928    A/m0/pwm_0/i_/i_/i__carry__5_n_7
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  A/m0/pwm_0/count_reg[24]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.176ns (54.149%)  route 2.689ns (45.851%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.925 r  A/m0/pwm_0/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    10.925    A/m0/pwm_0/i_/i_/i__carry__4_n_6
    SLICE_X55Y79         FDCE                                         r  A/m0/pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  A/m0/pwm_0/count_reg[21]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y79         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 3.155ns (53.984%)  route 2.689ns (46.016%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.539     5.060    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y75         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.456     5.516 r  A/m0/pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.837     6.353    A/m0/pwm_0/count_reg[7]
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.477 r  A/m0/pwm_0/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.477    A/m0/pwm_0/count1_carry_i_7_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.244    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.844     9.244    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.332     9.576 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.576    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.126 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.135    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.249    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.363    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.477    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.591    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.904 r  A/m0/pwm_0/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    10.904    A/m0/pwm_0/i_/i_/i__carry__4_n_4
    SLICE_X55Y79         FDCE                                         r  A/m0/pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  A/m0/pwm_0/count_reg[23]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X55Y79         FDCE (Setup_fdce_C_D)        0.062    15.071    A/m0/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  4.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/r_IN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.229ns (45.938%)  route 0.270ns (54.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.128     1.568 f  mode_reg[1]/Q
                         net (fo=3, routed)           0.270     1.838    A/Q[1]
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.101     1.939 r  A/r_IN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    A/r_IN[1]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  A/r_IN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  A/r_IN_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.131     1.834    A/r_IN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/r_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.227ns (45.720%)  route 0.270ns (54.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  mode_reg[1]/Q
                         net (fo=3, routed)           0.270     1.838    A/Q[1]
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.099     1.937 r  A/r_IN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    A/p_1_out[0]
    SLICE_X38Y85         FDRE                                         r  A/r_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  A/r_IN_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.121     1.824    A/r_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/l_IN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.230ns (45.277%)  route 0.278ns (54.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.128     1.568 f  mode_reg[1]/Q
                         net (fo=3, routed)           0.278     1.846    A/Q[1]
    SLICE_X38Y85         LUT2 (Prop_lut2_I1_O)        0.102     1.948 r  A/l_IN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    A/l_IN[1]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  A/l_IN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    A/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  A/l_IN_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.131     1.834    A/l_IN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/timeout_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.209%)  route 0.228ns (61.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  mouse_controller/MC1/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse_controller/MC1/reset_timeout_cnt_reg/Q
                         net (fo=23, routed)          0.228     1.808    mouse_controller/MC1/reset_timeout_cnt
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.018     1.686    mouse_controller/MC1/timeout_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/timeout_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.209%)  route 0.228ns (61.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  mouse_controller/MC1/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse_controller/MC1/reset_timeout_cnt_reg/Q
                         net (fo=23, routed)          0.228     1.808    mouse_controller/MC1/reset_timeout_cnt
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.018     1.686    mouse_controller/MC1/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/timeout_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.209%)  route 0.228ns (61.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  mouse_controller/MC1/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse_controller/MC1/reset_timeout_cnt_reg/Q
                         net (fo=23, routed)          0.228     1.808    mouse_controller/MC1/reset_timeout_cnt
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  mouse_controller/MC1/timeout_cnt_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y87         FDRE (Hold_fdre_C_R)        -0.018     1.686    mouse_controller/MC1/timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/periodic_check_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.198%)  route 0.260ns (64.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  mouse_controller/MC1/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.260     1.841    mouse_controller/MC1/reset_periodic_check_cnt
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.827     1.954    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y87         FDRE (Hold_fdre_C_R)         0.009     1.714    mouse_controller/MC1/periodic_check_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/periodic_check_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.198%)  route 0.260ns (64.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  mouse_controller/MC1/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.260     1.841    mouse_controller/MC1/reset_periodic_check_cnt
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.827     1.954    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y87         FDRE (Hold_fdre_C_R)         0.009     1.714    mouse_controller/MC1/periodic_check_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/periodic_check_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.198%)  route 0.260ns (64.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  mouse_controller/MC1/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.260     1.841    mouse_controller/MC1/reset_periodic_check_cnt
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.827     1.954    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  mouse_controller/MC1/periodic_check_cnt_reg[3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y87         FDRE (Hold_fdre_C_R)         0.009     1.714    mouse_controller/MC1/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.558     1.441    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.065     1.647    mouse_controller/MC1/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X33Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.692 r  mouse_controller/MC1/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.692    mouse_controller/MC1/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.092     1.546    mouse_controller/MC1/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y85   A/l_IN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y85   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y74   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y76   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y76   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y77   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y77   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y77   A/m0/pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y77   A/m0/pwm_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85   A/l_IN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85   A/l_IN_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y74   A/m0/pwm_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y76   A/m0/pwm_0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y76   A/m0/pwm_0/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y74   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y77   A/m0/pwm_0/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[21]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X61Y85         FDCE                                         f  B/u1/trig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.361    14.706    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[23]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.361    14.706    B/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[17]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.748    B/u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[18]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.748    B/u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.456ns (15.184%)  route 2.547ns (84.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.547     8.068    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[21]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.748    B/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.456ns (16.019%)  route 2.391ns (83.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.391     7.912    B/u1/rst_2
    SLICE_X60Y84         FDCE                                         f  B/u1/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.502    14.843    B/u1/clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  B/u1/count_reg[14]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.361    14.705    B/u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.456ns (16.019%)  route 2.391ns (83.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.391     7.912    B/u1/rst_2
    SLICE_X60Y84         FDCE                                         f  B/u1/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.502    14.843    B/u1/clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  B/u1/count_reg[16]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.361    14.705    B/u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.456ns (16.019%)  route 2.391ns (83.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.391     7.912    B/u1/rst_2
    SLICE_X60Y84         FDCE                                         f  B/u1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.502    14.843    B/u1/clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  B/u1/count_reg[20]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.361    14.705    B/u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.456ns (16.019%)  route 2.391ns (83.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.544     5.065    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.391     7.912    B/u1/rst_2
    SLICE_X60Y84         FDCE                                         f  B/u1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.502    14.843    B/u1/clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  B/u1/count_reg[13]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.747    B/u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.945%)  route 0.448ns (76.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.448     2.027    rst_2
    SLICE_X31Y84         FDCE                                         f  mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.823     1.951    clk_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  mode_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.945%)  route 0.448ns (76.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.448     2.027    rst_2
    SLICE_X31Y84         FDCE                                         f  mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.823     1.951    clk_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  mode_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X31Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.411%)  route 0.355ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.355     1.935    A/m1/pwm_0/rst_2
    SLICE_X53Y81         FDCE                                         f  A/m1/pwm_0/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  A/m1/pwm_0/count_reg[16]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    A/m1/pwm_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.411%)  route 0.355ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.355     1.935    A/m1/pwm_0/rst_2
    SLICE_X53Y81         FDCE                                         f  A/m1/pwm_0/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  A/m1/pwm_0/count_reg[17]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    A/m1/pwm_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.411%)  route 0.355ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.355     1.935    A/m1/pwm_0/rst_2
    SLICE_X53Y81         FDCE                                         f  A/m1/pwm_0/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  A/m1/pwm_0/count_reg[18]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    A/m1/pwm_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.411%)  route 0.355ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.355     1.935    A/m1/pwm_0/rst_2
    SLICE_X53Y81         FDCE                                         f  A/m1/pwm_0/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     1.953    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  A/m1/pwm_0/count_reg[19]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    A/m1/pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.652%)  route 0.409ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.409     1.988    A/m1/pwm_0/rst_2
    SLICE_X53Y78         FDCE                                         f  A/m1/pwm_0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.950    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    A/m1/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.652%)  route 0.409ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.409     1.988    A/m1/pwm_0/rst_2
    SLICE_X53Y78         FDCE                                         f  A/m1/pwm_0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.950    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  A/m1/pwm_0/count_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    A/m1/pwm_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.652%)  route 0.409ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.409     1.988    A/m1/pwm_0/rst_2
    SLICE_X53Y78         FDCE                                         f  A/m1/pwm_0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.950    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    A/m1/pwm_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.652%)  route 0.409ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    d2/clk_IBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.409     1.988    A/m1/pwm_0/rst_2
    SLICE_X53Y78         FDCE                                         f  A/m1/pwm_0/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.950    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  A/m1/pwm_0/count_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    A/m1/pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.608    





