# UART_RX_WITH_MAJORITY_VOTING_TECHNIC
UART_RX_WITH_MAJORITY_VOTING_TECHNIC  DESIGN WITH VHDL ON VIVADO 


![UART TX SIMULATION](TEST1.png)




![UART TX SIMULATION](TEST3.png)






![UART TX SIMULATION](TEST2.png)











