Timing Analyzer report for top_module
Fri Apr 11 00:42:05 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.7%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   2.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Fri Apr 11 00:42:02 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 235.46 MHz ; 235.46 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.753 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.309 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.753 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 4.305      ;
; 0.808 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[14]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 4.250      ;
; 0.837 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[13]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 4.221      ;
; 0.883 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.030      ; 4.162      ;
; 0.898 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.041      ; 4.158      ;
; 0.907 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 4.033      ;
; 0.910 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[22]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.041      ; 4.146      ;
; 0.922 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.058      ; 4.151      ;
; 0.939 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[18]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.031      ; 4.107      ;
; 0.946 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.041      ; 4.110      ;
; 0.962 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[18]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.005      ; 4.058      ;
; 0.965 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[8]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.043      ; 4.093      ;
; 0.978 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.046      ; 4.083      ;
; 1.001 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.030      ; 4.044      ;
; 1.022 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.059      ; 4.052      ;
; 1.031 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.058      ; 4.042      ;
; 1.043 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.897      ;
; 1.045 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[17]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.031      ; 4.001      ;
; 1.047 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.044      ; 4.012      ;
; 1.056 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[10]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.031      ; 3.990      ;
; 1.058 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.046      ; 4.003      ;
; 1.065 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[8]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.967      ;
; 1.073 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.985      ;
; 1.075 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[17]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.999      ;
; 1.075 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.072      ; 4.012      ;
; 1.079 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.005      ; 3.941      ;
; 1.081 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.031      ; 3.965      ;
; 1.084 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.990      ;
; 1.087 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.005      ; 3.933      ;
; 1.091 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.969      ;
; 1.092 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.071      ; 3.994      ;
; 1.094 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.980      ;
; 1.095 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.935      ;
; 1.097 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.072      ; 3.990      ;
; 1.100 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[4]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.932      ;
; 1.108 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.966      ;
; 1.108 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.924      ;
; 1.116 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[19]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.005      ; 3.904      ;
; 1.123 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.935      ;
; 1.125 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[16]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.933      ;
; 1.127 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.933      ;
; 1.131 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.072      ; 3.956      ;
; 1.139 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.922      ;
; 1.161 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.871      ;
; 1.181 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[15]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.868      ;
; 1.185 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.847      ;
; 1.189 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.872      ;
; 1.191 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.749      ;
; 1.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.747      ;
; 1.195 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.866      ;
; 1.199 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.833      ;
; 1.211 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.792      ;
; 1.217 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.815      ;
; 1.218 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[23]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.831      ;
; 1.225 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.715      ;
; 1.234 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.815      ;
; 1.245 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[11]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.815      ;
; 1.258 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[21]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.772      ;
; 1.267 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.736      ;
; 1.279 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[21]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.779      ;
; 1.280 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.660      ;
; 1.280 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.660      ;
; 1.282 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.776      ;
; 1.294 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.737      ;
; 1.302 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.638      ;
; 1.309 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[23]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.694      ;
; 1.315 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[17]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.743      ;
; 1.316 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[15]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.687      ;
; 1.318 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.740      ;
; 1.326 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[7]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.072      ; 3.761      ;
; 1.327 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.613      ;
; 1.329 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.611      ;
; 1.331 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[21]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.732      ;
; 1.332 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.031      ; 3.714      ;
; 1.332 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[10]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.044      ; 3.727      ;
; 1.332 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.700      ;
; 1.332 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.619      ;
; 1.335 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[7]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.697      ;
; 1.339 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[23]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.692      ;
; 1.344 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[15]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.687      ;
; 1.349 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[15]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.683      ;
; 1.360 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.072      ; 3.727      ;
; 1.362 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[17]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.699      ;
; 1.364 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.639      ;
; 1.367 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[18]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.663      ;
; 1.370 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[12]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.033      ; 3.678      ;
; 1.371 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.012     ; 3.632      ;
; 1.373 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[14]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.690      ;
; 1.377 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.033      ; 3.671      ;
; 1.385 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[11]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.646      ;
; 1.391 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[4]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.670      ;
; 1.394 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.185      ; 3.839      ;
; 1.398 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.033      ; 3.650      ;
; 1.399 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[16]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.033      ; 3.649      ;
; 1.399 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.185      ; 3.834      ;
; 1.401 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[0]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.030      ; 3.644      ;
; 1.401 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[2]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.057      ; 3.671      ;
; 1.402 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[3]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.057      ; 3.670      ;
; 1.402 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[4]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.058      ; 3.671      ;
; 1.403 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.655      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.309 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.874      ;
; 0.329 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[23]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.108      ; 0.594      ;
; 0.340 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                           ; CLK          ; CLK         ; 0.000        ; 0.432      ; 0.929      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.346 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.580      ;
; 0.351 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.405      ; 0.943      ;
; 0.356 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[22]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.407      ; 0.951      ;
; 0.357 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.364 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.405      ; 0.956      ;
; 0.365 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[13]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.407      ; 0.959      ;
; 0.371 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_o[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_o[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_o[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[6]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][5]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_o[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[14]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.594      ;
; 0.374 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.376 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.597      ;
; 0.379 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.600      ;
; 0.381 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.601      ;
; 0.389 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.467      ; 1.013      ;
; 0.392 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[21]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.407      ; 0.986      ;
; 0.396 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.617      ;
; 0.396 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.616      ;
; 0.396 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.616      ;
; 0.397 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[13]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.407      ; 0.991      ;
; 0.398 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.619      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.528 ns




+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 259.61 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 1.148 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.296 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.148 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.915      ;
; 1.217 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[14]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.846      ;
; 1.251 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[13]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.812      ;
; 1.286 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.035      ; 3.764      ;
; 1.290 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.771      ;
; 1.331 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[22]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.730      ;
; 1.338 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.062      ; 3.739      ;
; 1.344 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.717      ;
; 1.351 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.714      ;
; 1.354 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.593      ;
; 1.364 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[18]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.663      ;
; 1.374 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[18]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.675      ;
; 1.383 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[8]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.680      ;
; 1.410 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.035      ; 3.640      ;
; 1.433 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.643      ;
; 1.437 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.062      ; 3.640      ;
; 1.451 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[10]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.598      ;
; 1.453 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[8]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.585      ;
; 1.453 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.047      ; 3.609      ;
; 1.455 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.610      ;
; 1.461 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[17]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.588      ;
; 1.472 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.475      ;
; 1.474 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.575      ;
; 1.475 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.020      ; 3.560      ;
; 1.478 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.598      ;
; 1.479 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.586      ;
; 1.480 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.609      ;
; 1.481 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.582      ;
; 1.485 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.075      ; 3.605      ;
; 1.486 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.541      ;
; 1.486 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.603      ;
; 1.490 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[17]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.586      ;
; 1.491 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[4]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.547      ;
; 1.493 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.534      ;
; 1.493 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.583      ;
; 1.497 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.541      ;
; 1.501 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.575      ;
; 1.503 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[16]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.560      ;
; 1.505 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.558      ;
; 1.508 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.581      ;
; 1.514 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.551      ;
; 1.514 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[19]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.513      ;
; 1.526 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.539      ;
; 1.530 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.508      ;
; 1.555 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.510      ;
; 1.557 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[15]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.040      ; 3.498      ;
; 1.563 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.475      ;
; 1.567 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.498      ;
; 1.572 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.466      ;
; 1.573 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.465      ;
; 1.591 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.356      ;
; 1.591 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[23]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.040      ; 3.464      ;
; 1.593 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.354      ;
; 1.600 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[11]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.465      ;
; 1.603 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.040      ; 3.452      ;
; 1.611 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.404      ;
; 1.624 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.323      ;
; 1.647 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[21]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.020      ; 3.388      ;
; 1.665 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[21]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.398      ;
; 1.670 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.393      ;
; 1.677 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.338      ;
; 1.688 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.259      ;
; 1.693 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[17]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.370      ;
; 1.693 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[23]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.322      ;
; 1.696 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.251      ;
; 1.699 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.364      ;
; 1.704 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[7]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.385      ;
; 1.704 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.338      ;
; 1.704 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[21]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.053      ; 3.364      ;
; 1.706 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.034      ; 3.343      ;
; 1.706 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.332      ;
; 1.707 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.240      ;
; 1.708 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[7]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.330      ;
; 1.709 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.238      ;
; 1.711 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.068     ; 3.236      ;
; 1.711 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[15]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.327      ;
; 1.714 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[10]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.047      ; 3.348      ;
; 1.718 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[15]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.297      ;
; 1.722 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.161      ; 3.479      ;
; 1.722 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[23]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.320      ;
; 1.724 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[17]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.341      ;
; 1.726 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.232      ;
; 1.727 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[18]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.020      ; 3.308      ;
; 1.728 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.161      ; 3.473      ;
; 1.731 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.284      ;
; 1.732 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[12]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.038      ; 3.321      ;
; 1.734 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.168      ; 3.474      ;
; 1.735 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[14]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.053      ; 3.333      ;
; 1.736 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.038      ; 3.317      ;
; 1.740 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.168      ; 3.468      ;
; 1.741 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.348      ;
; 1.744 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[15]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.298      ;
; 1.745 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[4]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.320      ;
; 1.752 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.000      ; 3.263      ;
; 1.761 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[0]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.035      ; 3.289      ;
; 1.763 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[3]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.061      ; 3.313      ;
; 1.764 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[4]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.062      ; 3.313      ;
; 1.764 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.299      ;
; 1.766 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[11]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.276      ;
; 1.769 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[7]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.062      ; 3.308      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[23]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.539      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.302 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.809      ;
; 0.303 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                           ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.840      ;
; 0.305 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.519      ;
; 0.310 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.318 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.335 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.536      ;
; 0.337 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_o[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_o[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_o[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_o[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[14]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[6]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][5]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.540      ;
; 0.344 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.545      ;
; 0.345 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.365      ; 0.879      ;
; 0.345 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.546      ;
; 0.346 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[22]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.882      ;
; 0.352 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.553      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[13]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.889      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.426      ; 0.924      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.557      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.557      ;
; 0.360 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.561      ;
; 0.360 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.561      ;
; 0.361 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.365      ; 0.895      ;
; 0.361 ; uart_rx:UART_RX|state.s_rd                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.562      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.649 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.662 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.157 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.662 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.299      ;
; 2.738 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.223      ;
; 2.811 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.013      ; 2.209      ;
; 2.825 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[14]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.013      ; 2.195      ;
; 2.838 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.123      ;
; 2.843 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[13]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.013      ; 2.177      ;
; 2.856 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 2.167      ;
; 2.864 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.097      ;
; 2.866 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[2]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.056      ;
; 2.866 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[6]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.056      ;
; 2.866 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[4]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.056      ;
; 2.867 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.094      ;
; 2.870 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[23]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.084     ; 2.053      ;
; 2.870 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[20]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.084     ; 2.053      ;
; 2.870 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[18]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.084     ; 2.053      ;
; 2.870 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[17]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.084     ; 2.053      ;
; 2.870 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[15]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.084     ; 2.053      ;
; 2.874 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.087      ;
; 2.874 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.087      ;
; 2.874 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[22]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 2.149      ;
; 2.877 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.084      ;
; 2.881 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[18]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 2.133      ;
; 2.884 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.011      ; 2.134      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[1]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[9]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[7]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[5]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[11]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.888 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[10]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.086     ; 2.033      ;
; 2.893 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.025      ; 2.139      ;
; 2.894 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[18]                                                                                     ; CLK          ; CLK         ; 5.000        ; -0.008     ; 2.105      ;
; 2.901 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.069      ;
; 2.902 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[2]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.020      ;
; 2.902 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[1]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.020      ;
; 2.902 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[0]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.020      ;
; 2.902 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid                                                                        ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[8]                                                                              ; CLK          ; CLK         ; 5.000        ; -0.085     ; 2.020      ;
; 2.905 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[8]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.013      ; 2.115      ;
; 2.906 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.100      ; 2.223      ;
; 2.911 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.100      ; 2.218      ;
; 2.914 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.104      ; 2.219      ;
; 2.914 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 2.109      ;
; 2.919 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.104      ; 2.214      ;
; 2.933 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.011      ; 2.085      ;
; 2.936 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.020      ; 2.091      ;
; 2.938 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.021      ; 2.090      ;
; 2.939 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[17]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 2.075      ;
; 2.940 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.021      ;
; 2.943 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.018      ;
; 2.948 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.025      ; 2.084      ;
; 2.950 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.011      ;
; 2.950 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.011      ;
; 2.953 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.008      ;
; 2.953 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[17]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.021      ; 2.075      ;
; 2.958 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; -0.008     ; 2.041      ;
; 2.961 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; -0.008     ; 2.038      ;
; 2.962 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[8]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.005      ; 2.050      ;
; 2.970 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.017      ; 2.054      ;
; 2.970 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.101      ; 2.160      ;
; 2.975 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.019      ; 2.051      ;
; 2.975 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[10]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 2.039      ;
; 2.975 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[6]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.020      ; 2.052      ;
; 2.977 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[19]                                                                                     ; CLK          ; CLK         ; 5.000        ; -0.008     ; 2.022      ;
; 2.977 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.021      ; 2.051      ;
; 2.978 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                  ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.105      ; 2.156      ;
; 2.984 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[4]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.005      ; 2.028      ;
; 2.986 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 1.975      ;
; 2.988 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.013      ; 2.032      ;
; 2.988 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.027      ; 2.046      ;
; 2.989 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 2.039      ;
; 2.991 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.031      ; 2.047      ;
; 2.995 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.019      ; 2.031      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[9]                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[10]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[11]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[12]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[13]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[14]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 2.996 ; uart_rx:UART_RX|rx_done_o                                                                                                       ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.043     ; 1.968      ;
; 3.002 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.100      ; 2.127      ;
; 3.003 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.007      ; 2.011      ;
; 3.003 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.027      ; 2.031      ;
; 3.006 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.027      ; 2.028      ;
; 3.007 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; -0.002     ; 1.998      ;
; 3.010 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.104      ; 2.123      ;
; 3.016 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.021      ; 2.012      ;
; 3.022 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[16]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.013      ; 1.998      ;
; 3.024 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.013      ; 1.996      ;
; 3.025 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[15]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.012      ; 1.994      ;
; 3.030 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.005      ; 1.982      ;
; 3.033 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.005      ; 1.979      ;
; 3.039 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.101      ; 2.091      ;
; 3.040 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 1.921      ;
; 3.043 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                           ; CLK          ; CLK         ; 5.000        ; -0.046     ; 1.918      ;
; 3.043 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                  ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.101      ; 2.087      ;
; 3.044 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[11]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.005      ; 1.968      ;
; 3.045 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.005      ; 1.967      ;
; 3.046 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.020      ; 1.981      ;
; 3.047 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                  ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.105      ; 2.087      ;
; 3.048 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.100      ; 2.081      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit:TWIDLE_14_bit_inst|altsyncram:cos_rtl_0|altsyncram_uk81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.478      ;
; 0.171 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[23]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[23]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.315      ;
; 0.172 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                           ; CLK          ; CLK         ; 0.000        ; 0.238      ; 0.494      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.526      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[22]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.240      ; 0.530      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[3]                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[1]                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[2]                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|invert_adr[0]                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[13]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.240      ; 0.532      ;
; 0.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][5]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[5]                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Re_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_o[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_o[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_o[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[14]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_o[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.535      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[6]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[9]                                                                             ; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[13]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; INVERT_ADDR:INVERT_ADDR|Im_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[10]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[11]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; INVERT_ADDR:INVERT_ADDR|Re_o_temp[12]                                                                            ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                       ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.255      ; 0.537      ;
; 0.200 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[21]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.240      ; 0.546      ;
; 0.205 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[13]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0             ; CLK          ; CLK         ; 0.000        ; 0.240      ; 0.549      ;
; 0.208 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; uart_rx:UART_RX|state.s_rd                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.329      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.089 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.753 ; 0.157 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; 0.753 ; 0.157 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3531     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3531     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 363   ; 363  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                    ;
+----------------------------------------------------------+-------+------+---------------+
; Target                                                   ; Clock ; Type ; Status        ;
+----------------------------------------------------------+-------+------+---------------+
; CLK                                                      ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
+----------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 11 00:42:01 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.753               0.000 CLK 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.528 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.148               0.000 CLK 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.649 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.662               0.000 CLK 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.089 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Fri Apr 11 00:42:05 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


