
*** Running vivado
    with args -log zoom_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zoom_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source zoom_top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 373.273 ; gain = 52.430
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stuts/PersonalCode/ece385/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 415.973 ; gain = 12.879
Command: read_checkpoint -auto_incremental -incremental C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/utils_1/imports/synth_1/zoom_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/utils_1/imports/synth_1/zoom_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top zoom_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4332
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1230.074 ; gain = 408.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zoom_top' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1082]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_uartlite_0_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_uartlite_0_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_clk_wiz_1_1' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_clk_wiz_1_1' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_gpio_0_1' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_gpio_0_1' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_gpio_0_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_gpio_0_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_gpio_0_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_gpio_0_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_mdm_1_1' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_mdm_1_1' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_microblaze_0_3' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_microblaze_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_microblaze_0_3' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_microblaze_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_microblaze_0_axi_intc_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_microblaze_0_axi_intc_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_microblaze_0_axi_periph_0' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1758]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_PI8AEA' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_PI8AEA' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1P4HDR5' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1P4HDR5' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_13WKGH1' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_13WKGH1' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_2CKH0M' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_2CKH0M' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_BCHKRX' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_BCHKRX' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1CMO75A' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1CMO75A' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1Y5N99M' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1Y5N99M' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:804]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_Y9KT0P' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:936]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_Y9KT0P' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:936]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1P9PQV2' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3228]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1P9PQV2' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3228]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_xbar_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_xbar_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_microblaze_0_axi_periph_0' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1758]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awvalid' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_bready' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_rready' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wdata' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wstrb' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wvalid' of module 'mb_zoom_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_zoom_microblaze_0_axi_periph_0' has 177 connections declared, but only 166 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1499]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1X2JT36' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:2994]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_dlmb_bram_if_cntlr_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_dlmb_bram_if_cntlr_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_dlmb_bram_if_cntlr_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_dlmb_bram_if_cntlr_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_dlmb_v10_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_dlmb_v10_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_dlmb_v10_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_dlmb_v10_2_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_zoom_dlmb_v10_2' is unconnected for instance 'dlmb_v10' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3140]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_zoom_dlmb_v10_2' has 25 connections declared, but only 24 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3140]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_ilmb_bram_if_cntlr_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_ilmb_bram_if_cntlr_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_ilmb_bram_if_cntlr_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_ilmb_bram_if_cntlr_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_ilmb_v10_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_ilmb_v10_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_ilmb_v10_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_ilmb_v10_2_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_zoom_ilmb_v10_2' is unconnected for instance 'ilmb_v10' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3186]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_zoom_ilmb_v10_2' has 25 connections declared, but only 24 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3186]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_lmb_bram_2' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_lmb_bram_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_lmb_bram_2' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_lmb_bram_2_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_zoom_lmb_bram_2' is unconnected for instance 'lmb_bram' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3211]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_zoom_lmb_bram_2' is unconnected for instance 'lmb_bram' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3211]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_zoom_lmb_bram_2' has 16 connections declared, but only 14 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1X2JT36' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:2994]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_microblaze_0_xlconcat_0' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_xlconcat_0/synth/mb_zoom_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_microblaze_0_xlconcat_0' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_xlconcat_0/synth/mb_zoom_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_rst_clk_wiz_1_100M_1' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_rst_clk_wiz_1_100M_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_rst_clk_wiz_1_100M_1' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_rst_clk_wiz_1_100M_1_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_zoom_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1694]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_zoom_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1694]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_zoom_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1694]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_quad_spi_0_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_quad_spi_0_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_zoom_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_zoom_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_zoom_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_zoom_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_zoom_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_zoom_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1703]
INFO: [Synth 8-6157] synthesizing module 'mb_zoom_axi_timer_0_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom_axi_timer_0_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/mb_zoom_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_zoom_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1732]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_zoom_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1732]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_zoom_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1732]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_zoom_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1732]
INFO: [Synth 8-6155] done synthesizing module 'mb_zoom' (0#1) [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/synth/mb_zoom.v:1082]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:97]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:97]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'object_mapper' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/object_mapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'backdrop' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/backdrop.sv:1]
INFO: [Synth 8-6157] synthesizing module 'city_backdrop_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/city_backdrop_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'city_backdrop_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/city_backdrop_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'city_backdrop_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/city_background/city_backdrop_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'city_backdrop_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/city_background/city_backdrop_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'desert_background_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/desert_background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'desert_background_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/desert_background_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dessert_background_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/backdrop/dessert/dessert_background_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'dessert_background_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/backdrop/dessert/dessert_background_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'space_background_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/space_background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'space_background_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/space_background_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'space_background_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/space_background/space_background_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'space_background_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/space_background/space_background_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'backdrop' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/backdrop.sv:1]
INFO: [Synth 8-6157] synthesizing module 'main_menu' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/main_menu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'main_menu_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/main_menu_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_menu_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/main_menu_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'main_menu_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/main_menu/main_menu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'main_menu_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/main_menu/main_menu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'main_menu' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/main_menu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_over' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_over.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_over_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/game_over_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'game_over_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/game_over_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'game_over_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_over.sv:19]
INFO: [Synth 8-6157] synthesizing module 'game_over_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/game_over/game_over_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_over_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/game_over/game_over_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_over' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_over.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bgselect' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/bgselect.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bgselect_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/bgselect_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bgselect_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/bgselect_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (16) of module 'bgselect_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/bgselect.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'bgselect' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/bgselect.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instructions' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/instructions.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instructions_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/instructions_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instructions_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/instructions_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (16) of module 'instructions_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/instructions.sv:20]
WARNING: [Synth 8-689] width (2) of port connection 'douta' does not match port width (1) of module 'instructions_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/instructions.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'instructions' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/instructions.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_text' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:1]
INFO: [Synth 8-6157] synthesizing module 'numbers_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/numbers_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'numbers_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/numbers_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'numbers_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:21]
INFO: [Synth 8-6157] synthesizing module 'score_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/score_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'score_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/score_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'score_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:27]
INFO: [Synth 8-6157] synthesizing module 'time_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/time_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'time_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/time_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'time_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'game_text' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:1]
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/car.sv:1]
INFO: [Synth 8-6157] synthesizing module 'car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/car_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'car_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/car_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'car_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/car/car_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'car_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/car/car_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'car' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/car.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion1_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion1_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion1_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion1/explosion1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion1_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion1/explosion1_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion2_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion2_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion2_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion2/explosion2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion2_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion2/explosion2_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion3_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion3_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion3_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion3_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion3_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion3/explosion3_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion3_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion3/explosion3_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion4_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion4_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion4_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion4_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion4_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion4/explosion4_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion4_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion4/explosion4_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion5_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion5_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion5_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion5_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion5_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion5/explosion5_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion5_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion5/explosion5_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion6_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion6_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion6_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion6_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion6_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion6/explosion6_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion6_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion6/explosion6_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion7_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion7_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion7_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion7_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion7_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion7/explosion7_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion7_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion7/explosion7_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion8_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion8_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion8_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion8_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion8_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion8/explosion8_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion8_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion8/explosion8_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion9_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion9_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion9_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion9_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion9_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion9/explosion9_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion9_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion9/explosion9_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'explosion10_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion10_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'explosion10_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/explosion10_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'explosion10_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion10/explosion10_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion10_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion10/explosion10_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'explosion' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'streetside' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tree_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/tree_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tree_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/tree_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'tree_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:48]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'tree_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:49]
INFO: [Synth 8-6157] synthesizing module 'tree_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/tree/tree_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tree_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/tree/tree_palette.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'tree_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:54]
INFO: [Synth 8-6157] synthesizing module 'satellite_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/satellite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'satellite_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/satellite_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'satellite_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:62]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'satellite_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:63]
INFO: [Synth 8-6157] synthesizing module 'satellite_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/satellite/satellite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'satellite_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/satellite/satellite_palette.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'satellite_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:66]
INFO: [Synth 8-6157] synthesizing module 'cactus_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/cactus_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cactus_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/cactus_rom_stub.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'cactus_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:73]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'cactus_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:74]
INFO: [Synth 8-6157] synthesizing module 'cactus_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/cactus/cactus_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cactus_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/cactus/cactus_palette.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'cactus_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:77]
WARNING: [Synth 8-6090] variable 'X_Left' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:96]
WARNING: [Synth 8-6090] variable 'X_Left' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'streetside' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:1]
INFO: [Synth 8-6157] synthesizing module 'puddle' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/puddle.sv:1]
INFO: [Synth 8-6157] synthesizing module 'puddle_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/puddle_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'puddle_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/puddle_rom_stub.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (10) of module 'puddle_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/puddle.sv:43]
INFO: [Synth 8-6157] synthesizing module 'puddle_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/puddle/puddle_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'puddle_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/puddle/puddle_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'obstacle_mover' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:1]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'puddle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/puddle.sv:55]
WARNING: [Synth 8-7023] instance 'puddle_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/puddle.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'puddle' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/puddle.sv:1]
INFO: [Synth 8-6157] synthesizing module 'trashcan' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:1]
INFO: [Synth 8-6157] synthesizing module 'trashcan_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/trashcan_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'trashcan_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/trashcan_rom_stub.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'trashcan_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:43]
INFO: [Synth 8-6157] synthesizing module 'trashcan_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/trashcan/trashcan_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'trashcan_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/trashcan/trashcan_palette.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'trashcan_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:55]
WARNING: [Synth 8-7023] instance 'trashcan_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'trashcan' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/trashcan.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blue_car' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blue_car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/blue_car_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blue_car_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/blue_car_rom_stub.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'blue_car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:43]
INFO: [Synth 8-6157] synthesizing module 'blue_car_palette' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/Image_to_COE/blue_car/blue_car_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'blue_car_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/Image_to_COE/blue_car/blue_car_palette.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'blue_car_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:55]
WARNING: [Synth 8-7023] instance 'blue_car_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'blue_car' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/blue_car.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cone' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cone_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/cone_rom_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cone_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/cone_rom_stub.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (10) of module 'cone_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'cone_palette' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/cone/cone_palette.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'cone_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:55]
WARNING: [Synth 8-7023] instance 'cone_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'cone' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/cone.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'green_car_rom' (0#1) [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/.Xil/Vivado-18236-DESKTOP-AE2MTOR/realtime/green_car_rom_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'green_car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/green_car.sv:43]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/green_car.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'green_car_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/green_car.sv:55]
WARNING: [Synth 8-7023] instance 'green_car_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/green_car.sv:55]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'purple_car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/purple_car.sv:43]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/purple_car.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'purple_car_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/purple_car.sv:55]
WARNING: [Synth 8-7023] instance 'purple_car_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/purple_car.sv:55]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (10) of module 'barricade_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/barricade.sv:43]
WARNING: [Synth 8-689] width (32) of port connection 'seed' does not match port width (3) of module 'obstacle_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/barricade.sv:60]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'barricade_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/barricade.sv:55]
WARNING: [Synth 8-7023] instance 'barricade_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/barricade.sv:55]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'yellow_car_rom' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/yellow_car.sv:43]
WARNING: [Synth 8-7071] port 'state_variable' of module 'obstacle_mover' is unconnected for instance 'yellow_car_mover' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/yellow_car.sv:55]
WARNING: [Synth 8-7023] instance 'yellow_car_mover' of module 'obstacle_mover' has 11 connections declared, but only 10 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/yellow_car.sv:55]
WARNING: [Synth 8-7071] port 'xDirection' of module 'obstacle_generator' is unconnected for instance 'obstacle_generator' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:160]
WARNING: [Synth 8-7071] port 'yDirection' of module 'obstacle_generator' is unconnected for instance 'obstacle_generator' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:160]
WARNING: [Synth 8-7023] instance 'obstacle_generator' of module 'obstacle_generator' has 9 connections declared, but only 7 given [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/zoom_top.sv:160]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:45]
WARNING: [Synth 8-87] always_comb on 'numbers_rom_address_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:21]
WARNING: [Synth 8-3848] Net tmp in module/entity game_text does not have driver. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:17]
WARNING: [Synth 8-87] always_comb on 'explosion_color_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion.sv:158]
WARNING: [Synth 8-87] always_comb on 'streetside_color_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:132]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ready_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:21]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register Y_Coordinate_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:22]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register Y_Coordinate_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:22]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register X_Coordinate_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register X_Coordinate_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register d_seed_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:29]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register X_Step_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:32]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register Y_Step_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:33]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register add_point_reg in module obstacle_mover. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:74]
WARNING: [Synth 8-7137] Register d_seed_reg in module obstacle_mover has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:29]
WARNING: [Synth 8-7137] Register X_Step_reg in module obstacle_mover has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:32]
WARNING: [Synth 8-7137] Register Y_Step_reg in module obstacle_mover has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:33]
WARNING: [Synth 8-7137] Register add_point_reg in module obstacle_mover has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_mover.sv:74]
WARNING: [Synth 8-7137] Register obstacle_mask_reg in module obstacle_generator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_generator.sv:26]
WARNING: [Synth 8-3848] Net xDirection in module/entity obstacle_generator does not have driver. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_generator.sv:7]
WARNING: [Synth 8-3848] Net yDirection in module/entity obstacle_generator does not have driver. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/obstacle_generator.sv:8]
WARNING: [Synth 8-87] always_comb on 'background_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:55]
WARNING: [Synth 8-87] always_comb on 'obstacle_speed_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:79]
WARNING: [Synth 8-87] always_comb on 'state_variable_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:143]
WARNING: [Synth 8-87] always_comb on 'sprite_set_reg' did not result in combinational logic [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:144]
WARNING: [Synth 8-7129] Port xDirection[31] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[30] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[29] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[28] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[27] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[26] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[25] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[24] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[23] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[22] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[21] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[20] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[19] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[18] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[17] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[16] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[15] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[14] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[13] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[12] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[11] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[10] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[9] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[8] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[7] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[6] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[5] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[4] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[3] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[2] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[1] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port xDirection[0] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[31] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[30] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[29] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[28] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[27] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[26] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[25] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[24] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[23] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[22] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[21] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[20] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[19] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[18] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[17] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[16] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[15] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[14] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[13] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[12] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[11] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[10] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[9] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[8] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[7] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[6] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[5] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[4] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[3] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[2] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[1] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port yDirection[0] in module obstacle_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[3] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[2] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[1] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[0] in module obstacle_mover is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[15] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[14] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[13] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[12] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[11] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[10] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[9] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[8] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[7] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[6] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[5] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[4] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[3] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[3] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[2] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[1] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port state_variable[0] in module yellow_car is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[15] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[14] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[13] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[12] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[11] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[10] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[9] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[8] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[7] in module barricade is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[6] in module barricade is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.902 ; gain = 534.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.902 ; gain = 534.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.902 ; gain = 534.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.459 . Memory (MB): peak = 1355.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/tree_rom_2/tree_rom/tree_rom_in_context.xdc] for cell 'object_mapper/streetside/tree_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/tree_rom_2/tree_rom/tree_rom_in_context.xdc] for cell 'object_mapper/streetside/tree_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0/mb_zoom_axi_gpio_0_0_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_rst'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1/mb_zoom_axi_gpio_0_1_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_int'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2/mb_zoom_axi_gpio_0_2_in_context.xdc] for cell 'mb_zoom_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_zoom_i/spi_usb'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0/mb_zoom_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_zoom_i/spi_usb'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0_in_context.xdc] for cell 'mb_zoom_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0/mb_zoom_axi_timer_0_0_in_context.xdc] for cell 'mb_zoom_i/timer_usb_axi'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0_in_context.xdc] for cell 'mb_zoom_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0/mb_zoom_axi_uartlite_0_0_in_context.xdc] for cell 'mb_zoom_i/axi_uartlite_0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_in_context.xdc] for cell 'mb_zoom_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1/mb_zoom_clk_wiz_1_1_in_context.xdc] for cell 'mb_zoom_i/clk_wiz_1'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1_in_context.xdc] for cell 'mb_zoom_i/mdm_1'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1/mb_zoom_mdm_1_1_in_context.xdc] for cell 'mb_zoom_i/mdm_1'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0/mb_zoom_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_xbar_0/mb_zoom_xbar_0/mb_zoom_xbar_0_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_xbar_0/mb_zoom_xbar_0/mb_zoom_xbar_0_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1/mb_zoom_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'mb_zoom_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_3/mb_zoom_microblaze_0_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_v10_2/mb_zoom_dlmb_v10_2/mb_zoom_dlmb_v10_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_v10_2/mb_zoom_dlmb_v10_2/mb_zoom_dlmb_v10_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_v10_2/mb_zoom_ilmb_v10_2/mb_zoom_dlmb_v10_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_v10_2/mb_zoom_ilmb_v10_2/mb_zoom_dlmb_v10_1_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_bram_if_cntlr_2/mb_zoom_dlmb_bram_if_cntlr_2/mb_zoom_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_dlmb_bram_if_cntlr_2/mb_zoom_dlmb_bram_if_cntlr_2/mb_zoom_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_bram_if_cntlr_2/mb_zoom_ilmb_bram_if_cntlr_2/mb_zoom_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_ilmb_bram_if_cntlr_2/mb_zoom_ilmb_bram_if_cntlr_2/mb_zoom_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_lmb_bram_2/mb_zoom_lmb_bram_2/mb_zoom_lmb_bram_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/bd/mb_zoom/ip/mb_zoom_lmb_bram_2/mb_zoom_lmb_bram_2/mb_zoom_lmb_bram_2_in_context.xdc] for cell 'mb_zoom_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/city_backdrop_rom/city_backdrop_rom/city_backdrop_rom_in_context.xdc] for cell 'object_mapper/backdrop/city_backdrop_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/city_backdrop_rom/city_backdrop_rom/city_backdrop_rom_in_context.xdc] for cell 'object_mapper/backdrop/city_backdrop_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/trashcan_rom/trashcan_rom/trashcan_rom_in_context.xdc] for cell 'object_mapper/trashcan/trashcan_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/trashcan_rom/trashcan_rom/trashcan_rom_in_context.xdc] for cell 'object_mapper/trashcan/trashcan_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/puddle_rom/puddle_rom/puddle_rom_in_context.xdc] for cell 'object_mapper/puddle/puddle_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/puddle_rom/puddle_rom/puddle_rom_in_context.xdc] for cell 'object_mapper/puddle/puddle_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cone_rom/cone_rom/cone_rom_in_context.xdc] for cell 'object_mapper/cone/cone_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cone_rom/cone_rom/cone_rom_in_context.xdc] for cell 'object_mapper/cone/cone_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/main_menu_rom/main_menu_rom/main_menu_rom_in_context.xdc] for cell 'object_mapper/main_menu/main_menu_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/main_menu_rom/main_menu_rom/main_menu_rom_in_context.xdc] for cell 'object_mapper/main_menu/main_menu_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/game_over_rom/game_over_rom/game_over_rom_in_context.xdc] for cell 'object_mapper/game_over/game_over_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/game_over_rom/game_over_rom/game_over_rom_in_context.xdc] for cell 'object_mapper/game_over/game_over_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/numbers_rom/numbers_rom/numbers_rom_in_context.xdc] for cell 'object_mapper/game_text/numbers_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/numbers_rom/numbers_rom/numbers_rom_in_context.xdc] for cell 'object_mapper/game_text/numbers_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/score_rom/score_rom/score_rom_in_context.xdc] for cell 'object_mapper/game_text/score_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/score_rom/score_rom/score_rom_in_context.xdc] for cell 'object_mapper/game_text/score_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/time_rom/time_rom/time_rom_in_context.xdc] for cell 'object_mapper/game_text/time_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/time_rom/time_rom/time_rom_in_context.xdc] for cell 'object_mapper/game_text/time_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/instructions_rom/instructions_rom/instructions_rom_in_context.xdc] for cell 'object_mapper/instructions/instructions_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/instructions_rom/instructions_rom/instructions_rom_in_context.xdc] for cell 'object_mapper/instructions/instructions_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/car_rom_2/car_rom/car_rom_in_context.xdc] for cell 'object_mapper/car/car_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/car_rom_2/car_rom/car_rom_in_context.xdc] for cell 'object_mapper/car/car_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/barricade_rom/barricade_rom/barricade_rom_in_context.xdc] for cell 'object_mapper/barricade/barricade_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/barricade_rom/barricade_rom/barricade_rom_in_context.xdc] for cell 'object_mapper/barricade/barricade_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/blue_car_rom/blue_car_rom/blue_car_rom_in_context.xdc] for cell 'object_mapper/blue_car/blue_car_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/blue_car_rom/blue_car_rom/blue_car_rom_in_context.xdc] for cell 'object_mapper/blue_car/blue_car_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/green_car_rom/green_car_rom/green_car_rom_in_context.xdc] for cell 'object_mapper/green_car/green_car_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/green_car_rom/green_car_rom/green_car_rom_in_context.xdc] for cell 'object_mapper/green_car/green_car_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/purple_car_rom/purple_car_rom/purple_car_rom_in_context.xdc] for cell 'object_mapper/purple_car/purple_car_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/purple_car_rom/purple_car_rom/purple_car_rom_in_context.xdc] for cell 'object_mapper/purple_car/purple_car_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/yellow_car_rom/yellow_car_rom/yellow_car_rom_in_context.xdc] for cell 'object_mapper/yellow_car/yellow_car_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/yellow_car_rom/yellow_car_rom/yellow_car_rom_in_context.xdc] for cell 'object_mapper/yellow_car/yellow_car_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion1_rom/explosion1_rom/explosion1_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion1_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion1_rom/explosion1_rom/explosion1_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion1_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion2_rom/explosion2_rom/explosion2_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion2_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion2_rom/explosion2_rom/explosion2_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion2_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion3_rom/explosion3_rom/explosion3_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion3_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion3_rom/explosion3_rom/explosion3_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion3_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion4_rom/explosion4_rom/explosion4_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion4_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion4_rom/explosion4_rom/explosion4_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion4_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion5_rom/explosion5_rom/explosion5_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion5_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion5_rom/explosion5_rom/explosion5_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion5_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion6_rom/explosion6_rom/explosion6_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion6_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion6_rom/explosion6_rom/explosion6_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion6_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion7_rom/explosion7_rom/explosion7_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion7_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion7_rom/explosion7_rom/explosion7_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion7_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion8_rom/explosion8_rom/explosion8_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion8_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion8_rom/explosion8_rom/explosion8_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion8_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion9_rom/explosion9_rom/explosion9_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion9_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion9_rom/explosion9_rom/explosion9_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion9_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion10_rom/explosion10_rom/explosion10_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion10_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/explosion10_rom/explosion10_rom/explosion10_rom_in_context.xdc] for cell 'object_mapper/explosion/explosion10_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/desert_background_rom/desert_background_rom/desert_background_rom_in_context.xdc] for cell 'object_mapper/backdrop/desert_background_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/desert_background_rom/desert_background_rom/desert_background_rom_in_context.xdc] for cell 'object_mapper/backdrop/desert_background_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/satellite_rom/satellite_rom/satellite_rom_in_context.xdc] for cell 'object_mapper/streetside/satellite_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/satellite_rom/satellite_rom/satellite_rom_in_context.xdc] for cell 'object_mapper/streetside/satellite_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cactus_rom_1/cactus_rom/cactus_rom_in_context.xdc] for cell 'object_mapper/streetside/cactus_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/cactus_rom_1/cactus_rom/cactus_rom_in_context.xdc] for cell 'object_mapper/streetside/cactus_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/space_background_rom_2/space_background_rom/space_background_rom_in_context.xdc] for cell 'object_mapper/backdrop/space_background_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/space_background_rom_2/space_background_rom/space_background_rom_in_context.xdc] for cell 'object_mapper/backdrop/space_background_rom'
Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/bgselect_rom/bgselect_rom/bgselect_rom_in_context.xdc] for cell 'object_mapper/bgselect/bgselect_rom'
Finished Parsing XDC File [c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/bgselect_rom/bgselect_rom/bgselect_rom_in_context.xdc] for cell 'object_mapper/bgselect/bgselect_rom'
Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_rtl_0_IBUF'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:75]
Finished Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zoom_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zoom_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zoom_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1414.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1414.129 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_zoom_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_zoom_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1416.152 ; gain = 594.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1416.152 ; gain = 594.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/stuts/PersonalCode/ece385/final_project/final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/streetside/tree_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_zoom_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/backdrop/city_backdrop_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/trashcan/trashcan_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/puddle/puddle_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/cone/cone_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/main_menu/main_menu_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/game_over/game_over_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/game_text/numbers_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/game_text/score_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/game_text/time_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/instructions/instructions_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/car/car_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/barricade/barricade_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/blue_car/blue_car_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/green_car/green_car_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/purple_car/purple_car_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/yellow_car/yellow_car_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion3_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion4_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion5_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion6_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion7_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion8_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion9_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/explosion/explosion10_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/backdrop/desert_background_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/streetside/satellite_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/streetside/cactus_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/backdrop/space_background_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for object_mapper/bgselect/bgselect_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1416.152 ; gain = 594.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'numbers_rom_address_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/game_text.sv:21]
WARNING: [Synth 8-327] inferring latch for variable 'explosion_color_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/explosion/explosion.sv:158]
WARNING: [Synth 8-327] inferring latch for variable 'streetside_color_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/new/streetside.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'sprite_set_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'state_variable_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'obstacle_speed_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'background_reg' [C:/Users/stuts/PersonalCode/ece385/final_project/final_project.srcs/sources_1/imports/hardware/game_state.sv:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1416.152 ; gain = 594.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 18    
	   4 Input   12 Bit       Adders := 19    
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 44    
	   5 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 2     
	   9 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 25    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 64    
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   8 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 128   
	   3 Input   10 Bit        Muxes := 17    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 70    
	   3 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 8     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 46    
	   8 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 36    
	  10 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x78).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffffc4))*(B:0x12c).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff56).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffffc4))*(B:0x12c).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff56).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP addra1, operation Mode is: A*(B:0x6e).
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffffb).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*(B:0x50).
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffdfd).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: Generating DSP p_2_out, operation Mode is: C+((D or 0)+(0 or A))*(B:0x320).
DSP Report: operator numbers_rom_address2 is absorbed into DSP p_2_out.
DSP Report: operator numbers_rom_address3 is absorbed into DSP p_2_out.
DSP Report: operator numbers_rom_address2 is absorbed into DSP p_2_out.
DSP Report: operator numbers_rom_address3 is absorbed into DSP p_2_out.
DSP Report: Generating DSP numbers_rom_address1, operation Mode is: A*(B:0x14).
DSP Report: operator numbers_rom_address1 is absorbed into DSP numbers_rom_address1.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP numbers_rom_address3, operation Mode is: (A:0x320)*B.
DSP Report: operator numbers_rom_address3 is absorbed into DSP numbers_rom_address3.
DSP Report: Generating DSP numbers_rom_address0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffdad).
DSP Report: operator numbers_rom_address0 is absorbed into DSP numbers_rom_address0.
DSP Report: Generating DSP numbers_rom_address0, operation Mode is: PCIN+A*(B:0x14).
DSP Report: operator numbers_rom_address0 is absorbed into DSP numbers_rom_address0.
DSP Report: operator numbers_rom_address1 is absorbed into DSP numbers_rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x3c).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x5a).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*B.
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x50).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP P0, operation Mode is: C+A*B.
DSP Report: operator P0 is absorbed into DSP P0.
DSP Report: operator p_0_out is absorbed into DSP P0.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*B.
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x1e).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x2d).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*B.
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x2d).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x2d).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x28).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP addra1, operation Mode is: A*B.
DSP Report: operator addra1 is absorbed into DSP addra1.
DSP Report: Generating DSP addra2, operation Mode is: A*B.
DSP Report: operator addra2 is absorbed into DSP addra2.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x2d).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
WARNING: [Synth 8-3332] Sequential element (game_state/obstacle_speed_reg[0]) is unused and will be removed from module zoom_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 1416.152 ; gain = 594.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|space_background_palette | palette                          | 32x12         | LUT            | 
|backdrop                 | space_background_palette/palette | 32x12         | LUT            | 
+-------------------------+----------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|game_over    | C+A*(B:0x78)                      | 12     | 7      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bgselect     | (D+(A:0x3fffffc4))*(B:0x12c)      | 16     | 9      | -      | 10     | 25     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|bgselect     | PCIN+(A:0x0):B+(C:0xffffffffff56) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|instructions | (D+(A:0x3fffffc4))*(B:0x12c)      | 16     | 9      | -      | 10     | 25     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|instructions | PCIN+(A:0x0):B+(C:0xffffffffff56) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | A*(B:0x6e)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+(A:0x0):B+(C:0xfffffffffffb) | 30     | 10     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | A*(B:0x50)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+(A:0x0):B+(C:0xfffffffffdfd) | 30     | 10     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | C+((D or 0)+(0 or A))*(B:0x320)   | 4      | 10     | 10     | 5      | 16     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|game_text    | A*(B:0x14)                        | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+(A:0x0):B+C                  | 30     | 16     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | (A:0x320)*B                       | 5      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+(A:0x0):B+(C:0xfffffffffdad) | 30     | 10     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A*(B:0x14)                   | 17     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|car          | C+A*(B:0x3c)                      | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|explosion    | C+A*(B:0x5a)                      | 13     | 7      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|streetside   | A*B                               | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|streetside   | A*(B:0x50)                        | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|streetside   | C+A*B                             | 15     | 15     | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|puddle       | A*B                               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|puddle       | C+A*B                             | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|trashcan     | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|trashcan     | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|trashcan     | C+A*(B:0x1e)                      | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|blue_car     | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|blue_car     | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|blue_car     | C+A*(B:0x2d)                      | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cone         | A*B                               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cone         | C+A*B                             | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|green_car    | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|green_car    | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|green_car    | C+A*(B:0x2d)                      | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|purple_car   | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|purple_car   | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|purple_car   | C+A*(B:0x2d)                      | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|barricade    | A*B                               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|barricade    | A*B                               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|barricade    | C+A*(B:0x28)                      | 10     | 6      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yellow_car   | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yellow_car   | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yellow_car   | C+A*(B:0x2d)                      | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1421.457 ; gain = 600.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:30 . Memory (MB): peak = 1473.656 ; gain = 652.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:36 ; elapsed = 00:03:44 . Memory (MB): peak = 1538.191 ; gain = 716.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|barricade    | A*B                                   | 10     | 3      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|barricade    | A*B                                   | 10     | 3      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|barricade    | C+A*B                                 | 10     | 6      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bgselect     | D+A*B                                 | 30     | 9      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|bgselect     | PCIN+A:B+C                            | 0      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|blue_car     | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|blue_car     | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|blue_car     | C+A*B                                 | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|car          | C+A*B                                 | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cone         | A*B                                   | 10     | 3      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cone         | C+A*B                                 | 10     | 3      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|explosion    | C+A*B                                 | 13     | 7      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_over    | C+A*B                                 | 12     | 7      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_text    | A*B                                   | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A:B+C                            | 0      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | A*B                                   | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A:B+C                            | 0      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | C+(Dynamically Configured Multiplier) | -      | -      | 10     | -      | 16     | -    | -    | 0    | -    | 0     | 0    | 0    | 
|game_text    | A*B                                   | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A:B+C                            | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | A*B                                   | 5      | 10     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A:B+C                            | 0      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|game_text    | PCIN+A*B                              | 17     | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|green_car    | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|green_car    | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|green_car    | C+A*B                                 | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|instructions | D+A*B                                 | 30     | 9      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|instructions | PCIN+A:B+C                            | 0      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|puddle       | A*B                                   | 10     | 3      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|puddle       | C+A*B                                 | 10     | 3      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|purple_car   | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|purple_car   | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|purple_car   | C+A*B                                 | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|streetside   | A*B                                   | 15     | 3      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|streetside   | A*B                                   | 15     | 7      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|streetside   | C+A*B                                 | 3      | 15     | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|trashcan     | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|trashcan     | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|trashcan     | C+A*B                                 | 11     | 5      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yellow_car   | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yellow_car   | A*B                                   | 11     | 3      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yellow_car   | C+A*B                                 | 11     | 6      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+---------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_zoom_xbar_0                  |         1|
|2     |mb_zoom_axi_uartlite_0_0        |         1|
|3     |mb_zoom_clk_wiz_1_1             |         1|
|4     |mb_zoom_axi_gpio_0_1            |         1|
|5     |mb_zoom_axi_gpio_0_2            |         1|
|6     |mb_zoom_axi_gpio_0_0            |         1|
|7     |mb_zoom_mdm_1_1                 |         1|
|8     |mb_zoom_microblaze_0_3          |         1|
|9     |mb_zoom_microblaze_0_axi_intc_0 |         1|
|10    |mb_zoom_rst_clk_wiz_1_100M_1    |         1|
|11    |mb_zoom_axi_quad_spi_0_0        |         1|
|12    |mb_zoom_axi_timer_0_0           |         1|
|13    |mb_zoom_dlmb_bram_if_cntlr_2    |         1|
|14    |mb_zoom_dlmb_v10_2              |         1|
|15    |mb_zoom_ilmb_bram_if_cntlr_2    |         1|
|16    |mb_zoom_ilmb_v10_2              |         1|
|17    |mb_zoom_lmb_bram_2              |         1|
|18    |clk_wiz_0                       |         1|
|19    |hdmi_tx_0                       |         1|
|20    |city_backdrop_rom               |         1|
|21    |desert_background_rom           |         1|
|22    |space_background_rom            |         1|
|23    |barricade_rom                   |         1|
|24    |bgselect_rom                    |         1|
|25    |blue_car_rom                    |         1|
|26    |car_rom                         |         1|
|27    |cone_rom                        |         1|
|28    |explosion1_rom                  |         1|
|29    |explosion2_rom                  |         1|
|30    |explosion3_rom                  |         1|
|31    |explosion4_rom                  |         1|
|32    |explosion5_rom                  |         1|
|33    |explosion6_rom                  |         1|
|34    |explosion7_rom                  |         1|
|35    |explosion8_rom                  |         1|
|36    |explosion9_rom                  |         1|
|37    |explosion10_rom                 |         1|
|38    |game_over_rom                   |         1|
|39    |numbers_rom                     |         1|
|40    |score_rom                       |         1|
|41    |time_rom                        |         1|
|42    |green_car_rom                   |         1|
|43    |instructions_rom                |         1|
|44    |main_menu_rom                   |         1|
|45    |puddle_rom                      |         1|
|46    |purple_car_rom                  |         1|
|47    |tree_rom                        |         1|
|48    |satellite_rom                   |         1|
|49    |cactus_rom                      |         1|
|50    |trashcan_rom                    |         1|
|51    |yellow_car_rom                  |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |barricade_rom                 |     1|
|2     |bgselect_rom                  |     1|
|3     |blue_car_rom                  |     1|
|4     |cactus_rom                    |     1|
|5     |car_rom                       |     1|
|6     |city_backdrop_rom             |     1|
|7     |clk_wiz                       |     1|
|8     |cone_rom                      |     1|
|9     |desert_background_rom         |     1|
|10    |explosion10_rom               |     1|
|11    |explosion1_rom                |     1|
|12    |explosion2_rom                |     1|
|13    |explosion3_rom                |     1|
|14    |explosion4_rom                |     1|
|15    |explosion5_rom                |     1|
|16    |explosion6_rom                |     1|
|17    |explosion7_rom                |     1|
|18    |explosion8_rom                |     1|
|19    |explosion9_rom                |     1|
|20    |game_over_rom                 |     1|
|21    |green_car_rom                 |     1|
|22    |hdmi_tx                       |     1|
|23    |instructions_rom              |     1|
|24    |main_menu_rom                 |     1|
|25    |mb_zoom_axi_gpio_0            |     3|
|28    |mb_zoom_axi_quad_spi_0        |     1|
|29    |mb_zoom_axi_timer_0           |     1|
|30    |mb_zoom_axi_uartlite_0        |     1|
|31    |mb_zoom_clk_wiz_1             |     1|
|32    |mb_zoom_dlmb_bram_if_cntlr    |     1|
|33    |mb_zoom_dlmb_v10              |     1|
|34    |mb_zoom_ilmb_bram_if_cntlr    |     1|
|35    |mb_zoom_ilmb_v10              |     1|
|36    |mb_zoom_lmb_bram              |     1|
|37    |mb_zoom_mdm_1                 |     1|
|38    |mb_zoom_microblaze_0          |     1|
|39    |mb_zoom_microblaze_0_axi_intc |     1|
|40    |mb_zoom_rst_clk_wiz_1_100M    |     1|
|41    |mb_zoom_xbar                  |     1|
|42    |numbers_rom                   |     1|
|43    |puddle_rom                    |     1|
|44    |purple_car_rom                |     1|
|45    |satellite_rom                 |     1|
|46    |score_rom                     |     1|
|47    |space_background_rom          |     1|
|48    |time_rom                      |     1|
|49    |trashcan_rom                  |     1|
|50    |tree_rom                      |     1|
|51    |yellow_car_rom                |     1|
|52    |BUFG                          |     3|
|53    |CARRY4                        |   516|
|54    |DSP48E1                       |    42|
|59    |LUT1                          |    58|
|60    |LUT2                          |   780|
|61    |LUT3                          |   487|
|62    |LUT4                          |   837|
|63    |LUT5                          |   716|
|64    |LUT6                          |  1214|
|65    |MUXF7                         |    12|
|66    |FDCE                          |   266|
|67    |FDPE                          |   222|
|68    |FDRE                          |   175|
|69    |FDSE                          |     8|
|70    |LD                            |    52|
|71    |LDC                           |   143|
|72    |IBUF                          |     5|
|73    |OBUF                          |     5|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 1550.980 ; gain = 729.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:17 ; elapsed = 00:03:53 . Memory (MB): peak = 1550.980 ; gain = 669.484
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:07 . Memory (MB): peak = 1550.980 ; gain = 729.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1563.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 17 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1566.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  LD => LDCE: 35 instances
  LD => LDCE (inverted pins: G): 17 instances
  LDC => LDCE: 143 instances

Synth Design complete, checksum: 20f1f009
INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 261 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:25 . Memory (MB): peak = 1566.770 ; gain = 1141.219
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuts/PersonalCode/ece385/final_project/final_project.runs/synth_1/zoom_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zoom_top_utilization_synth.rpt -pb zoom_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 14:23:12 2023...
