Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f2681b50324b4a579e1f3b259d622603 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DU_test_tb_behav xil_defaultlib.DU_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'd' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'd' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'addra' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.PCLK_clk_wiz
Compiling module xil_defaultlib.PCLK
Compiling module xil_defaultlib.Counter(WIDTH=10,RST_VLU=10'b0)
Compiling module xil_defaultlib.Counter(WIDTH=10,RST_VLU=10'b111...
Compiling module xil_defaultlib.DisplayDataProcessing
Compiling module xil_defaultlib.Counter(WIDTH=11)
Compiling module xil_defaultlib.Counter(WIDTH=10)
Compiling module xil_defaultlib.DisplayScanTiming
Compiling module xil_defaultlib.DisplayUnit
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VRAM
Compiling module xil_defaultlib.DU_test
Compiling module xil_defaultlib.DU_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DU_test_tb_behav
