<?xml version="1.0" encoding="UTF-8"?>
<!-- $Id: module.xml,v 1.44 2009/05/04 10:08:58 liutkuviene Exp $ -->
<!-- Generated by mkmodule.js, Eurostep Limited, http://www.eurostep.com -->
<!-- 
     To view the module in IExplorer, open: sys/1_scope.xml
      --><!DOCTYPE module SYSTEM "../../../dtd/module.dtd">

<module xmlns:xlink="http://www.w3.org/1999/xlink" 
	name="via_component" 
	name.french="Composant Via"
	part="1754" version="2" sc4.working_group="12" 
	wg.number="6554" 
	wg.number.arm="6555" 
	wg.number.mim="6556" 
	wg.number.supersedes="5820" 
	wg.number.arm.supersedes="5821" 
	wg.number.mim.supersedes="5822" 
	checklist.internal_review="6566" 
	checklist.project_leader="6567" 
	checklist.convener="6568" 
	status="TS" language="E" 
	publication.year="2010" 
	publication.date="2010-99-01" 
	published="y" 
	previous.revision.year="2006" previous.revision.cancelled="NO" revision.complete="YES" 
	rcs.date="$Date: 2009/05/04 10:08:58 $" rcs.revision="$Revision: 1.44 $" development.folder="dvlp">

 <keywords>
    interfacial, module, via, blind via, buried via, micro-via, stacked via, interfacial connection, filled via,
	 tapered via
 </keywords>

<!-- the abstract for the module. If not provided, the XSL will use the in scope -->
 

 <!-- Reference to contacts detailed in stepmod/data/basic/contacts.xml -->
 <contacts>
   <projlead ref="AP210.projlead"/>
   <editor ref="pdmmodules.editor"/>
 </contacts>

 <!-- Introduction -->
 <!-- The introduction should start as shown: -->
 <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of vias, which are vertically organized conductive elements typically
     used to join horizontally organized conductive elements on different sides or on two or more layers
     of a printed circuit board or of a printed wiring board.  The representation is generic and independent of the
	   realization technology.  The conductivity property is defined by the conductivity property of the material used in the element
	   and is not limited to electrical conductivity.  The cross section may be cylindrical or may be tapered.
	   The functional connection property of a via is explicitly represented in the standard for purposes of design validation and verification.
   </p>

	<!-- 2nd edition -->
	
	<p>
		This second edition of this part of ISO 10303 incorporates the modifications to the first edition listed below.
	</p>
	
	<p>
		The following ARM EXPRESS declarations and interface specifications have been removed:
	</p>
	<ul>
		<li>Bonded_conductive_base_blind_via.</li>
	</ul>
	
	<p>
		The following ARM EXPRESS declarations and interface specifications have been modified:
	</p>
	<ul>
		<li>Blind_via.</li>
	</ul>
	<p>
		In addition, modifications have been made to the mapping specification, 
		the MIM schema and the EXPRESS-G diagrams to reflect and be consistent with the modifications of the ARM.
	</p>
 </purpose>

 <!-- Items in scope -->
 <inscope>
      <li>blind vias, connections between multiple layers of the printed circuit assembly where only one end is exposed;</li>
      <li>cylinder vias, where the cross-section shape is constant;</li>
      <li>tapered vias, where the cross-section shape may vary as the vertical distance changes;</li>
      <li>stacked vias, where multiple bind and buried vias share the same x y position;</li>
      <li>filled vias, where material may be inserted into the via during realization processes, which are 
		  within the scope of application module <module_ref linkend="layered_interconnect_module_design:1_scope">Layered interconnect module design</module_ref>, ISO/TS 10303-1698;</li>
      <li>buried vias, connections between multiple layers of the printed circuit assembly where neither end is exposed;</li>
      <li>interfacial connections, also known as through hole vias, which have both ends exposed;</li>
      <li>items within the scope of application module <module_ref linkend="interconnect_module_connection_routing:1_scope">Interconnect module connection routing</module_ref>, ISO/TS 10303-1684;</li>
      <li>items within the scope of application module <module_ref linkend="layered_interconnect_module_design:1_scope">Layered interconnect module design</module_ref>, ISO/TS 10303-1698.</li>
   </inscope>

 <!-- Items out of scope -->
 <outscope>
   <li>Stratum features;</li>
   <li>Cutouts.</li>
 </outscope>

<!--
 <normrefs/>

 <definition/>

 <abbreviations/>
-->

 <normrefs>
  <normref.inc normref="ref60050-541.-">
    <term.ref linkend="blind_via"/>
    <term.ref linkend="buried_via"/>
    <term.ref linkend="interfacial_connection"/>
  </normref.inc>
 </normrefs>

 <!-- Clause 4 ARM  -->
 <arm>
   <!-- Note ARM short form EXPRESS is in arm.xml -->

   <!-- Short form EXPRESS-G -->
   <express-g>
     <imgfile file="armexpg1.xml"/>
   <imgfile file="armexpg2.xml"/>
        </express-g>
 </arm>


 <!-- Clause 5.1 Mapping specification -->
 <mapping_table>   
 <ae entity="Blind_via" extensible="NO">
            <aimelt xml:space="preserve">blind_via</aimelt>
            <source xml:space="preserve">ISO 10303-1754</source>
            <refpath xml:space="preserve">blind_via &lt;=
via &lt;=				
plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
</refpath>
        </ae>
    <ae entity="Buried_via" extensible="NO">
            <aimelt xml:space="preserve">buried_via</aimelt>
            <source xml:space="preserve">ISO 10303-1754</source>
            <refpath xml:space="preserve">buried_via &lt;=
via &lt;=				
plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
</refpath>
        </ae>
    <ae entity="Interfacial_connection" extensible="NO">
            <aimelt xml:space="preserve">interfacial_connection</aimelt>
            <source xml:space="preserve">ISO 10303-1754</source>
            <refpath xml:space="preserve">interfacial_connection &lt;=
via &lt;=				
plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
</refpath>
        </ae>
    <ae entity="Non_conductive_base_blind_via" extensible="NO">
            <aimelt xml:space="preserve">non_conductive_base_blind_via</aimelt>
            <source xml:space="preserve">ISO 10303-1754</source>
            <refpath xml:space="preserve">non_conductive_base_blind_via &lt;=
blind_via &lt;=
via &lt;=				
plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
</refpath>
        </ae>
    <ae entity="Plated_conductive_base_blind_via" extensible="NO">
            <aimelt xml:space="preserve">plated_conductive_base_blind_via</aimelt>
            <source xml:space="preserve">ISO 10303-1754</source>
            <refpath xml:space="preserve">plated_conductive_base_blind_via &lt;=
blind_via &lt;=
via &lt;=				
plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
</refpath>
        </ae>
		<sc constraint="via_subtypes" entity="Via">
			<description>
			All members of this constraint maps to entity <express_ref linkend="Layered_interconnect_module_design:mim:Layered_interconnect_module_design_mim.plated_passage"/> with additional constraints in the mapping. All of them require UNIQUE string for <express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition"/>.<express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			plated_passage
			</constraint>
			<source xml:space="preserve">
			ISO 10303-1698
			</source>
		</sc>
    </mapping_table>

 <!-- Clause 5.2 MIM -->
 <mim>
   <!--  Note MIM short form express is in mim.xml -->
   <express-g>
     <imgfile file="mimexpg1.xml"/>
     <imgfile file="mimexpg2.xml"/>
   </express-g>
   <shortnames>
	   	<shortname name="BLNV" entity="blind_via"/>
	   	<shortname name="BRDV" entity="buried_via"/>
	   	<shortname name="INT0" entity="interfacial_connection"/>
	   	<shortname name="NCBBV" entity="non_conductive_base_blind_via"/>
	   	<shortname name="PCBBV" entity="plated_conductive_base_blind_via"/>										
   </shortnames>
 </mim>

</module>
