<html>
<head><meta http-equiv=Content-Type content="text/html; charset=UTF-8">
<style type="text/css">
<!--
span.cls_002{font-family:Arial,serif;font-size:24.8px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
div.cls_002{font-family:Arial,serif;font-size:24.8px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
span.cls_003{font-family:Arial,serif;font-size:10.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
div.cls_003{font-family:Arial,serif;font-size:10.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
span.cls_004{font-family:Arial,serif;font-size:9.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
div.cls_004{font-family:Arial,serif;font-size:9.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
span.cls_005{font-family:Arial,serif;font-size:12.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
div.cls_005{font-family:Arial,serif;font-size:12.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
span.cls_006{font-family:Arial,serif;font-size:11.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
div.cls_006{font-family:Arial,serif;font-size:11.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
span.cls_007{font-family:Arial,serif;font-size:10.0px;color:rgb(95,95,95);font-weight:normal;font-style:normal;text-decoration: none}
div.cls_007{font-family:Arial,serif;font-size:10.0px;color:rgb(95,95,95);font-weight:normal;font-style:normal;text-decoration: none}
span.cls_008{font-family:Arial,serif;font-size:11.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
div.cls_008{font-family:Arial,serif;font-size:11.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
span.cls_009{font-family:Arial,serif;font-size:6.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
div.cls_009{font-family:Arial,serif;font-size:6.0px;color:rgb(26,26,26);font-weight:normal;font-style:normal;text-decoration: none}
span.cls_010{font-family:Arial,serif;font-size:10.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
div.cls_010{font-family:Arial,serif;font-size:10.0px;color:rgb(26,26,26);font-weight:bold;font-style:normal;text-decoration: none}
-->
</style>
<script type="text/javascript" src="0dc485f2-36d7-11ec-a980-0cc47a792c0a_id_0dc485f2-36d7-11ec-a980-0cc47a792c0a_files/wz_jsgraphics.js"></script>
</head>
<body>
<div style="position:absolute;left:50%;margin-left:-306px;top:0px;width:612px;height:792px;border-style:outset;overflow:hidden">
<div style="position:absolute;left:0px;top:0px">
<img src="0dc485f2-36d7-11ec-a980-0cc47a792c0a_id_0dc485f2-36d7-11ec-a980-0cc47a792c0a_files/background1.jpg" width=612 height=792></div>
<div style="position:absolute;left:210.90px;top:22.04px" class="cls_002"><span class="cls_002">Harshit Bhadani</span></div>
<div style="position:absolute;left:121.16px;top:53.81px" class="cls_003"><span class="cls_003">P</span><span class="cls_004"> 858.319.5641</span><span class="cls_003">  |  E</span><span class="cls_004"> hbhadani@ucsd.edu</span><span class="cls_003">  |  L</span><span class="cls_004"> <A HREF="https://www.linkedin.com/in/hbhadani/">hbhadani</A> </span><span class="cls_003">  |  M</span><span class="cls_004"> San  Diego,  CA</span></div>
<div style="position:absolute;left:36.00px;top:77.80px" class="cls_005"><span class="cls_005">EDUCATION</span></div>
<div style="position:absolute;left:36.00px;top:99.35px" class="cls_006"><span class="cls_006">University of California San Diego</span></div>
<div style="position:absolute;left:484.34px;top:100.29px" class="cls_007"><span class="cls_007">Sep. 2021 - Present</span></div>
<div style="position:absolute;left:36.00px;top:113.89px" class="cls_008"><span class="cls_008">M.S. in Computer Engineering</span></div>
<div style="position:absolute;left:50.73px;top:129.35px" class="cls_009"><span class="cls_009">•</span><span class="cls_010">  Coursework</span><span class="cls_003">: VLSI Design and Architecture, ML Recommender Systems and Web Mining, Python for Data Analysis</span></div>
<div style="position:absolute;left:36.00px;top:152.05px" class="cls_006"><span class="cls_006">BITS Pilani, India</span></div>
<div style="position:absolute;left:475.18px;top:152.99px" class="cls_007"><span class="cls_007">Aug. 2012 - May 2016</span></div>
<div style="position:absolute;left:36.00px;top:166.59px" class="cls_008"><span class="cls_008">Bachelor of Engineering (Hons.) in Electronics and Instrumentation Engineering</span></div>
<div style="position:absolute;left:504.25px;top:167.54px" class="cls_007"><span class="cls_007">CGPA 8.01/10.0</span></div>
<div style="position:absolute;left:50.73px;top:182.05px" class="cls_009"><span class="cls_009">•</span><span class="cls_010">  Coursework</span><span class="cls_003">: Digital Design, Analog Electronics, Analog and Digital VLSI Design, Data Structures, Algorithms</span></div>
<div style="position:absolute;left:36.00px;top:210.07px" class="cls_005"><span class="cls_005">WORK EXPERIENCE</span></div>
<div style="position:absolute;left:36.00px;top:231.62px" class="cls_006"><span class="cls_006">Nvidia</span></div>
<div style="position:absolute;left:481.02px;top:232.57px" class="cls_007"><span class="cls_007">Aug. 2018 - Jul</span></div>
<div style="position:absolute;left:553.84px;top:232.57px" class="cls_007"><span class="cls_007">2021</span></div>
<div style="position:absolute;left:36.00px;top:246.16px" class="cls_008"><span class="cls_008">Physical Design CAD Engineer</span></div>
<div style="position:absolute;left:50.73px;top:261.62px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Led a team of 3 to develop and own the reporting infrastructure for Clock tree metrics and clock nets QoR</span></div>
<div style="position:absolute;left:50.73px;top:275.66px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed and owned GUI based Analog Checker tool to analyze the critical nets in the chip</span></div>
<div style="position:absolute;left:50.73px;top:289.69px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Contributed to the development of Nvidia’s custom tool, Physical Design Explorer</span></div>
<div style="position:absolute;left:50.73px;top:303.72px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Assisted with Physical Design CAD Flow development</span></div>
<div style="position:absolute;left:50.73px;top:317.76px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed and owned power planning methodologies to solve IR drop and power distribution</span></div>
<div style="position:absolute;left:50.73px;top:331.79px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed and owned clock tree synthesis methodologies to achieve target insertion delay</span></div>
<div style="position:absolute;left:50.73px;top:345.83px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Designed checks for high frequency clock nets in the design</span></div>
<div style="position:absolute;left:50.73px;top:359.86px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed timing browser to help visulalising the failing timing paths for early timing analysis</span></div>
<div style="position:absolute;left:36.00px;top:382.55px" class="cls_006"><span class="cls_006">Nvidia</span></div>
<div style="position:absolute;left:472.43px;top:383.50px" class="cls_007"><span class="cls_007">Aug. 2016 - Aug.</span></div>
<div style="position:absolute;left:553.84px;top:383.50px" class="cls_007"><span class="cls_007">2018</span></div>
<div style="position:absolute;left:36.00px;top:397.10px" class="cls_008"><span class="cls_008">Physical Design Engineer</span></div>
<div style="position:absolute;left:50.73px;top:412.56px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Executed Netlist to GDS flow for multi million instance, high frequency chips on 16nm, 10nm and 7nm nodes</span></div>
<div style="position:absolute;left:50.73px;top:426.59px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Performed STA, Power Analysis, EM, Physical verification, IR, LEC in lower technology nodes</span></div>
<div style="position:absolute;left:50.73px;top:440.63px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed and automated PG grid enhancement flow to counter IR issues seen in the chip</span></div>
<div style="position:absolute;left:50.73px;top:454.66px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Designed scripts for exploitation of timing slack to skew the clocks to counter IR drop issues</span></div>
<div style="position:absolute;left:50.73px;top:468.69px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed auto-eco flow to pick up eco automatically provided by different teams</span></div>
<div style="position:absolute;left:50.73px;top:482.73px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed various tcl scripts for the team on various utilities and to avoid redundant work</span></div>
<div style="position:absolute;left:36.00px;top:505.42px" class="cls_006"><span class="cls_006">Nvidia</span></div>
<div style="position:absolute;left:482.58px;top:506.37px" class="cls_007"><span class="cls_007">Jan 2016 - Jul.</span></div>
<div style="position:absolute;left:553.84px;top:506.37px" class="cls_007"><span class="cls_007">2016</span></div>
<div style="position:absolute;left:36.00px;top:519.97px" class="cls_008"><span class="cls_008">Physical Design Engineer Intern</span></div>
<div style="position:absolute;left:50.73px;top:535.43px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Developed the Activity aware routing methodology for power reduction</span></div>
<div style="position:absolute;left:50.73px;top:549.46px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Co-developed the automation of floorplanning based on hierarchy</span></div>
<div style="position:absolute;left:50.73px;top:563.49px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Worked on Leakage power metrics generation flow</span></div>
<div style="position:absolute;left:50.73px;top:577.53px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Executed Netlist to GDS for 2 designs</span></div>
<div style="position:absolute;left:36.00px;top:605.55px" class="cls_005"><span class="cls_005">PROJECTS</span></div>
<div style="position:absolute;left:36.00px;top:628.09px" class="cls_006"><span class="cls_006">FPGA based implementation and evaluation of LMS Adaptive filter using CORDIC architecture</span></div>
<div style="position:absolute;left:50.73px;top:645.08px" class="cls_009"><span class="cls_009">•</span><span class="cls_003">  Performed intensive literature reiview to implement and evaluate adaptive Filter on an FPGA board bywriting HDL</span></div>
<div style="position:absolute;left:60.00px;top:657.04px" class="cls_003"><span class="cls_003">code and using System Generator with Simulink and Matlab</span></div>
<div style="position:absolute;left:36.00px;top:694.29px" class="cls_005"><span class="cls_005">SKILLS</span></div>
<div style="position:absolute;left:36.00px;top:715.66px" class="cls_010"><span class="cls_010">Languages</span><span class="cls_003"> : TCL, Perl, Python, C++, Java, Verilog HDL, SQL</span></div>
<div style="position:absolute;left:36.00px;top:729.61px" class="cls_010"><span class="cls_010">Tools</span><span class="cls_003"> : Innovus, ICC2, PrimeTime, IC Validator, Caliber, GitHub</span></div>
</div>

</body>
</html>
