
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: addition[1] (input port clocked by clk)
Endpoint: _183_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.02    0.01    6.01 v addition[1] (in)
     3    0.01                           addition[1] (net)
                  0.02    0.00    6.01 v _099_/B (sky130_fd_sc_hd__or2_2)
                  0.05    0.27    6.28 v _099_/X (sky130_fd_sc_hd__or2_2)
     1    0.00                           _045_ (net)
                  0.05    0.00    6.28 v _100_/A3 (sky130_fd_sc_hd__a31o_2)
                  0.05    0.27    6.55 v _100_/X (sky130_fd_sc_hd__a31o_2)
     3    0.01                           _046_ (net)
                  0.05    0.00    6.55 v _117_/A1 (sky130_fd_sc_hd__a311o_2)
                  0.08    0.37    6.92 v _117_/X (sky130_fd_sc_hd__a311o_2)
     3    0.01                           _061_ (net)
                  0.08    0.00    6.92 v _124_/B (sky130_fd_sc_hd__and2b_2)
                  0.05    0.23    7.14 v _124_/X (sky130_fd_sc_hd__and2b_2)
     3    0.01                           _067_ (net)
                  0.05    0.00    7.14 v _130_/A1 (sky130_fd_sc_hd__o211a_2)
                  0.06    0.30    7.44 v _130_/X (sky130_fd_sc_hd__o211a_2)
     3    0.01                           _072_ (net)
                  0.06    0.00    7.44 v _137_/C1 (sky130_fd_sc_hd__a211o_2)
                  0.04    0.27    7.71 v _137_/X (sky130_fd_sc_hd__a211o_2)
     1    0.00                           _078_ (net)
                  0.04    0.00    7.71 v _139_/B (sky130_fd_sc_hd__and3_2)
                  0.04    0.19    7.90 v _139_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _080_ (net)
                  0.04    0.00    7.90 v _140_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.08    7.98 v _140_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _007_ (net)
                  0.02    0.00    7.98 v _183_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.98   data arrival time

                  0.15   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _183_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                 -7.98   data arrival time
-----------------------------------------------------------------------------
                                 21.69   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 115 unannotated drivers.
 addition[0]
 addition[10]
 addition[11]
 addition[1]
 addition[2]
 addition[3]
 addition[4]
 addition[5]
 addition[6]
 addition[7]
 addition[8]
 addition[9]
 clk
 reset
 _088_/X
 _089_/X
 _090_/Y
 _091_/X
 _092_/X
 _093_/Y
 _094_/X
 _095_/Y
 _096_/X
 _097_/X
 _098_/X
 _099_/X
 _100_/X
 _101_/X
 _102_/Y
 _103_/X
 _104_/X
 _105_/Y
 _106_/X
 _107_/X
 _108_/Y
 _109_/X
 _110_/Y
 _111_/X
 _112_/X
 _113_/X
 _114_/Y
 _115_/X
 _116_/X
 _117_/X
 _118_/Y
 _119_/X
 _120_/X
 _121_/X
 _122_/Y
 _123_/X
 _124_/X
 _125_/X
 _126_/Y
 _127_/X
 _128_/X
 _129_/X
 _130_/X
 _131_/X
 _132_/Y
 _133_/Y
 _134_/X
 _135_/Y
 _136_/X
 _137_/X
 _138_/Y
 _139_/X
 _140_/X
 _141_/X
 _142_/X
 _143_/X
 _144_/X
 _145_/X
 _146_/X
 _147_/Y
 _148_/X
 _149_/X
 _150_/Y
 _151_/X
 _152_/X
 _153_/Y
 _154_/X
 _155_/Y
 _156_/Y
 _157_/X
 _158_/X
 _159_/X
 _160_/Y
 _161_/X
 _162_/Y
 _163_/Y
 _164_/X
 _165_/X
 _166_/Y
 _167_/Y
 _168_/X
 _169_/Y
 _170_/Y
 _171_/X
 _172_/Y
 _173_/X
 _174_/X
 _175_/Y
 _176_/Q
 _177_/Q
 _178_/Q
 _179_/Q
 _180_/Q
 _181_/Q
 _182_/Q
 _183_/Q
 _184_/Q
 _185_/Q
 _186_/Q
 _187_/Q
 _188_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
