
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52217000                       # Number of ticks simulated
final_tick                                   52217000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171267                       # Simulator instruction rate (inst/s)
host_op_rate                                   185576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89279731                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685284                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                      100165                       # Number of instructions simulated
sim_ops                                        108536                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             3072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             2944                       # Number of bytes read from this memory
system.physmem.bytes_read::total                56832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34048                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               324                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               262                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                48                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data                46                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   888                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst           397112052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data           321121474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           127468066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            58831415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           127468066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            56380106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1088381179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      397112052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      127468066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      127468066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          652048184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          397112052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data          321121474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          127468066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           58831415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          127468066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           56380106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1088381179                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                  15690                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            14676                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              699                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               13593                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  13227                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.307438                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    395                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  49                       # Number of system calls
system.cpu0.numCycles                           52218                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         80180                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      15690                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             13622                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        35965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1444                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2121                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  253                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             44652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.904192                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.207949                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11421     25.58%     25.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     657      1.47%     27.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   13353     29.90%     56.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   19221     43.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               44652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.300471                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.535486                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7286                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4511                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    31746                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  566                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   543                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 379                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  194                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 82377                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  431                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   543                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7906                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    503                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1651                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    31600                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2449                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 81527                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              83374                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               380141                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           87481                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                76095                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7251                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1104                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               27806                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              16431                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            12637                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           12594                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     79862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    78093                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              154                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        11837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        44652                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.748925                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.250278                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              11999     26.87%     26.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5915     13.25%     40.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               8036     18.00%     58.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              18702     41.88%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          44652                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                34356     43.99%     43.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.01%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     44.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               27537     35.26%     79.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              16191     20.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 78093                       # Type of FU issued
system.cpu0.iq.rate                          1.495519                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            200957                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            84740                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        77049                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 78077                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           12643                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1183                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          459                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   543                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    378                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  128                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              79944                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              362                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                27806                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               16431                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            71                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          470                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 541                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                77466                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                27341                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              624                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                       43464                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   14511                       # Number of branches executed
system.cpu0.iew.exec_stores                     16123                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.483511                       # Inst execution rate
system.cpu0.iew.wb_sent                         77163                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        77065                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    44119                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    54542                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.475832                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.808900                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4839                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              520                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        43750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.716206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.708783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12910     29.51%     29.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        15003     34.29%     63.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1122      2.56%     66.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         4805     10.98%     77.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         6494     14.84%     92.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3237      7.40%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           74      0.17%     99.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           23      0.05%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           82      0.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        43750                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               71848                       # Number of instructions committed
system.cpu0.commit.committedOps                 75084                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         42583                       # Number of memory references committed
system.cpu0.commit.loads                        26615                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                     14162                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    61265                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 132                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           32492     43.27%     43.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.01%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     43.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     43.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     43.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          26615     35.45%     78.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         15968     21.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            75084                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   82                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      123434                       # The number of ROB reads
system.cpu0.rob.rob_writes                     160775                       # The number of ROB writes
system.cpu0.timesIdled                            222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      71848                       # Number of Instructions Simulated
system.cpu0.committedOps                        75084                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.726784                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.726784                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.375924                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.375924                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   80094                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  33165                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                   313143                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   45060                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  43754                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          198.290414                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              27791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           102.172794                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   198.290414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.387286                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.387286                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61196                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61196                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        14342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          14342                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        13548                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13548                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        27890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           27890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        27890                       # number of overall hits
system.cpu0.dcache.overall_hits::total          27890                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2353                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2517                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2517                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2517                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2517                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7857990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7857990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    114870500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    114870500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    122728490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    122728490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    122728490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    122728490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        14506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        14506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        15901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        30407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        30407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        30407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        30407                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.011306                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011306                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.147978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.147978                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.082777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.082777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082777                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 47914.573171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47914.573171                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48818.742031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48818.742031                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48759.829162                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48759.829162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48759.829162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48759.829162                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2174                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2227                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9890000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9890000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15148006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15148006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15148006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15148006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.011257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.009537                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009537                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.009537                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009537                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55251.396648                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55251.396648                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               55                       # number of replacements
system.cpu0.icache.tags.tagsinuse          225.757963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1717                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              343                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.005831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   225.757963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.440934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.440934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4585                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4585                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1717                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1717                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1717                       # number of overall hits
system.cpu0.icache.overall_hits::total           1717                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          404                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          404                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           404                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          404                       # number of overall misses
system.cpu0.icache.overall_misses::total          404                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21273998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21273998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21273998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21273998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21273998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21273998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2121                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2121                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2121                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2121                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.190476                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.190476                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.190476                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.190476                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.190476                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.190476                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52658.410891                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52658.410891                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52658.410891                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52658.410891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52658.410891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52658.410891                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18294002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18294002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18294002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18294002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18294002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18294002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.161716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.161716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.161716                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.161716                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.161716                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.161716                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53335.282799                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6190                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3800                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              894                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                1981                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1376                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            69.459869                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    732                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               220                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           25836                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              8553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         28134                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6190                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2108                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        13320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1860                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          392                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     4356                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  311                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             23204                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.440700                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.419163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   10755     46.35%     46.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1219      5.25%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1479      6.37%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    9751     42.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               23204                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.239588                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.088946                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    7760                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4467                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     9850                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  351                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   776                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 837                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  191                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 27166                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  368                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   776                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    8552                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    552                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3635                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     9390                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  299                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 25755                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                     2                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   139                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              27080                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               116141                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           28345                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                18222                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    8831                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               186                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           186                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      841                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4091                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3537                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              256                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             175                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     22889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                321                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    21365                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              179                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           5985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        12137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        23204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.920746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.157420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              12667     54.59%     54.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3576     15.41%     70.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               3094     13.33%     83.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3867     16.67%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          23204                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                14149     66.23%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  29      0.14%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                3827     17.91%     84.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3360     15.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 21365                       # Type of FU issued
system.cpu1.iq.rate                          0.826947                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             66110                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            29214                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        19995                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 21365                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              97                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1103                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          775                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   776                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    396                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  155                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              23230                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              431                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4091                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3537                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               182                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           237                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 780                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                20381                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 3706                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              981                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6788                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3693                       # Number of branches executed
system.cpu1.iew.exec_stores                      3082                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.788861                       # Inst execution rate
system.cpu1.iew.wb_sent                         20087                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        19995                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     9050                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    14548                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.773920                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.622079                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6005                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              740                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        22035                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.781121                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.402117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        14183     64.37%     64.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3467     15.73%     80.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1921      8.72%     88.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1431      6.49%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          389      1.77%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          234      1.06%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          179      0.81%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           38      0.17%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          193      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        22035                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               14426                       # Number of instructions committed
system.cpu1.commit.committedOps                 17212                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          5749                       # Number of memory references committed
system.cpu1.commit.loads                         2987                       # Number of loads committed
system.cpu1.commit.membars                        136                       # Number of memory barriers committed
system.cpu1.commit.branches                      3167                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    14899                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 321                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           11439     66.46%     66.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             24      0.14%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2987     17.35%     83.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          2762     16.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            17212                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  193                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       44799                       # The number of ROB reads
system.cpu1.rob.rob_writes                      47615                       # The number of ROB writes
system.cpu1.timesIdled                             99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      14426                       # Number of Instructions Simulated
system.cpu1.committedOps                        17212                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.790933                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.790933                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.558368                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.558368                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   21250                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  12256                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    71540                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                    8497                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8435                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   287                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                4                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           32.538973                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5759                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.265957                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    32.538973                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.063553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.063553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            12507                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           12507                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         3238                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3238                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2228                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2228                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          123                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         5466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         5466                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5466                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          326                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          445                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           445                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          445                       # number of overall misses
system.cpu1.dcache.overall_misses::total          445                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2697500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2697500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     13780000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     13780000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        65000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        65000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       156500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       156500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     16477500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     16477500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     16477500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     16477500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         3357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         2554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         2554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         5911                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         5911                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         5911                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         5911                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.035448                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035448                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.127643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.127643                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.013333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.088889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.088889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.075283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.075283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.075283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.075283                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22668.067227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22668.067227                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 42269.938650                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42269.938650                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        32500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        32500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13041.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13041.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37028.089888                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37028.089888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37028.089888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37028.089888                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           40                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          275                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           79                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           12                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1348000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1348000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      2098500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2098500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         4500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         4500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       124500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       124500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3446500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3446500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3446500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3446500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.019969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.006667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.088889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.088889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.021993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.021993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021993                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17063.291139                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17063.291139                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41147.058824                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41147.058824                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        10375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        10375                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 26511.538462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26511.538462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 26511.538462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26511.538462                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               54                       # number of replacements
system.cpu1.icache.tags.tagsinuse           91.159874                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               4006                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              309                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            12.964401                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    91.159874                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.178047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.178047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             9021                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            9021                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         4006                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           4006                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         4006                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            4006                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         4006                       # number of overall hits
system.cpu1.icache.overall_hits::total           4006                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          350                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          350                       # number of overall misses
system.cpu1.icache.overall_misses::total          350                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     11328954                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11328954                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     11328954                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11328954                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     11328954                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11328954                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         4356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         4356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         4356                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         4356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         4356                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         4356                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.080349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.080349                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.080349                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.080349                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.080349                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.080349                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 32368.440000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32368.440000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 32368.440000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32368.440000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 32368.440000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32368.440000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           41                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           41                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           41                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          309                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          309                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          309                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          309                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          309                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      9558534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9558534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      9558534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9558534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      9558534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9558534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.070937                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.070937                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.070937                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.070937                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.070937                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.070937                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 30933.766990                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30933.766990                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 30933.766990                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30933.766990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 30933.766990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30933.766990                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5984                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3862                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              893                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1759                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1318                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            74.928937                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    690                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               184                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           25643                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              8493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         27429                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5984                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2008                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        13039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1848                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          455                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     4215                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  321                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             22912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.406425                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.419010                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   10891     47.53%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1230      5.37%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1379      6.02%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    9412     41.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               22912                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.233358                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.069649                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    7736                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4365                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     9685                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  354                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   772                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 799                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  177                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 26760                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  347                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   772                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    8485                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    593                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3509                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     9268                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  285                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 25368                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                     2                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   140                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              27015                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               113984                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           27855                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                17355                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    9643                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               170                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           169                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      783                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                3962                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3260                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              221                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             217                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     22571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                281                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    20049                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              602                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        15609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        22912                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.875044                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.025178                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              11680     50.98%     50.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               4385     19.14%     70.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4877     21.29%     91.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1970      8.60%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          22912                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1352     27.28%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     27.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  2060     41.57%     68.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1544     31.15%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                13676     68.21%     68.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   6      0.03%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                3556     17.74%     85.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               2811     14.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 20049                       # Type of FU issued
system.cpu2.iq.rate                          0.781851                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       4956                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.247194                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             68566                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            29466                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        18871                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 25005                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              74                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1208                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          795                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   772                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    457                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  135                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              22872                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              349                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 3962                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3260                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               159                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            16                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           199                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          595                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 794                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                19219                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 3430                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              828                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           20                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6126                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3512                       # Number of branches executed
system.cpu2.iew.exec_stores                      2696                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.749483                       # Inst execution rate
system.cpu2.iew.wb_sent                         18958                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        18871                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                     9056                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    14909                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.735912                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.607418                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6618                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              741                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        21683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.748974                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.305489                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        13660     63.00%     63.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         3892     17.95%     80.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2015      9.29%     90.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1262      5.82%     96.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          375      1.73%     97.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          153      0.71%     98.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          116      0.53%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          109      0.50%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          101      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        21683                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               13891                       # Number of instructions committed
system.cpu2.commit.committedOps                 16240                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          5214                       # Number of memory references committed
system.cpu2.commit.loads                         2752                       # Number of loads committed
system.cpu2.commit.membars                        117                       # Number of memory barriers committed
system.cpu2.commit.branches                      2962                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    13994                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 266                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           11020     67.86%     67.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              6      0.04%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2752     16.95%     84.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          2462     15.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            16240                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  101                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       44219                       # The number of ROB reads
system.cpu2.rob.rob_writes                      46963                       # The number of ROB writes
system.cpu2.timesIdled                            106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      13891                       # Number of Instructions Simulated
system.cpu2.committedOps                        16240                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.846015                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.846015                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.541707                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.541707                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   19829                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  11383                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    67387                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                    8478                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7682                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   263                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                4                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           33.223271                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               5017                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.372340                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    33.223271                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.064889                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.064889                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            11508                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           11508                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         3051                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           3051                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1960                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1960                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          103                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data         5011                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            5011                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         5011                       # number of overall hits
system.cpu2.dcache.overall_hits::total           5011                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           11                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          447                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           447                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          447                       # number of overall misses
system.cpu2.dcache.overall_misses::total          447                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3018988                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3018988                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     14048999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     14048999                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       150000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       150000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        75000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        75000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     17067987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     17067987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     17067987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     17067987                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         3165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         3165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         2293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         2293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         5458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         5458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         5458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         5458                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.036019                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036019                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.145225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.145225                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.048387                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.048387                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.096491                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.096491                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.081898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.081898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.081898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.081898                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26482.350877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26482.350877                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 42189.186186                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42189.186186                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        25000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        25000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  6818.181818                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6818.181818                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38183.416107                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38183.416107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 38183.416107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38183.416107                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           39                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          280                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          319                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           75                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           53                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           11                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          128                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          128                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1492508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1492508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      2257001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2257001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      3749509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3749509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      3749509                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3749509                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.023697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023114                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023114                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.024194                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.024194                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.096491                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.096491                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.023452                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.023452                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.023452                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.023452                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19900.106667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19900.106667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 42584.924528                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42584.924528                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 29293.039062                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29293.039062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 29293.039062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29293.039062                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements               39                       # number of replacements
system.cpu2.icache.tags.tagsinuse           91.501103                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.552448                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    91.501103                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.178713                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.178713                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8716                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8716                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3876                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3876                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3876                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3876                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3876                       # number of overall hits
system.cpu2.icache.overall_hits::total           3876                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          339                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          339                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          339                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           339                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          339                       # number of overall misses
system.cpu2.icache.overall_misses::total          339                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     12332939                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12332939                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     12332939                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12332939                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     12332939                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12332939                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         4215                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         4215                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         4215                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         4215                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         4215                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         4215                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.080427                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.080427                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.080427                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.080427                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.080427                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.080427                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 36380.351032                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36380.351032                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 36380.351032                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36380.351032                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 36380.351032                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36380.351032                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          286                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     10096552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10096552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     10096552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10096552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     10096552                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10096552                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.067853                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.067853                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.067853                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.067853                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.067853                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.067853                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 35302.629371                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35302.629371                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 35302.629371                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35302.629371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 35302.629371                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35302.629371                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   396.890615                       # Cycle average of tags in use
system.l2.tags.total_refs                         387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.604688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.982841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       246.484757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        65.732597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        39.690667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         4.888226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        34.132631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.978896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.006056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2290                       # Number of tag accesses
system.l2.tags.data_accesses                     2290                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 171                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 129                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     385                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               11                       # number of Writeback hits
system.l2.Writeback_hits::total                    11                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.demand_hits::cpu0.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  171                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  129                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                      385                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  17                       # number of overall hits
system.l2.overall_hits::cpu0.data                  22                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 171                       # number of overall hits
system.l2.overall_hits::cpu1.data                  26                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 129                       # number of overall hits
system.l2.overall_hits::cpu2.data                  20                       # number of overall hits
system.l2.overall_hits::total                     385                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               326                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               138                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               157                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                17                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   741                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              34                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 249                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                157                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                 53                       # number of demand (read+write) misses
system.l2.demand_misses::total                    990                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               326                       # number of overall misses
system.l2.overall_misses::cpu0.data               268                       # number of overall misses
system.l2.overall_misses::cpu1.inst               138                       # number of overall misses
system.l2.overall_misses::cpu1.data                48                       # number of overall misses
system.l2.overall_misses::cpu2.inst               157                       # number of overall misses
system.l2.overall_misses::cpu2.data                53                       # number of overall misses
system.l2.overall_misses::total                   990                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17422000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7139500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       765500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8157500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       901500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        39190000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      1842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      1941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13315000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      2608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      2842500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52505000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17422000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14335500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7139500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      2608000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8157500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      2842500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52505000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1126                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           11                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                11                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               249                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              343                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               74                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               73                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1375                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             343                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              74                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              73                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.950437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.801802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.446602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.350000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.548951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.459459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.658082                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.950437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.924138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.446602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.648649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.548951                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.726027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.950437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.924138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.446602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.648649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.548951                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.726027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720000                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53441.717791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 51735.507246                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 54678.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51958.598726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53029.411765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52887.989204                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53248.603352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 54191.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53916.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53473.895582                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53441.717791                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53490.671642                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 51735.507246                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 54333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51958.598726                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53632.075472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53035.353535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53441.717791                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53490.671642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 51735.507246                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 54333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51958.598726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53632.075472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53035.353535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                102                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 102                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                102                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              639                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           34                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            249                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data            46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               888                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              888                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13297500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      4238500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       595000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4242000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26306500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data        81998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       164498                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      1421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      1495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10218000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10803500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      4238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      2016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      1926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     36524500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10803500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      4238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      2016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      1926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     36524500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.747748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.336570                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.350000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.363636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.270270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.567496                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.903448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.336570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.648649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.363636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.630137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.903448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.336570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.648649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.363636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.630137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645818                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40754.807692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        42500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40788.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        43100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41168.231612                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        41250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        40999                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 41124.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        40500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        40500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40787.709497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41808.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41036.144578                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41234.732824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40754.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 42010.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40788.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 41880.434783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41131.193694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41234.732824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40754.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 42010.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40788.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 41880.434783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41131.193694                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 639                       # Transaction distribution
system.membus.trans_dist::ReadResp                639                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               32                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         1831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               45                       # Total snoops (count)
system.membus.snoop_fanout::samples              1072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1072                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1512389                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4813001                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1207                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1207                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              34                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             55                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        19776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        18304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  88704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             129                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1525    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             773999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            515498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            437994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            480466                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            186500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            454948                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            191991                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
