Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Feb 17 05:06:52 2026
| Host         : gelib-4e-36.ews.illinois.edu running 64-bit Red Hat Enterprise Linux 9.7 (Plow)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file instruction_memory_timing_summary_routed.rpt -pb instruction_memory_timing_summary_routed.pb -rpx instruction_memory_timing_summary_routed.rpx -warn_on_violation
| Design       : instruction_memory
| Device       : 7s50-csga324
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (523)
5. checking no_input_delay (18)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (523)
--------------------------------------------------
 There are 523 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  556          inf        0.000                      0                  556           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 3.587ns (31.389%)  route 7.840ns (68.611%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=28, routed)          4.499     5.017    <hidden>
    SLICE_X48Y64         MUXF7 (Prop_muxf7_S_O)       0.276     5.293 r  <hidden>
                         net (fo=1, routed)           3.341     8.634    instr_data_OBUF[8]
    D15                  OBUF (Prop_obuf_I_O)         2.793    11.426 r  instr_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.426    instr_data[8]
    D15                                                               r  instr_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.108ns  (logic 3.613ns (32.523%)  route 7.495ns (67.477%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=28, routed)          4.114     4.632    <hidden>
    SLICE_X48Y63         MUXF7 (Prop_muxf7_S_O)       0.296     4.928 r  <hidden>
                         net (fo=1, routed)           3.381     8.309    instr_data_OBUF[12]
    E16                  OBUF (Prop_obuf_I_O)         2.799    11.108 r  instr_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.108    instr_data[12]
    E16                                                               r  instr_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 3.597ns (33.580%)  route 7.114ns (66.420%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=55, routed)          3.713     4.169    <hidden>
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X48Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     4.510 r  <hidden>
                         net (fo=1, routed)           3.401     7.911    instr_data_OBUF[11]
    E17                  OBUF (Prop_obuf_I_O)         2.800    10.710 r  instr_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.710    instr_data[11]
    E17                                                               r  instr_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.700ns  (logic 3.592ns (33.567%)  route 7.108ns (66.433%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=28, routed)          3.749     4.267    <hidden>
    SLICE_X48Y63         MUXF7 (Prop_muxf7_S_O)       0.276     4.543 r  <hidden>
                         net (fo=1, routed)           3.360     7.902    instr_data_OBUF[10]
    C18                  OBUF (Prop_obuf_I_O)         2.798    10.700 r  instr_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.700    instr_data[10]
    C18                                                               r  instr_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 3.611ns (33.842%)  route 7.059ns (66.158%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=55, routed)          3.509     3.965    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.089 r  <hidden>
                         net (fo=1, routed)           0.000     4.089    <hidden>
    SLICE_X48Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     4.306 r  <hidden>
                         net (fo=1, routed)           3.550     7.856    instr_data_OBUF[13]
    D17                  OBUF (Prop_obuf_I_O)         2.814    10.670 r  instr_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.670    instr_data[13]
    D17                                                               r  instr_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 3.587ns (33.836%)  route 7.014ns (66.164%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=55, routed)          3.703     4.159    <hidden>
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.283 r  <hidden>
                         net (fo=1, routed)           0.000     4.283    <hidden>
    SLICE_X49Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     4.500 r  <hidden>
                         net (fo=1, routed)           3.311     7.811    instr_data_OBUF[5]
    G16                  OBUF (Prop_obuf_I_O)         2.790    10.601 r  instr_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.601    instr_data[5]
    G16                                                               r  instr_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 3.605ns (34.389%)  route 6.878ns (65.611%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  <hidden>
                         net (fo=55, routed)          3.538     3.994    <hidden>
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.118 r  <hidden>
                         net (fo=1, routed)           0.000     4.118    <hidden>
    SLICE_X49Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     4.363 r  <hidden>
                         net (fo=1, routed)           3.340     7.703    instr_data_OBUF[7]
    F14                  OBUF (Prop_obuf_I_O)         2.780    10.484 r  instr_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.484    instr_data[7]
    F14                                                               r  instr_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 3.598ns (34.936%)  route 6.702ns (65.064%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=28, routed)          3.331     3.849    <hidden>
    SLICE_X48Y61         MUXF7 (Prop_muxf7_S_O)       0.296     4.145 r  <hidden>
                         net (fo=1, routed)           3.370     7.516    instr_data_OBUF[9]
    D14                  OBUF (Prop_obuf_I_O)         2.784    10.300 r  instr_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.300    instr_data[9]
    D14                                                               r  instr_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 3.597ns (34.944%)  route 6.697ns (65.056%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=28, routed)          3.364     3.882    <hidden>
    SLICE_X48Y62         MUXF7 (Prop_muxf7_S_O)       0.296     4.178 r  <hidden>
                         net (fo=1, routed)           3.333     7.511    instr_data_OBUF[6]
    F15                  OBUF (Prop_obuf_I_O)         2.783    10.295 r  instr_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.295    instr_data[6]
    F15                                                               r  instr_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            instr_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 3.670ns (36.598%)  route 6.357ns (63.402%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=55, routed)          3.319     3.837    <hidden>
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     3.961 r  <hidden>
                         net (fo=1, routed)           0.000     3.961    <hidden>
    SLICE_X48Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     4.173 r  <hidden>
                         net (fo=1, routed)           3.038     7.211    instr_data_OBUF[14]
    D16                  OBUF (Prop_obuf_I_O)         2.816    10.027 r  instr_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.027    instr_data[14]
    D16                                                               r  instr_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_pr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_valid_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE                         0.000     0.000 r  valid_pr_reg/C
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  valid_pr_reg/Q
                         net (fo=1, routed)           0.121     0.262    valid_pr
    SLICE_X0Y112         FDRE                                         r  instr_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.812%)  route 0.145ns (53.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=3, routed)           0.145     0.273    <hidden>
    SLICE_X10Y87         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=3, routed)           0.084     0.212    <hidden>
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.099     0.311 r  <hidden>
                         net (fo=1, routed)           0.000     0.311    <hidden>
    SLICE_X11Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=3, routed)           0.085     0.213    <hidden>
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.099     0.312 r  <hidden>
                         net (fo=1, routed)           0.000     0.312    <hidden>
    SLICE_X11Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=2, routed)           0.188     0.352    <hidden>
    SLICE_X8Y68          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=55, routed)          0.170     0.311    <hidden>
    SLICE_X9Y62          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  <hidden>
                         net (fo=1, routed)           0.000     0.356    <hidden>
    SLICE_X9Y62          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.246ns (65.149%)  route 0.132ns (34.851%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  <hidden>
                         net (fo=10, routed)          0.132     0.280    <hidden>
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.098     0.378 r  <hidden>
                         net (fo=1, routed)           0.000     0.378    <hidden>
    SLICE_X8Y68          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.141ns (36.876%)  route 0.241ns (63.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=16, routed)          0.241     0.382    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=28, routed)          0.177     0.341    <hidden>
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  <hidden>
                         net (fo=1, routed)           0.000     0.386    <hidden>
    SLICE_X8Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.378%)  route 0.247ns (63.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=16, routed)          0.247     0.388    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------





