Loading plugins phase: Elapsed time ==> 0s.285ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref '1.024V' is connected to terminal 'vminus' of '\ADC:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_30\PSoC5\ADC_DelSig_v3_30.cysch (Instance:DSM)
 * C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.481ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.162ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Group17Robot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 Group17Robot.v -verilog
======================================================================

======================================================================
Compiling:  Group17Robot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 Group17Robot.v -verilog
======================================================================

======================================================================
Compiling:  Group17Robot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 -verilog Group17Robot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 21 15:08:41 2019


======================================================================
Compiling:  Group17Robot.v
Program  :   vpp
Options  :    -yv2 -q10 Group17Robot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 21 15:08:41 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Group17Robot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Group17Robot.v (line 2071, col 77):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Group17Robot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 -verilog Group17Robot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 21 15:08:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\codegentemp\Group17Robot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\codegentemp\Group17Robot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Group17Robot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 -verilog Group17Robot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 21 15:08:44 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\codegentemp\Group17Robot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\codegentemp\Group17Robot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\control_led:control_bus_7\
	\control_led:control_bus_6\
	\control_led:control_bus_5\
	\control_led:control_bus_4\
	\control_led:control_bus_3\
	\control_led:control_bus_2\
	\demux_1:tmp__demux_1_0_reg\
	Net_2046
	\UART_1:BUART:reset_sr\
	Net_554
	Net_555
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_549
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\IDAC8_1:Net_157\
	\Timer_1:Net_260\
	Net_3833
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	Net_3832
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_6:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\Ultrasonic_Mux_Control:control_bus_7\
	\Ultrasonic_Mux_Control:control_bus_6\
	\Ultrasonic_Mux_Control:control_bus_5\
	\Ultrasonic_Mux_Control:control_bus_4\
	\Ultrasonic_Mux_Control:control_bus_3\
	Net_4571
	Net_4568
	\Gripper_Servo_PWM:Net_114\
	Net_4582
	Net_4579
	\Rack_Servo_PWM:Net_114\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_633
	Net_634
	Net_635
	Net_636
	Net_637
	Net_638
	Net_639
	\Motor_Left_Decoder:Net_1129\
	\Motor_Left_Decoder:Cnt16:Net_82\
	\Motor_Left_Decoder:Cnt16:Net_95\
	\Motor_Left_Decoder:Cnt16:Net_91\
	\Motor_Left_Decoder:Cnt16:Net_102\
	\Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Motor_Right_Decoder:Net_1129\
	\Motor_Right_Decoder:Cnt16:Net_82\
	\Motor_Right_Decoder:Cnt16:Net_95\
	\Motor_Right_Decoder:Cnt16:Net_91\
	\Motor_Right_Decoder:Cnt16:Net_102\
	\Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Motor_Left_Driver:PWMUDB:km_run\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_2\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_1\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_0\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_2\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_1\
	\Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_0\
	\Motor_Left_Driver:PWMUDB:capt_rising\
	\Motor_Left_Driver:PWMUDB:capt_falling\
	\Motor_Left_Driver:PWMUDB:trig_rise\
	\Motor_Left_Driver:PWMUDB:trig_fall\
	\Motor_Left_Driver:PWMUDB:sc_kill\
	\Motor_Left_Driver:PWMUDB:min_kill\
	\Motor_Left_Driver:PWMUDB:km_tc\
	\Motor_Left_Driver:PWMUDB:db_tc\
	\Motor_Left_Driver:PWMUDB:dith_sel\
	\Motor_Left_Driver:PWMUDB:compare2\
	\Motor_Left_Driver:Net_101\
	Net_3646
	Net_3647
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_31\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_30\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_29\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_28\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_27\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_26\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_25\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_24\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_23\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_22\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_21\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_20\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_19\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_18\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_17\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_16\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_15\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_14\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_13\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_12\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_11\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_10\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_9\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_8\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_7\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_6\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_5\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_4\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_3\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_2\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_1\
	\Motor_Left_Driver:PWMUDB:MODULE_8:b_0\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_31\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_30\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_29\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_28\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_27\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_26\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_25\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_24\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_31\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_30\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_29\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_28\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_27\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_26\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_25\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_24\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_23\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_22\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_21\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_20\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_19\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_18\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_17\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_16\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_15\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_14\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_13\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_12\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_11\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_10\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_9\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_8\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_7\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_6\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_5\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_4\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_3\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_2\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_1\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_0\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_31\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_30\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_29\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_28\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_27\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_26\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_25\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_24\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_23\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_22\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_21\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_20\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_19\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_18\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_17\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_16\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_15\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_14\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_13\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_12\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_11\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_10\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_9\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_8\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_7\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_6\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_5\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_4\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_3\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_2\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3648
	Net_3645
	\Motor_Left_Driver:Net_113\
	\Motor_Left_Driver:Net_107\
	\Motor_Left_Driver:Net_114\
	\Motor_Right_Driver:PWMUDB:km_run\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_2\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_1\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_0\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_2\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_1\
	\Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_0\
	\Motor_Right_Driver:PWMUDB:capt_rising\
	\Motor_Right_Driver:PWMUDB:capt_falling\
	\Motor_Right_Driver:PWMUDB:trig_rise\
	\Motor_Right_Driver:PWMUDB:trig_fall\
	\Motor_Right_Driver:PWMUDB:sc_kill\
	\Motor_Right_Driver:PWMUDB:min_kill\
	\Motor_Right_Driver:PWMUDB:km_tc\
	\Motor_Right_Driver:PWMUDB:db_tc\
	\Motor_Right_Driver:PWMUDB:dith_sel\
	\Motor_Right_Driver:PWMUDB:compare2\
	\Motor_Right_Driver:Net_101\
	Net_3672
	Net_3784
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_31\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_30\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_29\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_28\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_27\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_26\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_25\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_24\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_23\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_22\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_21\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_20\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_19\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_18\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_17\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_16\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_15\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_14\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_13\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_12\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_11\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_10\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_9\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_8\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_7\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_6\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_5\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_4\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_3\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_2\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_1\
	\Motor_Right_Driver:PWMUDB:MODULE_9:b_0\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_31\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_30\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_29\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_28\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_27\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_26\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_25\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_24\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_31\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_30\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_29\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_28\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_27\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_26\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_25\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_24\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_23\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_22\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_21\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_20\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_19\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_18\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_17\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_16\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_15\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_14\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_13\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_12\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_11\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_10\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_9\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_8\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_7\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_6\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_5\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_4\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_3\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_2\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_1\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_0\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_31\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_30\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_29\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_28\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_27\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_26\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_25\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_24\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_23\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_22\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_21\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_20\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_19\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_18\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_17\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_16\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_15\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_14\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_13\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_12\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_11\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_10\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_9\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_8\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_7\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_6\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_5\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_4\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_3\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_2\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3674
	Net_3671
	\Motor_Right_Driver:Net_113\
	\Motor_Right_Driver:Net_107\
	\Motor_Right_Driver:Net_114\
	Net_3689
	Net_3690
	Net_3691
	Net_3693
	Net_3694
	Net_3695
	Net_3696
	Net_3755
	Net_3756
	Net_3757
	Net_3759
	Net_3760
	Net_3761
	Net_3762
	\MODULE_10:g1:a0:gx:u0:albi_1\
	\MODULE_10:g1:a0:gx:u0:agbi_1\
	\MODULE_10:g1:a0:gx:u0:lt_0\
	\MODULE_10:g1:a0:gx:u0:gt_0\
	\MODULE_10:g1:a0:gx:u0:lti_0\
	\MODULE_10:g1:a0:gx:u0:gti_0\
	\MODULE_10:g1:a0:gx:u0:albi_0\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:g1:a0:xgte\
	\MODULE_10:lt\
	\MODULE_10:gt\
	\MODULE_10:gte\
	\MODULE_10:lte\
	\MODULE_10:neq\

    Synthesized names
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_31\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_30\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_29\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_28\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_27\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_26\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_25\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_24\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_23\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_22\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_21\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_20\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_19\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_18\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_17\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_16\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_15\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_14\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_13\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_12\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_11\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_10\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_9\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_8\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_7\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_6\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_5\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_4\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_3\
	\Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_2\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_31\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_30\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_29\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_28\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_27\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_26\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_25\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_24\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_23\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_22\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_21\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_20\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_19\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_18\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_17\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_16\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_15\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_14\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_13\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_12\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_11\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_10\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_9\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_8\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_7\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_6\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_5\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_4\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_3\
	\Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 405 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \control_led:rst\ to \control_led:clk\
Aliasing tmpOE__Tx_1_net_0 to Net_2035
Aliasing zero to \control_led:clk\
Aliasing one to Net_2035
Aliasing tmpOE__Rx_1_net_0 to Net_2035
Aliasing \UART_1:BUART:tx_hd_send_break\ to \control_led:clk\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \control_led:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \control_led:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \control_led:clk\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \control_led:clk\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \control_led:clk\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \control_led:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \control_led:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \control_led:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \control_led:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \control_led:clk\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2035
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to Net_2035
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_2035
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \control_led:clk\
Aliasing \UART_1:BUART:rx_status_1\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to Net_2035
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to Net_2035
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \control_led:clk\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to Net_2035
Aliasing AMuxHw_1_Decoder_enable to Net_2035
Aliasing tmpOE__RGB_Blue_net_0 to Net_2035
Aliasing tmpOE__Photo_Diode_2_net_0 to Net_2035
Aliasing tmpOE__RGB_Red_net_0 to Net_2035
Aliasing tmpOE__RGB_Green_net_0 to Net_2035
Aliasing tmpOE__LED_Red_net_0 to Net_2035
Aliasing tmpOE__LED_Green_net_0 to Net_2035
Aliasing \IDAC8_1:Net_125\ to \control_led:clk\
Aliasing \IDAC8_1:Net_194\ to \control_led:clk\
Aliasing \IDAC8_1:Net_195\ to \control_led:clk\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to Net_2035
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to \control_led:clk\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to Net_2035
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ to Net_2035
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN7_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN7_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2035
Aliasing \Timer_1:TimerUDB:status_6\ to \control_led:clk\
Aliasing \Timer_1:TimerUDB:status_5\ to \control_led:clk\
Aliasing \Timer_1:TimerUDB:status_4\ to \control_led:clk\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Trigger_1_net_0 to Net_2035
Aliasing tmpOE__Echo_1_net_0 to Net_2035
Aliasing tmpOE__Echo_6_net_0 to Net_2035
Aliasing Net_154 to \control_led:clk\
Aliasing Net_153 to \control_led:clk\
Aliasing tmpOE__Trigger_2_net_0 to Net_2035
Aliasing tmpOE__Trigger_3_net_0 to Net_2035
Aliasing tmpOE__Trigger_4_net_0 to Net_2035
Aliasing tmpOE__Trigger_5_net_0 to Net_2035
Aliasing tmpOE__Echo_2_net_0 to Net_2035
Aliasing tmpOE__Echo_3_net_0 to Net_2035
Aliasing tmpOE__Echo_4_net_0 to Net_2035
Aliasing tmpOE__Echo_5_net_0 to Net_2035
Aliasing Net_157 to \control_led:clk\
Aliasing Net_158 to \control_led:clk\
Aliasing \Ultrasonic_Mux_Control:clk\ to \control_led:clk\
Aliasing \Ultrasonic_Mux_Control:rst\ to \control_led:clk\
Aliasing tmpOE__Trigger_6_net_0 to Net_2035
Aliasing Net_3852 to \control_led:clk\
Aliasing Net_3840 to \control_led:clk\
Aliasing tmpOE__Rack_Servo_net_0 to Net_2035
Aliasing tmpOE__Gripper_Servo_net_0 to Net_2035
Aliasing \Gripper_Servo_PWM:Net_113\ to Net_2035
Aliasing \Rack_Servo_PWM:Net_113\ to Net_2035
Aliasing \ADC:Net_482\ to \control_led:clk\
Aliasing \ADC:Net_252\ to \control_led:clk\
Aliasing \ADC:soc\ to Net_2035
Aliasing tmpOE__Photo_Diode_1_net_0 to Net_2035
Aliasing tmpOE__LED_Blue_net_0 to Net_2035
Aliasing \TIA_1:Net_37\ to \control_led:clk\
Aliasing \TIA_1:Net_52\ to \control_led:clk\
Aliasing \TIA_1:Net_38\ to \control_led:clk\
Aliasing \TIA_1:Net_39\ to \control_led:clk\
Aliasing tmpOE__Pin_Start_net_0 to Net_2035
Aliasing \control_photodiode:clk\ to \control_led:clk\
Aliasing \control_photodiode:rst\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:capt_rising\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:underflow\ to \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:tc_i\ to \Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Motor_Left_Decoder:bQuadDec:status_4\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:bQuadDec:status_5\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:bQuadDec:status_6\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Net_1229\ to Net_2035
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:capt_rising\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:underflow\ to \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:tc_i\ to \Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Motor_Right_Decoder:bQuadDec:status_4\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:bQuadDec:status_5\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:bQuadDec:status_6\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:Net_1229\ to Net_2035
Aliasing tmpOE__Motor_Left_Phase_A_net_0 to Net_2035
Aliasing tmpOE__Motor_Left_Phase_B_net_0 to Net_2035
Aliasing tmpOE__Motor_Right_Phase_A_net_0 to Net_2035
Aliasing tmpOE__Motor_Right_Phase_B_net_0 to Net_2035
Aliasing \Motor_Left_Driver:PWMUDB:hwCapture\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:trig_out\ to Net_2035
Aliasing \Motor_Left_Driver:PWMUDB:runmode_enable\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:runmode_enable\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:min_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:min_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:final_kill\ to Net_2035
Aliasing \Motor_Left_Driver:PWMUDB:dith_count_1\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:dith_count_1\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:dith_count_0\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:dith_count_0\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:reset\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:status_6\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:status_4\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cmp2\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:final_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:final_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:cs_addr_0\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:pwm1_i\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:pwm2_i\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_23\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_22\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_21\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_20\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_19\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_18\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_17\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_16\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_15\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_14\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_13\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_12\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_11\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_10\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_9\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_8\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_7\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_6\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_5\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_4\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_3\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_2\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2035
Aliasing \Motor_Right_Driver:PWMUDB:hwCapture\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:trig_out\ to Net_2035
Aliasing \Motor_Right_Driver:PWMUDB:runmode_enable\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:runmode_enable\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:min_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:min_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:final_kill\ to Net_2035
Aliasing \Motor_Right_Driver:PWMUDB:dith_count_1\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:dith_count_1\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:dith_count_0\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:dith_count_0\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:reset\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:status_6\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:status_4\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cmp2\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:final_kill_reg\\R\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:final_kill_reg\\S\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:cs_addr_0\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:pwm1_i\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:pwm2_i\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_23\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_22\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_21\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_20\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_19\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_18\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_17\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_16\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_15\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_14\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_13\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_12\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_11\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_10\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_9\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_8\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_7\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_6\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_5\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_4\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_3\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_2\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_2035
Aliasing tmpOE__Motor_Left_Forward_net_0 to Net_2035
Aliasing tmpOE__Motor_Left_Backward_net_0 to Net_2035
Aliasing tmpOE__Motor_Right_Backward_net_0 to Net_2035
Aliasing tmpOE__Motor_Right_Forward_net_0 to Net_2035
Aliasing \Motor_Left_Control:clk\ to \control_led:clk\
Aliasing \Motor_Left_Control:rst\ to \control_led:clk\
Aliasing \Motor_Right_Control:clk\ to \control_led:clk\
Aliasing \Motor_Right_Control:rst\ to \control_led:clk\
Aliasing \MODULE_10:g1:a0:gx:u0:aeqb_0\ to Net_2035
Aliasing \UART_1:BUART:reset_reg\\D\ to \control_led:clk\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \control_led:clk\
Aliasing AMuxHw_1_Decoder_old_id_0D to \MODULE_10:g1:a0:newa_0\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\\D\ to \control_led:clk\
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\\D\ to \control_led:clk\
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Motor_Left_Driver:PWMUDB:min_kill_reg\\D\ to Net_2035
Aliasing \Motor_Left_Driver:PWMUDB:prevCapture\\D\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:trig_last\\D\ to \control_led:clk\
Aliasing \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\D\ to Net_2035
Aliasing \Motor_Left_Driver:PWMUDB:prevCompare1\\D\ to \Motor_Left_Driver:PWMUDB:pwm_temp\
Aliasing \Motor_Left_Driver:PWMUDB:tc_i_reg\\D\ to \Motor_Left_Driver:PWMUDB:status_2\
Aliasing \Motor_Right_Driver:PWMUDB:min_kill_reg\\D\ to Net_2035
Aliasing \Motor_Right_Driver:PWMUDB:prevCapture\\D\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:trig_last\\D\ to \control_led:clk\
Aliasing \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\D\ to Net_2035
Aliasing \Motor_Right_Driver:PWMUDB:prevCompare1\\D\ to \Motor_Right_Driver:PWMUDB:pwm_temp\
Aliasing \Motor_Right_Driver:PWMUDB:tc_i_reg\\D\ to \Motor_Right_Driver:PWMUDB:status_2\
Removing Lhs of wire \control_led:rst\[1] = \control_led:clk\[0]
Removing Rhs of wire Net_526_1[14] = \control_led:control_out_1\[15]
Removing Rhs of wire Net_526_1[14] = \control_led:control_1\[25]
Removing Rhs of wire Net_526_0[16] = \control_led:control_out_0\[17]
Removing Rhs of wire Net_526_0[16] = \control_led:control_0\[26]
Removing Rhs of wire Net_617[33] = \demux_1:tmp__demux_1_1_reg\[29]
Removing Rhs of wire Net_2063[34] = \demux_1:tmp__demux_1_2_reg\[30]
Removing Rhs of wire Net_619[35] = \demux_1:tmp__demux_1_3_reg\[31]
Removing Lhs of wire tmpOE__Tx_1_net_0[37] = Net_2035[28]
Removing Rhs of wire zero[42] = \control_led:clk\[0]
Removing Lhs of wire one[43] = Net_2035[28]
Removing Lhs of wire tmpOE__Rx_1_net_0[46] = Net_2035[28]
Removing Lhs of wire \UART_1:Net_61\[53] = \UART_1:Net_9\[52]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[57] = zero[42]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[58] = zero[42]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[59] = zero[42]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[60] = zero[42]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[61] = zero[42]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[62] = zero[42]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[63] = zero[42]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[64] = zero[42]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[75] = \UART_1:BUART:tx_bitclk_dp\[111]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[121] = \UART_1:BUART:tx_counter_dp\[112]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[122] = zero[42]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[123] = zero[42]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[124] = zero[42]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[126] = \UART_1:BUART:tx_fifo_empty\[89]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[128] = \UART_1:BUART:tx_fifo_notfull\[88]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[188] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[195] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[206]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[197] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[198] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[199] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[237]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[200] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[201]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[201] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[202] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[203]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[203] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[209] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[210] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[211] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[212] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[213] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[214] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[215] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[216] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[217] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[218] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[219] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[220] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[225] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[226] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[227] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[228] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[229] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[230] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[231] = \UART_1:BUART:pollcount_1\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[232] = \UART_1:BUART:pollcount_0\[196]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[233] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[234] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[241] = zero[42]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[242] = \UART_1:BUART:rx_parity_error_status\[243]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[244] = \UART_1:BUART:rx_stop_bit_error\[245]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[255] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[304]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[259] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[326]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[260] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[261] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[262] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[263] = \UART_1:BUART:sRX:MODIN4_6\[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[264] = \UART_1:BUART:rx_count_6\[183]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[265] = \UART_1:BUART:sRX:MODIN4_5\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[266] = \UART_1:BUART:rx_count_5\[184]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[267] = \UART_1:BUART:sRX:MODIN4_4\[268]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[268] = \UART_1:BUART:rx_count_4\[185]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[269] = \UART_1:BUART:sRX:MODIN4_3\[270]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[270] = \UART_1:BUART:rx_count_3\[186]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[271] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[272] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[273] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[274] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[275] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[276] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[277] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[278] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[279] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[280] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[281] = \UART_1:BUART:rx_count_6\[183]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[282] = \UART_1:BUART:rx_count_5\[184]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[283] = \UART_1:BUART:rx_count_4\[185]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[284] = \UART_1:BUART:rx_count_3\[186]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[285] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[286] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[287] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[288] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[289] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[290] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[291] = zero[42]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[306] = \UART_1:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[307] = \UART_1:BUART:rx_parity_bit\[258]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[308] = \UART_1:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[309] = \UART_1:BUART:rx_parity_bit\[258]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[310] = \UART_1:BUART:rx_postpoll\[142]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[311] = \UART_1:BUART:rx_parity_bit\[258]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[313] = Net_2035[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[314] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[312]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[315] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[312]
Removing Lhs of wire AMuxHw_1_Decoder_enable[338] = Net_2035[28]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[340] = \MODULE_10:g1:a0:xeq\[2059]
Removing Rhs of wire Net_608[342] = \control_photodiode:control_out_0\[830]
Removing Rhs of wire Net_608[342] = \control_photodiode:control_0\[853]
Removing Lhs of wire tmpOE__RGB_Blue_net_0[350] = Net_2035[28]
Removing Lhs of wire tmpOE__Photo_Diode_2_net_0[357] = Net_2035[28]
Removing Lhs of wire tmpOE__RGB_Red_net_0[363] = Net_2035[28]
Removing Lhs of wire tmpOE__RGB_Green_net_0[370] = Net_2035[28]
Removing Lhs of wire tmpOE__LED_Red_net_0[377] = Net_2035[28]
Removing Lhs of wire tmpOE__LED_Green_net_0[384] = Net_2035[28]
Removing Lhs of wire \IDAC8_1:Net_125\[391] = zero[42]
Removing Lhs of wire \IDAC8_1:Net_158\[392] = zero[42]
Removing Lhs of wire \IDAC8_1:Net_123\[393] = zero[42]
Removing Lhs of wire \IDAC8_1:Net_194\[397] = zero[42]
Removing Lhs of wire \IDAC8_1:Net_195\[398] = zero[42]
Removing Rhs of wire Net_122[406] = \Timer_1:Net_55\[407]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[423] = \Timer_1:TimerUDB:control_7\[415]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[425] = Net_2035[28]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[426] = zero[42]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[429] = \Timer_1:TimerUDB:control_1\[421]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[430] = \Timer_1:TimerUDB:control_0\[422]
Removing Rhs of wire Net_126[432] = \mux_1:tmp__mux_1_reg\[676]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[435] = \Timer_1:TimerUDB:runmode_enable\[509]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[436] = \Timer_1:TimerUDB:hwEnable_reg\[437]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[439] = Net_2035[28]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[441] = \Timer_1:TimerUDB:status_tc\[438]
Removing Rhs of wire Net_124[447] = \mux_2:tmp__mux_2_reg\[680]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_7\[448] = \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[487]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_1\[449] = \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\[504]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_0\[451] = \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\[505]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[453] = \Timer_1:TimerUDB:capt_int_temp\[452]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\[454] = \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\[455]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\[455] = \Timer_1:TimerUDB:int_capt_count_1\[446]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\[456] = \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\[457]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\[457] = \Timer_1:TimerUDB:int_capt_count_0\[450]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\[458] = \Timer_1:TimerUDB:sIntCapCount:MODIN6_1\[459]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN6_1\[459] = \Timer_1:TimerUDB:control_1\[421]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\[460] = \Timer_1:TimerUDB:sIntCapCount:MODIN6_0\[461]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN6_0\[461] = \Timer_1:TimerUDB:control_0\[422]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\[462] = \Timer_1:TimerUDB:int_capt_count_1\[446]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\[463] = \Timer_1:TimerUDB:int_capt_count_0\[450]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\[464] = \Timer_1:TimerUDB:control_1\[421]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\[465] = \Timer_1:TimerUDB:control_0\[422]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\[466] = \Timer_1:TimerUDB:int_capt_count_1\[446]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\[467] = \Timer_1:TimerUDB:int_capt_count_0\[450]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\[468] = \Timer_1:TimerUDB:control_1\[421]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\[469] = \Timer_1:TimerUDB:control_0\[422]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\[472] = Net_2035[28]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\[473] = \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\[471]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\[475] = \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\[474]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\[487] = \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\[476]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\[498] = \Timer_1:TimerUDB:int_capt_count_1\[446]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN7_1\[499] = \Timer_1:TimerUDB:int_capt_count_1\[446]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\[500] = \Timer_1:TimerUDB:int_capt_count_0\[450]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN7_0\[501] = \Timer_1:TimerUDB:int_capt_count_0\[450]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[507] = Net_2035[28]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[508] = Net_2035[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[512] = zero[42]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[513] = zero[42]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[514] = zero[42]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[515] = \Timer_1:TimerUDB:status_tc\[438]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[516] = \Timer_1:TimerUDB:capt_int_temp\[452]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[517] = \Timer_1:TimerUDB:fifo_full\[518]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[519] = \Timer_1:TimerUDB:fifo_nempty\[520]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[522] = Net_124[447]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[523] = \Timer_1:TimerUDB:trig_reg\[511]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[524] = \Timer_1:TimerUDB:per_zero\[440]
Removing Lhs of wire tmpOE__Trigger_1_net_0[608] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_1_net_0[614] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_6_net_0[621] = Net_2035[28]
Removing Lhs of wire Net_154[626] = zero[42]
Removing Lhs of wire Net_153[627] = zero[42]
Removing Lhs of wire tmpOE__Trigger_2_net_0[629] = Net_2035[28]
Removing Lhs of wire tmpOE__Trigger_3_net_0[635] = Net_2035[28]
Removing Lhs of wire tmpOE__Trigger_4_net_0[641] = Net_2035[28]
Removing Lhs of wire tmpOE__Trigger_5_net_0[647] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_2_net_0[653] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_3_net_0[659] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_4_net_0[665] = Net_2035[28]
Removing Lhs of wire tmpOE__Echo_5_net_0[671] = Net_2035[28]
Removing Rhs of wire Net_155_2[677] = \Ultrasonic_Mux_Control:control_out_2\[696]
Removing Rhs of wire Net_155_2[677] = \Ultrasonic_Mux_Control:control_2\[705]
Removing Rhs of wire Net_155_1[678] = \Ultrasonic_Mux_Control:control_out_1\[697]
Removing Rhs of wire Net_155_1[678] = \Ultrasonic_Mux_Control:control_1\[706]
Removing Rhs of wire Net_155_0[679] = \Ultrasonic_Mux_Control:control_out_0\[698]
Removing Rhs of wire Net_155_0[679] = \Ultrasonic_Mux_Control:control_0\[707]
Removing Lhs of wire Net_157[682] = zero[42]
Removing Lhs of wire Net_158[683] = zero[42]
Removing Lhs of wire \Ultrasonic_Mux_Control:clk\[684] = zero[42]
Removing Lhs of wire \Ultrasonic_Mux_Control:rst\[685] = zero[42]
Removing Lhs of wire tmpOE__Trigger_6_net_0[709] = Net_2035[28]
Removing Lhs of wire Net_3852[716] = zero[42]
Removing Lhs of wire Net_3840[717] = zero[42]
Removing Lhs of wire tmpOE__Rack_Servo_net_0[719] = Net_2035[28]
Removing Rhs of wire Net_470[720] = \Rack_Servo_PWM:Net_57\[745]
Removing Lhs of wire tmpOE__Gripper_Servo_net_0[726] = Net_2035[28]
Removing Rhs of wire Net_442[727] = \Gripper_Servo_PWM:Net_57\[736]
Removing Lhs of wire \Gripper_Servo_PWM:Net_107\[733] = zero[42]
Removing Lhs of wire \Gripper_Servo_PWM:Net_113\[734] = Net_2035[28]
Removing Lhs of wire \Rack_Servo_PWM:Net_107\[742] = zero[42]
Removing Lhs of wire \Rack_Servo_PWM:Net_113\[743] = Net_2035[28]
Removing Rhs of wire \ADC:Net_488\[758] = \ADC:Net_250\[794]
Removing Lhs of wire \ADC:Net_481\[761] = zero[42]
Removing Lhs of wire \ADC:Net_482\[762] = zero[42]
Removing Lhs of wire \ADC:Net_252\[796] = zero[42]
Removing Lhs of wire \ADC:soc\[798] = Net_2035[28]
Removing Lhs of wire tmpOE__Photo_Diode_1_net_0[802] = Net_2035[28]
Removing Lhs of wire tmpOE__LED_Blue_net_0[808] = Net_2035[28]
Removing Lhs of wire \TIA_1:Net_37\[815] = zero[42]
Removing Lhs of wire \TIA_1:Net_52\[816] = zero[42]
Removing Lhs of wire \TIA_1:Net_38\[817] = zero[42]
Removing Lhs of wire \TIA_1:Net_39\[818] = zero[42]
Removing Lhs of wire tmpOE__Pin_Start_net_0[821] = Net_2035[28]
Removing Rhs of wire Net_2086[825] = \demux_2:tmp__demux_2_0_reg\[854]
Removing Rhs of wire Net_2092[826] = \demux_3:tmp__demux_3_1_reg\[858]
Removing Rhs of wire Net_2082[827] = \demux_3:tmp__demux_3_0_reg\[857]
Removing Lhs of wire \control_photodiode:clk\[828] = zero[42]
Removing Lhs of wire \control_photodiode:rst\[829] = zero[42]
Removing Rhs of wire Net_2094[856] = \demux_2:tmp__demux_2_1_reg\[855]
Removing Rhs of wire Net_2090[861] = \demux_4:tmp__demux_4_0_reg\[859]
Removing Rhs of wire Net_2565[862] = \demux_4:tmp__demux_4_1_reg\[860]
Removing Rhs of wire \Motor_Left_Decoder:Net_1275\[877] = \Motor_Left_Decoder:Cnt16:Net_49\[878]
Removing Rhs of wire \Motor_Left_Decoder:Net_1275\[877] = \Motor_Left_Decoder:Cnt16:CounterUDB:tc_reg_i\[935]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:Net_89\[880] = \Motor_Left_Decoder:Net_1251\[881]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\[891] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\[892] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_enable\[904] = \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\[896]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:capt_rising\[906] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:capt_falling\[907] = \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\[905]
Removing Rhs of wire \Motor_Left_Decoder:Net_1260\[911] = \Motor_Left_Decoder:bQuadDec:state_2\[1049]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:final_enable\[913] = \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\[896]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:counter_enable\[914] = \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\[896]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\[915] = \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_status\[916]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\[917] = \Motor_Left_Decoder:Cnt16:CounterUDB:per_zero\[918]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\[919] = \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_status\[920]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\[921] = \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_status\[922]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_4\[923] = \Motor_Left_Decoder:Cnt16:CounterUDB:hwCapture\[909]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\[924] = \Motor_Left_Decoder:Cnt16:CounterUDB:fifo_full\[925]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\[926] = \Motor_Left_Decoder:Cnt16:CounterUDB:fifo_nempty\[927]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\[929] = \Motor_Left_Decoder:Cnt16:CounterUDB:per_FF\[930]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:underflow\[931] = \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\[917]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:tc_i\[934] = \Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\[912]
Removing Rhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\[936] = \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_equal\[937]
Removing Rhs of wire \Motor_Left_Decoder:Net_1264\[940] = \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\[939]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:dp_dir\[944] = \Motor_Left_Decoder:Net_1251\[881]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_2\[945] = \Motor_Left_Decoder:Net_1251\[881]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_1\[946] = \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\[943]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_0\[947] = \Motor_Left_Decoder:Cnt16:CounterUDB:reload\[910]
Removing Lhs of wire \Motor_Left_Decoder:Net_1290\[1024] = \Motor_Left_Decoder:Net_1275\[877]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:index_filt\[1047] = \Motor_Left_Decoder:Net_1232\[1048]
Removing Lhs of wire \Motor_Left_Decoder:Net_1232\[1048] = Net_2035[28]
Removing Rhs of wire \Motor_Left_Decoder:bQuadDec:error\[1050] = \Motor_Left_Decoder:bQuadDec:state_3\[1051]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_0\[1054] = \Motor_Left_Decoder:Net_530\[1055]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_1\[1056] = \Motor_Left_Decoder:Net_611\[1057]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_2\[1058] = \Motor_Left_Decoder:Net_1260\[911]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_3\[1059] = \Motor_Left_Decoder:bQuadDec:error\[1050]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_4\[1060] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_5\[1061] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:bQuadDec:status_6\[1062] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:Net_1229\[1067] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Decoder:Net_1272\[1068] = \Motor_Left_Decoder:Net_1264\[940]
Removing Rhs of wire \Motor_Right_Decoder:Net_1275\[1072] = \Motor_Right_Decoder:Cnt16:Net_49\[1073]
Removing Rhs of wire \Motor_Right_Decoder:Net_1275\[1072] = \Motor_Right_Decoder:Cnt16:CounterUDB:tc_reg_i\[1129]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:Net_89\[1075] = \Motor_Right_Decoder:Net_1251\[1076]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\[1085] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\[1086] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_enable\[1098] = \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\[1090]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:capt_rising\[1100] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:capt_falling\[1101] = \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\[1099]
Removing Rhs of wire \Motor_Right_Decoder:Net_1260\[1105] = \Motor_Right_Decoder:bQuadDec:state_2\[1243]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:final_enable\[1107] = \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\[1090]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:counter_enable\[1108] = \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\[1090]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\[1109] = \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_status\[1110]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\[1111] = \Motor_Right_Decoder:Cnt16:CounterUDB:per_zero\[1112]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\[1113] = \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_status\[1114]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\[1115] = \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_status\[1116]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_4\[1117] = \Motor_Right_Decoder:Cnt16:CounterUDB:hwCapture\[1103]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\[1118] = \Motor_Right_Decoder:Cnt16:CounterUDB:fifo_full\[1119]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\[1120] = \Motor_Right_Decoder:Cnt16:CounterUDB:fifo_nempty\[1121]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\[1123] = \Motor_Right_Decoder:Cnt16:CounterUDB:per_FF\[1124]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:underflow\[1125] = \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\[1111]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:tc_i\[1128] = \Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\[1106]
Removing Rhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\[1130] = \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_equal\[1131]
Removing Rhs of wire \Motor_Right_Decoder:Net_1264\[1134] = \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\[1133]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:dp_dir\[1138] = \Motor_Right_Decoder:Net_1251\[1076]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_2\[1139] = \Motor_Right_Decoder:Net_1251\[1076]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_1\[1140] = \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\[1137]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_0\[1141] = \Motor_Right_Decoder:Cnt16:CounterUDB:reload\[1104]
Removing Lhs of wire \Motor_Right_Decoder:Net_1290\[1218] = \Motor_Right_Decoder:Net_1275\[1072]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:index_filt\[1241] = \Motor_Right_Decoder:Net_1232\[1242]
Removing Lhs of wire \Motor_Right_Decoder:Net_1232\[1242] = Net_2035[28]
Removing Rhs of wire \Motor_Right_Decoder:bQuadDec:error\[1244] = \Motor_Right_Decoder:bQuadDec:state_3\[1245]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_0\[1248] = \Motor_Right_Decoder:Net_530\[1249]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_1\[1250] = \Motor_Right_Decoder:Net_611\[1251]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_2\[1252] = \Motor_Right_Decoder:Net_1260\[1105]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_3\[1253] = \Motor_Right_Decoder:bQuadDec:error\[1244]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_4\[1254] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_5\[1255] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:bQuadDec:status_6\[1256] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Net_1229\[1261] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Decoder:Net_1272\[1262] = \Motor_Right_Decoder:Net_1264\[1134]
Removing Lhs of wire tmpOE__Motor_Left_Phase_A_net_0[1265] = Net_2035[28]
Removing Lhs of wire tmpOE__Motor_Left_Phase_B_net_0[1270] = Net_2035[28]
Removing Lhs of wire tmpOE__Motor_Right_Phase_A_net_0[1275] = Net_2035[28]
Removing Lhs of wire tmpOE__Motor_Right_Phase_B_net_0[1280] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:ctrl_enable\[1299] = \Motor_Left_Driver:PWMUDB:control_7\[1291]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:hwCapture\[1309] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:hwEnable\[1310] = \Motor_Left_Driver:PWMUDB:control_7\[1291]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:trig_out\[1314] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:runmode_enable\\R\[1316] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:runmode_enable\\S\[1317] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_enable\[1318] = \Motor_Left_Driver:PWMUDB:runmode_enable\[1315]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\R\[1322] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\S\[1323] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:min_kill_reg\\R\[1324] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:min_kill_reg\\S\[1325] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_kill\[1328] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_1\[1332] = \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_1\[1572]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_0\[1334] = \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_0\[1573]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:dith_count_1\\R\[1335] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:dith_count_1\\S\[1336] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:dith_count_0\\R\[1337] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:dith_count_0\\S\[1338] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:reset\[1341] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:status_6\[1342] = zero[42]
Removing Rhs of wire \Motor_Left_Driver:PWMUDB:status_5\[1343] = \Motor_Left_Driver:PWMUDB:final_kill_reg\[1357]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:status_4\[1344] = zero[42]
Removing Rhs of wire \Motor_Left_Driver:PWMUDB:status_3\[1345] = \Motor_Left_Driver:PWMUDB:fifo_full\[1364]
Removing Rhs of wire \Motor_Left_Driver:PWMUDB:status_1\[1347] = \Motor_Left_Driver:PWMUDB:cmp2_status_reg\[1356]
Removing Rhs of wire \Motor_Left_Driver:PWMUDB:status_0\[1348] = \Motor_Left_Driver:PWMUDB:cmp1_status_reg\[1355]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp2_status\[1353] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp2\[1354] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\R\[1358] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\S\[1359] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\R\[1360] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\S\[1361] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_kill_reg\\R\[1362] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_kill_reg\\S\[1363] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cs_addr_2\[1365] = \Motor_Left_Driver:PWMUDB:tc_i\[1320]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cs_addr_1\[1366] = \Motor_Left_Driver:PWMUDB:runmode_enable\[1315]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cs_addr_0\[1367] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:compare1\[1400] = \Motor_Left_Driver:PWMUDB:cmp1_less\[1371]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm1_i\[1405] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm2_i\[1407] = zero[42]
Removing Rhs of wire \Motor_Left_Driver:Net_96\[1410] = \Motor_Left_Driver:PWMUDB:pwm_i_reg\[1402]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm_temp\[1413] = \Motor_Left_Driver:PWMUDB:cmp1\[1351]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_23\[1454] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_22\[1455] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_21\[1456] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_20\[1457] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_19\[1458] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_18\[1459] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_17\[1460] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_16\[1461] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_15\[1462] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_14\[1463] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_13\[1464] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_12\[1465] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_11\[1466] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_10\[1467] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_9\[1468] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_8\[1469] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_7\[1470] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_6\[1471] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_5\[1472] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_4\[1473] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_3\[1474] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_2\[1475] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_1\[1476] = \Motor_Left_Driver:PWMUDB:MODIN8_1\[1477]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODIN8_1\[1477] = \Motor_Left_Driver:PWMUDB:dith_count_1\[1331]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_0\[1478] = \Motor_Left_Driver:PWMUDB:MODIN8_0\[1479]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODIN8_0\[1479] = \Motor_Left_Driver:PWMUDB:dith_count_0\[1333]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1611] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1612] = Net_2035[28]
Removing Rhs of wire Net_3718[1613] = \Motor_Left_Driver:Net_96\[1410]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:ctrl_enable\[1632] = \Motor_Right_Driver:PWMUDB:control_7\[1624]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:hwCapture\[1642] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:hwEnable\[1643] = \Motor_Right_Driver:PWMUDB:control_7\[1624]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:trig_out\[1647] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:runmode_enable\\R\[1649] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:runmode_enable\\S\[1650] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_enable\[1651] = \Motor_Right_Driver:PWMUDB:runmode_enable\[1648]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\R\[1655] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\S\[1656] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:min_kill_reg\\R\[1657] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:min_kill_reg\\S\[1658] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_kill\[1661] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_1\[1665] = \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_1\[1905]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_0\[1667] = \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_0\[1906]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:dith_count_1\\R\[1668] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:dith_count_1\\S\[1669] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:dith_count_0\\R\[1670] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:dith_count_0\\S\[1671] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:reset\[1674] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:status_6\[1675] = zero[42]
Removing Rhs of wire \Motor_Right_Driver:PWMUDB:status_5\[1676] = \Motor_Right_Driver:PWMUDB:final_kill_reg\[1690]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:status_4\[1677] = zero[42]
Removing Rhs of wire \Motor_Right_Driver:PWMUDB:status_3\[1678] = \Motor_Right_Driver:PWMUDB:fifo_full\[1697]
Removing Rhs of wire \Motor_Right_Driver:PWMUDB:status_1\[1680] = \Motor_Right_Driver:PWMUDB:cmp2_status_reg\[1689]
Removing Rhs of wire \Motor_Right_Driver:PWMUDB:status_0\[1681] = \Motor_Right_Driver:PWMUDB:cmp1_status_reg\[1688]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp2_status\[1686] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp2\[1687] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\R\[1691] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\S\[1692] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\R\[1693] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\S\[1694] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_kill_reg\\R\[1695] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_kill_reg\\S\[1696] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cs_addr_2\[1698] = \Motor_Right_Driver:PWMUDB:tc_i\[1653]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cs_addr_1\[1699] = \Motor_Right_Driver:PWMUDB:runmode_enable\[1648]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cs_addr_0\[1700] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:compare1\[1733] = \Motor_Right_Driver:PWMUDB:cmp1_less\[1704]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm1_i\[1738] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm2_i\[1740] = zero[42]
Removing Rhs of wire \Motor_Right_Driver:Net_96\[1743] = \Motor_Right_Driver:PWMUDB:pwm_i_reg\[1735]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm_temp\[1746] = \Motor_Right_Driver:PWMUDB:cmp1\[1684]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_23\[1787] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_22\[1788] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_21\[1789] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_20\[1790] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_19\[1791] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_18\[1792] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_17\[1793] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_16\[1794] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_15\[1795] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_14\[1796] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_13\[1797] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_12\[1798] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_11\[1799] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_10\[1800] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_9\[1801] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_8\[1802] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_7\[1803] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_6\[1804] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_5\[1805] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_4\[1806] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_3\[1807] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_2\[1808] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_1\[1809] = \Motor_Right_Driver:PWMUDB:MODIN9_1\[1810]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODIN9_1\[1810] = \Motor_Right_Driver:PWMUDB:dith_count_1\[1664]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_0\[1811] = \Motor_Right_Driver:PWMUDB:MODIN9_0\[1812]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODIN9_0\[1812] = \Motor_Right_Driver:PWMUDB:dith_count_0\[1666]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1944] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1945] = Net_2035[28]
Removing Rhs of wire Net_3725[1946] = \Motor_Right_Driver:Net_96\[1743]
Removing Lhs of wire tmpOE__Motor_Left_Forward_net_0[1953] = Net_2035[28]
Removing Rhs of wire Net_3714[1954] = \demux_5:tmp__demux_5_0_reg\[2008]
Removing Lhs of wire tmpOE__Motor_Left_Backward_net_0[1960] = Net_2035[28]
Removing Rhs of wire Net_3683[1961] = \demux_5:tmp__demux_5_1_reg\[2009]
Removing Lhs of wire tmpOE__Motor_Right_Backward_net_0[1967] = Net_2035[28]
Removing Rhs of wire Net_3673[1968] = \demux_6:tmp__demux_6_1_reg\[2012]
Removing Lhs of wire tmpOE__Motor_Right_Forward_net_0[1974] = Net_2035[28]
Removing Rhs of wire Net_3707[1975] = \demux_6:tmp__demux_6_0_reg\[2010]
Removing Lhs of wire \Motor_Left_Control:clk\[1981] = zero[42]
Removing Lhs of wire \Motor_Left_Control:rst\[1982] = zero[42]
Removing Rhs of wire Net_3721[1983] = \Motor_Left_Control:control_out_0\[1984]
Removing Rhs of wire Net_3721[1983] = \Motor_Left_Control:control_0\[2007]
Removing Rhs of wire Net_3726[2011] = \Motor_Right_Control:control_out_0\[2015]
Removing Rhs of wire Net_3726[2011] = \Motor_Right_Control:control_0\[2038]
Removing Lhs of wire \Motor_Right_Control:clk\[2013] = zero[42]
Removing Lhs of wire \Motor_Right_Control:rst\[2014] = zero[42]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[2039] = Net_608[342]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[2040] = MODIN10_0[2041]
Removing Lhs of wire MODIN10_0[2041] = AMuxHw_1_Decoder_old_id_0[341]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[2042] = Net_608[342]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[2043] = AMuxHw_1_Decoder_old_id_0[341]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[2044] = Net_608[342]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[2045] = AMuxHw_1_Decoder_old_id_0[341]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:aeqb_0\[2047] = Net_2035[28]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eq_0\[2048] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[2046]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eqi_0\[2049] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[2046]
Removing Rhs of wire \MODULE_10:g1:a0:xeq\[2059] = \MODULE_10:g1:a0:gx:u0:aeqb_1\[2050]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2070] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2085] = \UART_1:BUART:rx_bitclk_pre\[177]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2094] = \UART_1:BUART:rx_parity_error_pre\[253]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2095] = zero[42]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2099] = Net_608[342]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2102] = Net_126[432]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2103] = \Timer_1:TimerUDB:hwEnable\[443]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2104] = \Timer_1:TimerUDB:status_tc\[438]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2105] = \Timer_1:TimerUDB:capt_fifo_load\[434]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\\D\[2112] = zero[42]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\\D\[2113] = \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\[929]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\\D\[2114] = \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\[917]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:tc_reg_i\\D\[2115] = \Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\[912]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\\D\[2116] = \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\[936]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2117] = \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\[936]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\\D\[2118] = \Motor_Left_Decoder:Net_1203\[942]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\\D\[2127] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\\D\[2128] = \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\[1123]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\\D\[2129] = \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\[1111]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:tc_reg_i\\D\[2130] = \Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\[1106]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\\D\[2131] = \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\[1130]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2132] = \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\[1130]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\\D\[2133] = \Motor_Right_Decoder:Net_1203\[1136]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:min_kill_reg\\D\[2141] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:prevCapture\\D\[2142] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:trig_last\\D\[2143] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\D\[2146] = Net_2035[28]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:prevCompare1\\D\[2149] = \Motor_Left_Driver:PWMUDB:cmp1\[1351]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\D\[2150] = \Motor_Left_Driver:PWMUDB:cmp1_status\[1352]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\D\[2151] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm_i_reg\\D\[2153] = \Motor_Left_Driver:PWMUDB:pwm_i\[1403]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm1_i_reg\\D\[2154] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:pwm2_i_reg\\D\[2155] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:tc_i_reg\\D\[2156] = \Motor_Left_Driver:PWMUDB:status_2\[1346]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:min_kill_reg\\D\[2157] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:prevCapture\\D\[2158] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:trig_last\\D\[2159] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\D\[2162] = Net_2035[28]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:prevCompare1\\D\[2165] = \Motor_Right_Driver:PWMUDB:cmp1\[1684]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\D\[2166] = \Motor_Right_Driver:PWMUDB:cmp1_status\[1685]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\D\[2167] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm_i_reg\\D\[2169] = \Motor_Right_Driver:PWMUDB:pwm_i\[1736]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm1_i_reg\\D\[2170] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:pwm2_i_reg\\D\[2171] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:tc_i_reg\\D\[2172] = \Motor_Right_Driver:PWMUDB:status_2\[1679]

------------------------------------------------------
Aliased 0 equations, 522 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2035' (cost = 0):
Net_2035 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_617' (cost = 2):
Net_617 <= ((not Net_526_1 and Net_526_0));

Note:  Expanding virtual equation for 'Net_2063' (cost = 2):
Net_2063 <= ((not Net_526_0 and Net_526_1));

Note:  Expanding virtual equation for 'Net_619' (cost = 2):
Net_619 <= ((Net_526_1 and Net_526_0));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_2094' (cost = 3):
Net_2094 <= ((Net_526_1 and Net_526_0 and Net_608));

Note:  Expanding virtual equation for 'Net_2565' (cost = 3):
Net_2565 <= ((not Net_526_1 and Net_526_0 and Net_608));

Note:  Expanding virtual equation for 'Net_2092' (cost = 3):
Net_2092 <= ((not Net_526_0 and Net_526_1 and Net_608));

Note:  Expanding virtual equation for 'Net_2090' (cost = 3):
Net_2090 <= ((not Net_526_1 and not Net_608 and Net_526_0));

Note:  Expanding virtual equation for 'Net_2082' (cost = 3):
Net_2082 <= ((not Net_526_0 and not Net_608 and Net_526_1));

Note:  Expanding virtual equation for 'Net_126' (cost = 42):
Net_126 <= ((not Net_155_2 and not Net_155_1 and not Net_155_0 and Net_130)
	OR (not Net_155_1 and not Net_155_0 and Net_151 and Net_155_2)
	OR (not Net_155_2 and not Net_155_0 and Net_149 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and Net_148 and Net_155_0)
	OR (not Net_155_1 and Net_152 and Net_155_2 and Net_155_0)
	OR (not Net_155_2 and Net_150 and Net_155_1 and Net_155_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:hwEnable\' (cost = 24):
\Timer_1:TimerUDB:hwEnable\ <= ((not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_130)
	OR (not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_151 and Net_155_2)
	OR (not Net_155_2 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_149 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_148 and Net_155_0)
	OR (not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_152 and Net_155_2 and Net_155_0)
	OR (not Net_155_2 and \Timer_1:TimerUDB:control_7\ and Net_150 and Net_155_1 and Net_155_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:status_tc\' (cost = 52):
\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:run_mode\ and \Timer_1:TimerUDB:per_zero\));

Note:  Virtual signal Net_124 with ( cost: 160 or cost_inv: 8)  > 90 or with size: 6 > 102 has been made a (soft) node.
Net_124 <= ((not Net_155_1 and Net_155_2 and Net_155_0 and Net_156)
	OR (not Net_155_2 and not Net_155_1 and not Net_155_0 and Net_129)
	OR (not Net_155_1 and not Net_155_0 and Net_147 and Net_155_2)
	OR (not Net_155_2 and not Net_155_0 and Net_145 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and Net_144 and Net_155_0)
	OR (not Net_155_2 and Net_146 and Net_155_1 and Net_155_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (\Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\' (cost = 60):
\Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for 'Net_2086' (cost = 3):
Net_2086 <= ((not Net_608 and Net_526_1 and Net_526_0));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Motor_Left_Decoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\ <= (\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Motor_Left_Decoder:bQuadDec:A_j\' (cost = 1):
\Motor_Left_Decoder:bQuadDec:A_j\ <= ((\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:bQuadDec:A_k\' (cost = 3):
\Motor_Left_Decoder:bQuadDec:A_k\ <= ((not \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ and not \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ and not \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:bQuadDec:B_j\' (cost = 1):
\Motor_Left_Decoder:bQuadDec:B_j\ <= ((\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:bQuadDec:B_k\' (cost = 3):
\Motor_Left_Decoder:bQuadDec:B_k\ <= ((not \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ and not \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ and not \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:Net_1151\' (cost = 0):
\Motor_Left_Decoder:Net_1151\ <= (not \Motor_Left_Decoder:Net_1251\);

Note:  Expanding virtual equation for '\Motor_Left_Decoder:Net_1287\' (cost = 0):
\Motor_Left_Decoder:Net_1287\ <= (not \Motor_Left_Decoder:Net_1264\);

Note:  Expanding virtual equation for '\Motor_Right_Decoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Motor_Right_Decoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\ <= (\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Motor_Right_Decoder:bQuadDec:A_j\' (cost = 1):
\Motor_Right_Decoder:bQuadDec:A_j\ <= ((\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Right_Decoder:bQuadDec:A_k\' (cost = 3):
\Motor_Right_Decoder:bQuadDec:A_k\ <= ((not \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ and not \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ and not \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Right_Decoder:bQuadDec:B_j\' (cost = 1):
\Motor_Right_Decoder:bQuadDec:B_j\ <= ((\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Right_Decoder:bQuadDec:B_k\' (cost = 3):
\Motor_Right_Decoder:bQuadDec:B_k\ <= ((not \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ and not \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ and not \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Motor_Right_Decoder:Net_1151\' (cost = 0):
\Motor_Right_Decoder:Net_1151\ <= (not \Motor_Right_Decoder:Net_1251\);

Note:  Expanding virtual equation for '\Motor_Right_Decoder:Net_1287\' (cost = 0):
\Motor_Right_Decoder:Net_1287\ <= (not \Motor_Right_Decoder:Net_1264\);

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:cmp1\' (cost = 0):
\Motor_Left_Driver:PWMUDB:cmp1\ <= (\Motor_Left_Driver:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_Left_Driver:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Motor_Left_Driver:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_Left_Driver:PWMUDB:dith_count_1\ and \Motor_Left_Driver:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:cmp1\' (cost = 0):
\Motor_Right_Driver:PWMUDB:cmp1\ <= (\Motor_Right_Driver:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_Right_Driver:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \Motor_Right_Driver:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_Right_Driver:PWMUDB:dith_count_1\ and \Motor_Right_Driver:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_608)
	OR (AMuxHw_1_Decoder_old_id_0 and Net_608));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:xeq\' (cost = 2):
\MODULE_10:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_608)
	OR (AMuxHw_1_Decoder_old_id_0 and Net_608));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 7):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not Net_152 and \Timer_1:TimerUDB:capture_last\ and Net_155_2 and Net_155_0)
	OR (\Timer_1:TimerUDB:capture_last\ and Net_155_2 and Net_155_1)
	OR (not Net_151 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and Net_155_2)
	OR (not Net_150 and \Timer_1:TimerUDB:capture_last\ and Net_155_1 and Net_155_0)
	OR (not Net_149 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and Net_155_1)
	OR (not Net_148 and not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:capture_last\ and Net_155_0)
	OR (not Net_130 and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\));

Note:  Virtual signal \Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 94 or cost_inv: 12)  > 90 or with size: 7 > 102 has been made a (soft) node.
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not Net_152 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2 and Net_155_0)
	OR (\Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2 and Net_155_1)
	OR (not Net_151 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2)
	OR (not Net_150 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_1 and Net_155_0)
	OR (not Net_149 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_1)
	OR (not Net_148 and not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_0)
	OR (not Net_130 and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\' (cost = 8):
\Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Motor_Left_Decoder:Net_1248\' (cost = 2):
\Motor_Left_Decoder:Net_1248\ <= ((not \Motor_Left_Decoder:Net_1264\ and \Motor_Left_Decoder:Net_1275\));

Note:  Expanding virtual equation for '\Motor_Right_Decoder:Net_1248\' (cost = 2):
\Motor_Right_Decoder:Net_1248\ <= ((not \Motor_Right_Decoder:Net_1264\ and \Motor_Right_Decoder:Net_1275\));

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Motor_Left_Driver:PWMUDB:dith_count_0\ and \Motor_Left_Driver:PWMUDB:dith_count_1\)
	OR (not \Motor_Left_Driver:PWMUDB:dith_count_1\ and \Motor_Left_Driver:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \Motor_Right_Driver:PWMUDB:dith_count_0\ and \Motor_Right_Driver:PWMUDB:dith_count_1\)
	OR (not \Motor_Right_Driver:PWMUDB:dith_count_1\ and \Motor_Right_Driver:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_553 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_553 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_553 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_553 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_553 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_is_active' (cost = 4):
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_608)
	OR (AMuxHw_1_Decoder_old_id_0 and Net_608));

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 122 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Motor_Left_Decoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Motor_Right_Decoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Motor_Left_Driver:PWMUDB:final_capture\ to zero
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor_Right_Driver:PWMUDB:final_capture\ to zero
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Motor_Left_Driver:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor_Right_Driver:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[141] = \UART_1:BUART:rx_bitclk\[189]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[239] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[248] = zero[42]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[511] = \Timer_1:TimerUDB:timer_enable\[435]
Removing Lhs of wire \Motor_Left_Decoder:Cnt16:CounterUDB:hwCapture\[909] = zero[42]
Removing Lhs of wire \Motor_Right_Decoder:Cnt16:CounterUDB:hwCapture\[1103] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_capture\[1369] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1582] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1592] = zero[42]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1602] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_capture\[1702] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1915] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1925] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1935] = zero[42]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2077] = \UART_1:BUART:tx_ctrl_mark_last\[132]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2089] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2090] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2092] = zero[42]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2093] = \UART_1:BUART:rx_markspace_pre\[252]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2098] = \UART_1:BUART:rx_parity_bit\[258]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:runmode_enable\\D\[2144] = \Motor_Left_Driver:PWMUDB:control_7\[1291]
Removing Lhs of wire \Motor_Left_Driver:PWMUDB:final_kill_reg\\D\[2152] = zero[42]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:runmode_enable\\D\[2160] = \Motor_Right_Driver:PWMUDB:control_7\[1624]
Removing Lhs of wire \Motor_Right_Driver:PWMUDB:final_kill_reg\\D\[2168] = zero[42]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_553 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_553 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -dcpsoc3 Group17Robot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.769ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 21 October 2019 15:08:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bamcg3\Documents\ECE3091_Group17\Group17RobotReal\Group17Robot.cydsn\Group17Robot.cyprj -d CY8C5888LTI-LP097 Group17Robot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Left_Driver:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Right_Driver:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=6, Signal=Net_2712
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=4, Signal=Net_391
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_6'. Fanout=2, Signal=Net_3199
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Left_Decoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Left_Decoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Left_Decoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Right_Decoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Right_Decoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Right_Decoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Left_Driver:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Right_Driver:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Motor_Right_Decoder:Net_1264\, Duplicate of \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Motor_Right_Decoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Right_Decoder:Net_1264\ (fanout=2)

    Removing \Motor_Left_Decoder:Net_1264\, Duplicate of \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Motor_Left_Decoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Left_Decoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_548 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_553 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Blue(0)__PA ,
            pin_input => Net_2095 ,
            pad => RGB_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Photo_Diode_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Photo_Diode_2(0)__PA ,
            analog_term => Net_598 ,
            pad => Photo_Diode_2(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = RGB_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Red(0)__PA ,
            pin_input => Net_2542 ,
            pad => RGB_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Green(0)__PA ,
            pin_input => Net_2093 ,
            pad => RGB_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Red(0)__PA ,
            pin_input => Net_2091 ,
            pad => LED_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Green(0)__PA ,
            pin_input => Net_2056 ,
            pad => LED_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_1(0)__PA ,
            fb => Net_129 ,
            pad => Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_1(0)__PA ,
            fb => Net_130 ,
            pad => Echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_6(0)__PA ,
            fb => Net_152 ,
            pad => Echo_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_2(0)__PA ,
            fb => Net_144 ,
            pad => Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_3(0)__PA ,
            fb => Net_145 ,
            pad => Trigger_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_4(0)__PA ,
            fb => Net_146 ,
            pad => Trigger_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_5(0)__PA ,
            fb => Net_147 ,
            pad => Trigger_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_2(0)__PA ,
            fb => Net_148 ,
            pad => Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_3(0)__PA ,
            fb => Net_149 ,
            pad => Echo_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_4(0)__PA ,
            fb => Net_150 ,
            pad => Echo_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_5(0)__PA ,
            fb => Net_151 ,
            pad => Echo_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_6(0)__PA ,
            fb => Net_156 ,
            pad => Trigger_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rack_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rack_Servo(0)__PA ,
            pin_input => Net_470 ,
            pad => Rack_Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gripper_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Gripper_Servo(0)__PA ,
            pin_input => Net_442 ,
            pad => Gripper_Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Photo_Diode_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Photo_Diode_1(0)__PA ,
            analog_term => Net_572 ,
            pad => Photo_Diode_1(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = LED_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Blue(0)__PA ,
            pin_input => Net_571 ,
            pad => LED_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Start(0)__PA ,
            fb => Net_1983 ,
            pad => Pin_Start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Phase_A(0)__PA ,
            fb => Net_4590 ,
            pad => Motor_Left_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Phase_B(0)__PA ,
            fb => Net_4589 ,
            pad => Motor_Left_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Phase_A(0)__PA ,
            fb => Net_2714 ,
            pad => Motor_Right_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Phase_B(0)__PA ,
            fb => Net_2715 ,
            pad => Motor_Right_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Forward(0)__PA ,
            pin_input => Net_3714 ,
            pad => Motor_Left_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Backward(0)__PA ,
            pin_input => Net_3683 ,
            pad => Motor_Left_Backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Backward(0)__PA ,
            pin_input => Net_3673 ,
            pad => Motor_Right_Backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Forward(0)__PA ,
            pin_input => Net_3707 ,
            pad => Motor_Right_Forward(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Motor_Right_Decoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_548, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_548 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_553 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_130 * !Net_155_2 * 
              !Net_155_1 * !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_152 * Net_155_2 * 
              Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_148 * !Net_155_2 * 
              !Net_155_1 * Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_149 * Net_155_1 * 
              !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_150 * Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_151 * Net_155_2 * 
              !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * Net_155_2 * Net_155_1
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:run_mode\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_124, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_129 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_144 * !Net_155_2 * !Net_155_1 * Net_155_0
            + Net_145 * !Net_155_2 * Net_155_1 * !Net_155_0
            + Net_146 * !Net_155_2 * Net_155_1 * Net_155_0
            + Net_147 * Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_155_2 * !Net_155_1 * Net_155_0 * Net_156
        );
        Output = Net_124 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_1916, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1983
        );
        Output = Net_1916 (fanout=1)

    MacroCell: Name=Net_571, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * Net_526_0 * !Net_608
        );
        Output = Net_571 (fanout=1)

    MacroCell: Name=Net_2093, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * !Net_526_0 * Net_608
        );
        Output = Net_2093 (fanout=1)

    MacroCell: Name=Net_2056, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * !Net_526_0 * !Net_608
        );
        Output = Net_2056 (fanout=1)

    MacroCell: Name=Net_2095, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * Net_526_0 * Net_608
        );
        Output = Net_2095 (fanout=1)

    MacroCell: Name=Net_2091, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_526_1 * Net_526_0 * !Net_608
        );
        Output = Net_2091 (fanout=1)

    MacroCell: Name=Net_2542, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_526_1 * Net_526_0 * Net_608
        );
        Output = Net_2542 (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Motor_Left_Decoder:Net_1203\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1275\ * \Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Net_530\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1275\ * !\Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Net_611\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Motor_Right_Decoder:Net_1203\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1275\ * \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Net_530\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1275\ * 
              !\Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Net_611\ (fanout=1)

    MacroCell: Name=\Motor_Left_Driver:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Left_Driver:PWMUDB:tc_i\
        );
        Output = \Motor_Left_Driver:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor_Right_Driver:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Right_Driver:PWMUDB:tc_i\
        );
        Output = \Motor_Right_Driver:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_3714, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3718 * !Net_3721
        );
        Output = Net_3714 (fanout=1)

    MacroCell: Name=Net_3683, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3718 * Net_3721
        );
        Output = Net_3683 (fanout=1)

    MacroCell: Name=Net_3707, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3725 * !Net_3726
        );
        Output = Net_3707 (fanout=1)

    MacroCell: Name=Net_3673, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3725 * Net_3726
        );
        Output = Net_3673 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4589
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4590
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2714
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2715
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_553
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_608
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_0 * !Net_608
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_0 * Net_608
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_130 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_152 * Net_155_2 * !Net_155_1 * Net_155_0
            + Net_148 * !Net_155_2 * !Net_155_1 * Net_155_0
            + Net_149 * !Net_155_2 * Net_155_1 * !Net_155_0
            + Net_150 * !Net_155_2 * Net_155_1 * Net_155_0
            + Net_151 * Net_155_2 * !Net_155_1 * !Net_155_0
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \Timer_1:TimerUDB:control_7\ * Net_130 * !Net_155_2 * 
              !Net_155_1 * !Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_152 * Net_155_2 * !Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_148 * !Net_155_2 * 
              !Net_155_1 * Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_149 * !Net_155_2 * Net_155_1 * 
              !Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_150 * !Net_155_2 * Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_151 * Net_155_2 * !Net_155_1 * 
              !Net_155_0
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * !Net_124 * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              !\Timer_1:TimerUDB:timer_enable_split\
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * !Net_124
            + !Net_124 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + \Motor_Left_Decoder:Net_1251_split\
        );
        Output = \Motor_Left_Decoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:timer_enable_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\
            + !Net_130 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + !Net_152 * Net_155_2 * Net_155_0
            + !Net_148 * !Net_155_2 * !Net_155_1 * Net_155_0
            + !Net_149 * Net_155_1 * !Net_155_0
            + !Net_150 * Net_155_1 * Net_155_0
            + !Net_151 * Net_155_2 * !Net_155_0
            + Net_155_2 * Net_155_1
        );
        Output = \Timer_1:TimerUDB:timer_enable_split\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1203\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Motor_Left_Decoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * \Motor_Left_Decoder:Net_1203\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\
            + \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\
            + \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Motor_Left_Decoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:error\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Motor_Left_Decoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\Motor_Right_Decoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + \Motor_Right_Decoder:Net_1251_split\
        );
        Output = \Motor_Right_Decoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Motor_Left_Decoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1203\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Motor_Right_Decoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:Net_1203\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\
            + \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\
            + \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Motor_Right_Decoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:error\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Motor_Right_Decoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\Motor_Left_Driver:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:control_7\
        );
        Output = \Motor_Left_Driver:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor_Left_Driver:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Left_Driver:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_Left_Driver:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Left_Driver:PWMUDB:prevCompare1\ * 
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Left_Driver:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3718, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = Net_3718 (fanout=2)

    MacroCell: Name=\Motor_Right_Driver:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:control_7\
        );
        Output = \Motor_Right_Driver:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor_Right_Driver:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Right_Driver:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_Right_Driver:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Right_Driver:PWMUDB:prevCompare1\ * 
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Right_Driver:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3725, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = Net_3725 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_391 ,
            cs_addr_2 => Net_124 ,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_391 ,
            cs_addr_2 => Net_124 ,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2712 ,
            cs_addr_2 => \Motor_Left_Decoder:Net_1251\ ,
            cs_addr_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2712 ,
            cs_addr_2 => \Motor_Left_Decoder:Net_1251\ ,
            cs_addr_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2712 ,
            cs_addr_2 => \Motor_Right_Decoder:Net_1251\ ,
            cs_addr_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2712 ,
            cs_addr_2 => \Motor_Right_Decoder:Net_1251\ ,
            cs_addr_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3199 ,
            cs_addr_2 => \Motor_Left_Driver:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_Left_Driver:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_Left_Driver:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_Left_Driver:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor_Left_Driver:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3199 ,
            cs_addr_2 => \Motor_Right_Driver:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_Right_Driver:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_Right_Driver:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_Right_Driver:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor_Right_Driver:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_124 ,
            clock => Net_391 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_122 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Motor_Left_Decoder:Net_1260\ ,
            clock => Net_2712 ,
            status_6 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Left_Decoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_2712 ,
            status_3 => \Motor_Left_Decoder:bQuadDec:error\ ,
            status_2 => \Motor_Left_Decoder:Net_1260\ ,
            status_1 => \Motor_Left_Decoder:Net_611\ ,
            status_0 => \Motor_Left_Decoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Motor_Right_Decoder:Net_1260\ ,
            clock => Net_2712 ,
            status_6 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Right_Decoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_2712 ,
            status_3 => \Motor_Right_Decoder:bQuadDec:error\ ,
            status_2 => \Motor_Right_Decoder:Net_1260\ ,
            status_1 => \Motor_Right_Decoder:Net_611\ ,
            status_0 => \Motor_Right_Decoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Left_Driver:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3199 ,
            status_3 => \Motor_Left_Driver:PWMUDB:status_3\ ,
            status_2 => \Motor_Left_Driver:PWMUDB:status_2\ ,
            status_0 => \Motor_Left_Driver:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Right_Driver:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3199 ,
            status_3 => \Motor_Right_Driver:PWMUDB:status_3\ ,
            status_2 => \Motor_Right_Driver:PWMUDB:status_2\ ,
            status_0 => \Motor_Right_Driver:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\control_led:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \control_led:control_7\ ,
            control_6 => \control_led:control_6\ ,
            control_5 => \control_led:control_5\ ,
            control_4 => \control_led:control_4\ ,
            control_3 => \control_led:control_3\ ,
            control_2 => \control_led:control_2\ ,
            control_1 => Net_526_1 ,
            control_0 => Net_526_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_391 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Ultrasonic_Mux_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Ultrasonic_Mux_Control:control_7\ ,
            control_6 => \Ultrasonic_Mux_Control:control_6\ ,
            control_5 => \Ultrasonic_Mux_Control:control_5\ ,
            control_4 => \Ultrasonic_Mux_Control:control_4\ ,
            control_3 => \Ultrasonic_Mux_Control:control_3\ ,
            control_2 => Net_155_2 ,
            control_1 => Net_155_1 ,
            control_0 => Net_155_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\control_photodiode:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \control_photodiode:control_7\ ,
            control_6 => \control_photodiode:control_6\ ,
            control_5 => \control_photodiode:control_5\ ,
            control_4 => \control_photodiode:control_4\ ,
            control_3 => \control_photodiode:control_3\ ,
            control_2 => \control_photodiode:control_2\ ,
            control_1 => \control_photodiode:control_1\ ,
            control_0 => Net_608 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2712 ,
            control_7 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2712 ,
            control_7 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3199 ,
            control_7 => \Motor_Left_Driver:PWMUDB:control_7\ ,
            control_6 => \Motor_Left_Driver:PWMUDB:control_6\ ,
            control_5 => \Motor_Left_Driver:PWMUDB:control_5\ ,
            control_4 => \Motor_Left_Driver:PWMUDB:control_4\ ,
            control_3 => \Motor_Left_Driver:PWMUDB:control_3\ ,
            control_2 => \Motor_Left_Driver:PWMUDB:control_2\ ,
            control_1 => \Motor_Left_Driver:PWMUDB:control_1\ ,
            control_0 => \Motor_Left_Driver:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3199 ,
            control_7 => \Motor_Right_Driver:PWMUDB:control_7\ ,
            control_6 => \Motor_Right_Driver:PWMUDB:control_6\ ,
            control_5 => \Motor_Right_Driver:PWMUDB:control_5\ ,
            control_4 => \Motor_Right_Driver:PWMUDB:control_4\ ,
            control_3 => \Motor_Right_Driver:PWMUDB:control_3\ ,
            control_2 => \Motor_Right_Driver:PWMUDB:control_2\ ,
            control_1 => \Motor_Right_Driver:PWMUDB:control_1\ ,
            control_0 => \Motor_Right_Driver:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Left_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Motor_Left_Control:control_7\ ,
            control_6 => \Motor_Left_Control:control_6\ ,
            control_5 => \Motor_Left_Control:control_5\ ,
            control_4 => \Motor_Left_Control:control_4\ ,
            control_3 => \Motor_Left_Control:control_3\ ,
            control_2 => \Motor_Left_Control:control_2\ ,
            control_1 => \Motor_Left_Control:control_1\ ,
            control_0 => Net_3721 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Motor_Right_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Motor_Right_Control:control_7\ ,
            control_6 => \Motor_Right_Control:control_6\ ,
            control_5 => \Motor_Right_Control:control_5\ ,
            control_4 => \Motor_Right_Control:control_4\ ,
            control_3 => \Motor_Right_Control:control_3\ ,
            control_2 => \Motor_Right_Control:control_2\ ,
            control_1 => \Motor_Right_Control:control_1\ ,
            control_0 => Net_3726 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Sonic
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Start
        PORT MAP (
            interrupt => Net_1916 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_585 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   36 :   12 :   48 : 75.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  114 :   78 :  192 : 59.38 %
  Unique P-terms              :  218 :  166 :  384 : 56.77 %
  Total P-terms               :  231 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.510ms
Tech Mapping phase: Elapsed time ==> 0s.704ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : Echo_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Echo_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Echo_3(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_4(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Echo_5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Echo_6(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Gripper_Servo(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LED_Blue(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_Green(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_Red(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Motor_Left_Backward(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Motor_Left_Forward(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Motor_Left_Phase_A(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Motor_Left_Phase_B(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Motor_Right_Backward(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Motor_Right_Forward(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Motor_Right_Phase_A(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Motor_Right_Phase_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Photo_Diode_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Photo_Diode_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_Start(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_Green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_Red(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Rack_Servo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Trigger_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trigger_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Trigger_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Trigger_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trigger_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA_1:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 73% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : Echo_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Echo_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Echo_3(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_4(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Echo_5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Echo_6(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Gripper_Servo(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LED_Blue(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_Green(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_Red(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Motor_Left_Backward(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Motor_Left_Forward(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Motor_Left_Phase_A(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Motor_Left_Phase_B(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Motor_Right_Backward(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Motor_Right_Forward(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Motor_Right_Phase_A(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Motor_Right_Phase_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Photo_Diode_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Photo_Diode_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_Start(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_Green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_Red(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Rack_Servo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Trigger_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Trigger_2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trigger_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Trigger_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Trigger_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trigger_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_1:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA_1:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2

Analog Placement phase: Elapsed time ==> 2s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_118" overuses wire "1.024v_vref Wire"
Net "Net_2" overuses wire "1.024v_vref Wire"
Net "Net_55" overuses wire "1.024v_vref Wire"
Net "Net_55" overuses wire "1.024v_vref Wire"
Net "Net_55" overuses wire "1.024v_vref Wire"
Net "__vref_1024_master__" overuses wire "1.024v_vref Wire"
Net "__vref_1024_master__" overuses wire "1.024v_vref Wire"
Net "__vref_1024_master__" overuses wire "1.024v_vref Wire"
Net "Net_118" overuses wire "1.024v_vref Wire"
Net "Net_2" overuses wire "1.024v_vref Wire"
Net "Net_55" overuses wire "1.024v_vref Wire"
Net "Net_55" overuses wire "1.024v_vref Wire"
Net "__vref_1024_master__" overuses wire "1.024v_vref Wire"
Net "__vref_1024_master__" overuses wire "1.024v_vref Wire"
Analog Routing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[2]@[FFB(Comparator,2)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_118 {
    sc_2_vin
    agl1_x_sc_2_vin
    agl1
    agl1_x_agr1
    agr1
    agr1_x_vidac_1_iout
    vidac_1_iout
  }
  Net: Net_572 {
    p1_4
  }
  Net: Net_598 {
    p2_1
  }
  Net: Net_39 {
    sc_2_vout
    agl4_x_sc_2_vout
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_2 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: Net_55 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    agl7_x_sc_2_vref
    sc_2_vref
  }
  Net: __vref_1024_master__ {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    agl7_x_sc_2_vref
    sc_2_vref
  }
  Net: AmuxNet::AMuxHw_1 {
    vidac_1_iout
    agr0_x_vidac_1_iout
    agr0
    agr0_x_p1_4
    agl1_x_p2_1
    p1_4
    p2_1
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_118
  agl1_x_sc_2_vin                                  -> Net_118
  agl1                                             -> Net_118
  agl1_x_agr1                                      -> Net_118
  agr1                                             -> Net_118
  agr1_x_vidac_1_iout                              -> Net_118
  vidac_1_iout                                     -> Net_118
  sc_2_vout                                        -> Net_39
  agl4_x_sc_2_vout                                 -> Net_39
  agl4                                             -> Net_39
  agl4_x_dsm_0_vplus                               -> Net_39
  dsm_0_vplus                                      -> Net_39
  common_vref_1024                                 -> Net_2
  comp_02_vref_1024                                -> Net_2
  comp_02_vref_1024_x_comp_2_vminus                -> Net_2
  comp_2_vminus                                    -> Net_2
  agl7_x_comp_2_vminus                             -> Net_2
  agl7                                             -> Net_2
  agl7_x_dsm_0_vminus                              -> Net_2
  dsm_0_vminus                                     -> Net_2
  agl7_x_sc_2_vref                                 -> Net_55
  sc_2_vref                                        -> Net_55
  p1_4                                             -> Net_572
  p2_1                                             -> Net_598
  agr0_x_vidac_1_iout                              -> AmuxNet::AMuxHw_1
  agr0                                             -> AmuxNet::AMuxHw_1
  agr0_x_p1_4                                      -> AmuxNet::AMuxHw_1
  agl1_x_p2_1                                      -> AmuxNet::AMuxHw_1
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_118
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_572
      Outer: agr0_x_p1_4
      Inner: agr0_x_vidac_1_iout
      Path {
        p1_4
        agr0_x_p1_4
        agr0
        agr0_x_vidac_1_iout
        vidac_1_iout
      }
    }
    Arm: 1 {
      Net:   Net_598
      Outer: agl1_x_p2_1
      Inner: __open__
      Path {
        p2_1
        agl1_x_p2_1
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.60
                   Pterms :            5.68
               Macrocells :            2.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.338ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      12.10 :       5.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\
            + \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:Net_1203\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:Net_1203\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2712 ,
        cs_addr_2 => \Motor_Right_Decoder:Net_1251\ ,
        cs_addr_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Motor_Right_Decoder:Net_1203\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1203\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\
            + \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2715
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Motor_Right_Driver:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3199 ,
        status_3 => \Motor_Right_Driver:PWMUDB:status_3\ ,
        status_2 => \Motor_Right_Driver:PWMUDB:status_2\ ,
        status_0 => \Motor_Right_Driver:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Right_Decoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_548, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_548 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2712 ,
        control_7 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Net_530\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1275\ * \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:Net_611\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:Net_1275\ * 
              !\Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Right_Decoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\
            + \Motor_Right_Decoder:Net_1251_split\
        );
        Output = \Motor_Right_Decoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Motor_Right_Decoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_2712 ,
        status_3 => \Motor_Right_Decoder:bQuadDec:error\ ,
        status_2 => \Motor_Right_Decoder:Net_1260\ ,
        status_1 => \Motor_Right_Decoder:Net_611\ ,
        status_0 => \Motor_Right_Decoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_608
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_0 * !Net_608
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_0 * Net_608
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\control_photodiode:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \control_photodiode:control_7\ ,
        control_6 => \control_photodiode:control_6\ ,
        control_5 => \control_photodiode:control_5\ ,
        control_4 => \control_photodiode:control_4\ ,
        control_3 => \control_photodiode:control_3\ ,
        control_2 => \control_photodiode:control_2\ ,
        control_1 => \control_photodiode:control_1\ ,
        control_0 => Net_608 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Driver:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Right_Driver:PWMUDB:prevCompare1\ * 
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Right_Driver:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Driver:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:control_7\
        );
        Output = \Motor_Right_Driver:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Driver:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Right_Driver:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1203\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\
            + \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2712 ,
        cs_addr_2 => \Motor_Right_Decoder:Net_1251\ ,
        cs_addr_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3199 ,
        control_7 => \Motor_Right_Driver:PWMUDB:control_7\ ,
        control_6 => \Motor_Right_Driver:PWMUDB:control_6\ ,
        control_5 => \Motor_Right_Driver:PWMUDB:control_5\ ,
        control_4 => \Motor_Right_Driver:PWMUDB:control_4\ ,
        control_3 => \Motor_Right_Driver:PWMUDB:control_3\ ,
        control_2 => \Motor_Right_Driver:PWMUDB:control_2\ ,
        control_1 => \Motor_Right_Driver:PWMUDB:control_1\ ,
        control_0 => \Motor_Right_Driver:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3725, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Right_Driver:PWMUDB:cmp1_less\
        );
        Output = Net_3725 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Motor_Left_Decoder:Net_1203\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_553 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_553 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Motor_Right_Decoder:Net_1260\ ,
        clock => Net_2712 ,
        status_6 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2712 ,
        control_7 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1275\ * !\Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Left_Decoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Net_1275\ * \Motor_Left_Decoder:Net_1251\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Motor_Left_Decoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Motor_Left_Decoder:Net_1260\ ,
        clock => Net_2712 ,
        status_6 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4589
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:Net_1203\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * \Motor_Left_Decoder:Net_1203\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:Net_1251\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:Net_1251\ * !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + \Motor_Left_Decoder:Net_1251_split\
        );
        Output = \Motor_Left_Decoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_130 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_152 * Net_155_2 * !Net_155_1 * Net_155_0
            + Net_148 * !Net_155_2 * !Net_155_1 * Net_155_0
            + Net_149 * !Net_155_2 * Net_155_1 * !Net_155_0
            + Net_150 * !Net_155_2 * Net_155_1 * Net_155_0
            + Net_151 * Net_155_2 * !Net_155_1 * !Net_155_0
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2056, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * !Net_526_0 * !Net_608
        );
        Output = Net_2056 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2093, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * !Net_526_0 * Net_608
        );
        Output = Net_2093 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2091, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_526_1 * Net_526_0 * !Net_608
        );
        Output = Net_2091 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2542, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_526_1 * Net_526_0 * Net_608
        );
        Output = Net_2542 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2095, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * Net_526_0 * Net_608
        );
        Output = Net_2095 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_571, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_526_1 * Net_526_0 * !Net_608
        );
        Output = Net_571 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\control_led:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \control_led:control_7\ ,
        control_6 => \control_led:control_6\ ,
        control_5 => \control_led:control_5\ ,
        control_4 => \control_led:control_4\ ,
        control_3 => \control_led:control_3\ ,
        control_2 => \control_led:control_2\ ,
        control_1 => Net_526_1 ,
        control_0 => Net_526_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:Net_1251\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Right_Decoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:error\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              \Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
            + !\Motor_Right_Decoder:Net_1260\ * 
              \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              \Motor_Right_Decoder:bQuadDec:state_0\
            + \Motor_Right_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Right_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Right_Decoder:bQuadDec:error\ * 
              !\Motor_Right_Decoder:bQuadDec:state_1\ * 
              !\Motor_Right_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Right_Decoder:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2714
        );
        Output = \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:timer_enable_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\
            + !Net_130 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + !Net_152 * Net_155_2 * Net_155_0
            + !Net_148 * !Net_155_2 * !Net_155_1 * Net_155_0
            + !Net_149 * Net_155_1 * !Net_155_0
            + !Net_150 * Net_155_1 * Net_155_0
            + !Net_151 * Net_155_2 * !Net_155_0
            + Net_155_2 * Net_155_1
        );
        Output = \Timer_1:TimerUDB:timer_enable_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * !Net_124
            + !Net_124 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * !Net_124 * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              !\Timer_1:TimerUDB:timer_enable_split\
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              \Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\ * 
              !\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2712 ,
        cs_addr_2 => \Motor_Left_Decoder:Net_1251\ ,
        cs_addr_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Motor_Left_Decoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_2712 ,
        status_3 => \Motor_Left_Decoder:bQuadDec:error\ ,
        status_2 => \Motor_Left_Decoder:Net_1260\ ,
        status_1 => \Motor_Left_Decoder:Net_611\ ,
        status_0 => \Motor_Left_Decoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Right_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Motor_Right_Control:control_7\ ,
        control_6 => \Motor_Right_Control:control_6\ ,
        control_5 => \Motor_Right_Control:control_5\ ,
        control_4 => \Motor_Right_Control:control_4\ ,
        control_3 => \Motor_Right_Control:control_3\ ,
        control_2 => \Motor_Right_Control:control_2\ ,
        control_1 => \Motor_Right_Control:control_1\ ,
        control_0 => Net_3726 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:error\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Right_Driver:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Right_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Right_Driver:PWMUDB:tc_i\
        );
        Output = \Motor_Right_Driver:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              \Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
            + !\Motor_Left_Decoder:Net_1260\ * 
              \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              \Motor_Left_Decoder:bQuadDec:state_0\
            + \Motor_Left_Decoder:bQuadDec:quad_A_filt\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\ * 
              !\Motor_Left_Decoder:bQuadDec:error\ * 
              !\Motor_Left_Decoder:bQuadDec:state_1\ * 
              !\Motor_Left_Decoder:bQuadDec:state_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3673, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3725 * Net_3726
        );
        Output = Net_3673 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3199 ,
        cs_addr_2 => \Motor_Right_Driver:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_Right_Driver:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_Right_Driver:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_Right_Driver:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor_Right_Driver:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1916, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1983
        );
        Output = Net_1916 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_filt\
            + \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ * 
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ * 
              !\Motor_Left_Decoder:bQuadDec:quad_B_filt\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_391 ,
        cs_addr_2 => Net_124 ,
        cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \Timer_1:TimerUDB:control_7\ * Net_130 * !Net_155_2 * 
              !Net_155_1 * !Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_152 * Net_155_2 * !Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_148 * !Net_155_2 * 
              !Net_155_1 * Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_149 * !Net_155_2 * Net_155_1 * 
              !Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_150 * !Net_155_2 * Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:control_7\ * Net_151 * Net_155_2 * !Net_155_1 * 
              !Net_155_0
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3714, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3718 * !Net_3721
        );
        Output = Net_3714 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3683, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3718 * Net_3721
        );
        Output = Net_3683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_553
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_391 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_553 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Left_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Motor_Left_Control:control_7\ ,
        control_6 => \Motor_Left_Control:control_6\ ,
        control_5 => \Motor_Left_Control:control_5\ ,
        control_4 => \Motor_Left_Control:control_4\ ,
        control_3 => \Motor_Left_Control:control_3\ ,
        control_2 => \Motor_Left_Control:control_2\ ,
        control_1 => \Motor_Left_Control:control_1\ ,
        control_0 => Net_3721 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_124, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_129 * !Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_144 * !Net_155_2 * !Net_155_1 * Net_155_0
            + Net_145 * !Net_155_2 * Net_155_1 * !Net_155_0
            + Net_146 * !Net_155_2 * Net_155_1 * Net_155_0
            + Net_147 * Net_155_2 * !Net_155_1 * !Net_155_0
            + Net_155_2 * !Net_155_1 * Net_155_0 * Net_156
        );
        Output = Net_124 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3707, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3725 * !Net_3726
        );
        Output = Net_3707 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2712) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4590
        );
        Output = \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2712 ,
        cs_addr_2 => \Motor_Left_Decoder:Net_1251\ ,
        cs_addr_1 => \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:run_mode\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_391) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_124 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3199 ,
        cs_addr_2 => \Motor_Left_Driver:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_Left_Driver:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_Left_Driver:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_Left_Driver:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor_Left_Driver:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_124 ,
        clock => Net_391 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_122 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Ultrasonic_Mux_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Ultrasonic_Mux_Control:control_7\ ,
        control_6 => \Ultrasonic_Mux_Control:control_6\ ,
        control_5 => \Ultrasonic_Mux_Control:control_5\ ,
        control_4 => \Ultrasonic_Mux_Control:control_4\ ,
        control_3 => \Ultrasonic_Mux_Control:control_3\ ,
        control_2 => Net_155_2 ,
        control_1 => Net_155_1 ,
        control_0 => Net_155_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3718, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = Net_3718 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Left_Driver:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Left_Driver:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Left_Driver:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:runmode_enable\ * 
              \Motor_Left_Driver:PWMUDB:tc_i\
        );
        Output = \Motor_Left_Driver:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Left_Driver:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Left_Driver:PWMUDB:prevCompare1\ * 
              \Motor_Left_Driver:PWMUDB:cmp1_less\
        );
        Output = \Motor_Left_Driver:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Left_Driver:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Left_Driver:PWMUDB:control_7\
        );
        Output = \Motor_Left_Driver:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_130 * !Net_155_2 * 
              !Net_155_1 * !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_152 * Net_155_2 * 
              Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_148 * !Net_155_2 * 
              !Net_155_1 * Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_149 * Net_155_1 * 
              !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_150 * Net_155_1 * 
              Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_151 * Net_155_2 * 
              !Net_155_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * Net_155_2 * Net_155_1
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_391 ,
        cs_addr_2 => Net_124 ,
        cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Motor_Left_Driver:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3199 ,
        status_3 => \Motor_Left_Driver:PWMUDB:status_3\ ,
        status_2 => \Motor_Left_Driver:PWMUDB:status_2\ ,
        status_0 => \Motor_Left_Driver:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3199 ,
        control_7 => \Motor_Left_Driver:PWMUDB:control_7\ ,
        control_6 => \Motor_Left_Driver:PWMUDB:control_6\ ,
        control_5 => \Motor_Left_Driver:PWMUDB:control_5\ ,
        control_4 => \Motor_Left_Driver:PWMUDB:control_4\ ,
        control_3 => \Motor_Left_Driver:PWMUDB:control_3\ ,
        control_2 => \Motor_Left_Driver:PWMUDB:control_2\ ,
        control_1 => \Motor_Left_Driver:PWMUDB:control_1\ ,
        control_0 => \Motor_Left_Driver:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sonic
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Start
        PORT MAP (
            interrupt => Net_1916 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_585 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_4(0)__PA ,
        fb => Net_146 ,
        pad => Trigger_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_4(0)__PA ,
        fb => Net_150 ,
        pad => Echo_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_6(0)__PA ,
        fb => Net_152 ,
        pad => Echo_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_6(0)__PA ,
        fb => Net_156 ,
        pad => Trigger_6(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Motor_Right_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Phase_B(0)__PA ,
        fb => Net_2715 ,
        pad => Motor_Right_Phase_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Photo_Diode_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Photo_Diode_1(0)__PA ,
        analog_term => Net_572 ,
        pad => Photo_Diode_1(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Blue(0)__PA ,
        pin_input => Net_571 ,
        pad => LED_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Green(0)__PA ,
        pin_input => Net_2056 ,
        pad => LED_Green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Red(0)__PA ,
        pin_input => Net_2091 ,
        pad => LED_Red(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_Left_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Phase_B(0)__PA ,
        fb => Net_4589 ,
        pad => Motor_Left_Phase_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Photo_Diode_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Photo_Diode_2(0)__PA ,
        analog_term => Net_598 ,
        pad => Photo_Diode_2(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Start(0)__PA ,
        fb => Net_1983 ,
        pad => Pin_Start(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Blue(0)__PA ,
        pin_input => Net_2095 ,
        pad => RGB_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Green(0)__PA ,
        pin_input => Net_2093 ,
        pad => RGB_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Red(0)__PA ,
        pin_input => Net_2542 ,
        pad => RGB_Red(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_2(0)__PA ,
        fb => Net_148 ,
        pad => Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_2(0)__PA ,
        fb => Net_144 ,
        pad => Trigger_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_3(0)__PA ,
        fb => Net_145 ,
        pad => Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_3(0)__PA ,
        fb => Net_149 ,
        pad => Echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_Left_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Phase_A(0)__PA ,
        fb => Net_4590 ,
        pad => Motor_Left_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_Left_Backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Backward(0)__PA ,
        pin_input => Net_3683 ,
        pad => Motor_Left_Backward(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Left_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Forward(0)__PA ,
        pin_input => Net_3714 ,
        pad => Motor_Left_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trigger_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_5(0)__PA ,
        fb => Net_147 ,
        pad => Trigger_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Echo_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_5(0)__PA ,
        fb => Net_151 ,
        pad => Echo_5(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_1(0)__PA ,
        fb => Net_129 ,
        pad => Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_1(0)__PA ,
        fb => Net_130 ,
        pad => Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Gripper_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Gripper_Servo(0)__PA ,
        pin_input => Net_442 ,
        pad => Gripper_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rack_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rack_Servo(0)__PA ,
        pin_input => Net_470 ,
        pad => Rack_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_553 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_548 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_Right_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Phase_A(0)__PA ,
        fb => Net_2714 ,
        pad => Motor_Right_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_Right_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Forward(0)__PA ,
        pin_input => Net_3707 ,
        pad => Motor_Right_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Right_Backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Backward(0)__PA ,
        pin_input => Net_3673 ,
        pad => Motor_Right_Backward(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_2712 ,
            dclk_1 => Net_2712_local ,
            dclk_glb_2 => Net_391 ,
            dclk_2 => Net_391_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_3199 ,
            dclk_4 => Net_3199_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_2 );
        Properties:
        {
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_39 ,
            vminus => Net_2 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_585 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA_1:SC\
        PORT MAP (
            vref => Net_55 ,
            vin => Net_118 ,
            modout => \TIA_1:Net_60\ ,
            vout => Net_39 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Gripper_Servo_PWM:PWMHW\
        PORT MAP (
            clock => Net_391 ,
            enable => __ONE__ ,
            tc => \Gripper_Servo_PWM:Net_63\ ,
            cmp => Net_442 ,
            irq => \Gripper_Servo_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Rack_Servo_PWM:PWMHW\
        PORT MAP (
            clock => Net_391 ,
            enable => __ONE__ ,
            tc => \Rack_Servo_PWM:Net_63\ ,
            cmp => Net_470 ,
            irq => \Rack_Servo_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => Net_118 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_55 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_2 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_1 => Net_598 ,
            muxin_0 => Net_572 ,
            vout => Net_118 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |            Trigger_4(0) | FB(Net_146)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               Echo_4(0) | FB(Net_150)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               Echo_6(0) | FB(Net_152)
     |   7 |     * |      NONE |         CMOS_OUT |            Trigger_6(0) | FB(Net_156)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |  Motor_Right_Phase_B(0) | FB(Net_2715)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        Photo_Diode_1(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_572)
     |   5 |     * |      NONE |      RES_PULL_UP |             LED_Blue(0) | In(Net_571)
     |   6 |     * |      NONE |      RES_PULL_UP |            LED_Green(0) | In(Net_2056)
     |   7 |     * |      NONE |      RES_PULL_UP |              LED_Red(0) | In(Net_2091)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Motor_Left_Phase_B(0) | FB(Net_4589)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Photo_Diode_2(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_598)
     |   2 |     * |      NONE |      RES_PULL_UP |            Pin_Start(0) | FB(Net_1983)
     |   3 |     * |      NONE |      RES_PULL_UP |             RGB_Blue(0) | In(Net_2095)
     |   4 |     * |      NONE |      RES_PULL_UP |            RGB_Green(0) | In(Net_2093)
     |   5 |     * |      NONE |      RES_PULL_UP |              RGB_Red(0) | In(Net_2542)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               Echo_2(0) | FB(Net_148)
     |   7 |     * |      NONE |         CMOS_OUT |            Trigger_2(0) | FB(Net_144)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |            Trigger_3(0) | FB(Net_145)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               Echo_3(0) | FB(Net_149)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   Motor_Left_Phase_A(0) | FB(Net_4590)
     |   4 |     * |      NONE |         CMOS_OUT |  Motor_Left_Backward(0) | In(Net_3683)
     |   5 |     * |      NONE |         CMOS_OUT |   Motor_Left_Forward(0) | In(Net_3714)
     |   6 |     * |      NONE |         CMOS_OUT |            Trigger_5(0) | FB(Net_147)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |               Echo_5(0) | FB(Net_151)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |            Trigger_1(0) | FB(Net_129)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |               Echo_1(0) | FB(Net_130)
     |   4 |     * |      NONE |         CMOS_OUT |        Gripper_Servo(0) | In(Net_442)
     |   5 |     * |      NONE |         CMOS_OUT |           Rack_Servo(0) | In(Net_470)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_553)
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_548)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |  Motor_Right_Phase_A(0) | FB(Net_2714)
     |   1 |     * |      NONE |         CMOS_OUT |  Motor_Right_Forward(0) | In(Net_3707)
     |   5 |     * |      NONE |         CMOS_OUT | Motor_Right_Backward(0) | In(Net_3673)
-----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.145ms
Digital Placement phase: Elapsed time ==> 3s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Group17Robot_r.vh2" --pcf-path "Group17Robot.pco" --des-name "Group17Robot" --dsf-path "Group17Robot.dsf" --sdc-path "Group17Robot.sdc" --lib-path "Group17Robot_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.735ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Group17Robot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.858ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.271ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.090ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.090ms
API generation phase: Elapsed time ==> 3s.581ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.000ms
