5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.vcd) 2 -o (mem6.cdd) 2 -v (mem6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem6.v 9 30 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 30f000a 1 1 0 1 3 0 8 19 0 ff 0 f0 c0 f0 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mem6.v 0 19 1
2 2 0 14 9000c 1 61004 0 0 4 16 0 0
2 3 0 14 30003 0 1400 0 0 32 48 0 0
2 4 23 14 10004 0 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 38 14 1000c 1 16 2 4
2 6 0 15 20002 1 1008 0 0 32 48 5 0
2 7 2c 15 10002 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 16 9000c 1 61008 0 0 4 16 c 0
2 9 0 16 30003 1 1404 0 0 32 48 0 0
2 10 23 16 10004 0 1410 0 9 4 18 0 f 0 0 0 0 a
2 11 38 16 1000c 1 1a 8 10
2 12 0 17 20002 1 1008 0 0 32 48 5 0
2 13 2c 17 10002 2 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 0 18 9000c 1 61008 0 0 4 16 3 0
2 15 0 18 30003 1 1404 0 0 32 48 0 0
2 16 23 18 10004 0 1410 0 15 4 18 0 f 0 0 0 0 a
2 17 38 18 1000c 1 1a 14 16
4 5 14 1 11 7 7 5
4 7 15 1 0 11 0 5
4 11 16 1 0 13 13 5
4 13 17 1 0 17 0 5
4 17 18 1 0 0 0 5
3 1 main.$u1 "main.$u1" 0 mem6.v 0 28 1
