module Mux8_4b(S2, S1, S0, W0, W1, W2, W3, W4, W5, W6, W7, F);
input S2, S1, S0;
   	input [3:0] W0, W1, W2, W3, W4, W5, W6, W7;
   	output [3:0] F;
	
	reg[3:0] F;

	always @(W0 or W1 or W2 or W3 or W4 or W5 or W6 or W7)

	begin
	case (S2, S1, S0)
		3’b000: F = w0;
		3’b001: F = w1;
		3’b010: F = w2;
		3’b011: F = w3;
		3’b100: F = w4;
		3’b101: F = w5;
		3’b110: F = w6;
		3’b111: F = w7;
	endcase
end
