// Seed: 880935039
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_8(
      {1'h0{id_4[1'b0 : 1]}}
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd87
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  wire id_8, id_9;
  wire id_10;
  wire [id_3 : 1] id_11;
  logic id_12;
endmodule
