{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1467253149016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1467253149017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 19:19:08 2016 " "Processing started: Wed Jun 29 19:19:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1467253149017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1467253149017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1467253149017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1467253149308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de2_115_combinationalLogicDesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/de2_115_combinationalLogicDesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_combinationalLogicDesign-topLevel " "Found design unit 1: de2_115_combinationalLogicDesign-topLevel" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1467253149801 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_combinationalLogicDesign " "Found entity 1: de2_115_combinationalLogicDesign" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467253149801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467253149801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/simpleLogicGates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/simpleLogicGates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpleLogicGates-combinational " "Found design unit 1: simpleLogicGates-combinational" {  } { { "rtl/simpleLogicGates.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/simpleLogicGates.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1467253149803 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpleLogicGates " "Found entity 1: simpleLogicGates" {  } { { "rtl/simpleLogicGates.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/simpleLogicGates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467253149803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467253149803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_115_combinationalLogicDesign " "Elaborating entity \"de2_115_combinationalLogicDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1467253149872 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..5\] de2_115_combinationalLogicDesign.vhd(8) " "Using initial value X (don't care) for net \"LEDG\[7..5\]\" at de2_115_combinationalLogicDesign.vhd(8)" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467253149874 "|de2_115_combinationalLogicDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleLogicGates simpleLogicGates:U0 " "Elaborating entity \"simpleLogicGates\" for hierarchy \"simpleLogicGates:U0\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "U0" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467253149877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467253150679 "|de2_115_combinationalLogicDesign|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467253150679 "|de2_115_combinationalLogicDesign|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467253150679 "|de2_115_combinationalLogicDesign|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1467253150679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1467253150878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1467253151186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1467253151186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467253151215 "|de2_115_combinationalLogicDesign|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1467253151215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1467253151216 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1467253151216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1467253151216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1467253151216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1467253151260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 19:19:11 2016 " "Processing ended: Wed Jun 29 19:19:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1467253151260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1467253151260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1467253151260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1467253151260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus II Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1467253153238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1467253154367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1467253154367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 19:19:14 2016 " "Processing started: Wed Jun 29 19:19:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1467253154367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1467253154367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1467253154367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1467253154598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_115_combinationalLogicDesign EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_115_combinationalLogicDesign\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1467253154666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1467253154795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1467253154797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1467253154797 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1467253155071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1467253155677 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1467253155677 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1467253155682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1467253155682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1467253155682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1467253155682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1467253155682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1467253155682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1467253155684 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 26 " "No exact pin location assignment(s) for 14 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[7] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 13 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[8] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 14 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[9] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 15 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[10] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 16 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[11] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 17 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[12] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 18 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[13] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 19 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[14] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 20 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[15] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[16] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 22 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { SW[17] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 7 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { LEDG[5] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { LEDG[6] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0/quartus/linux/pin_planner.ppl" { LEDG[7] } } } { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 8 0 0 } } { "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1467253159062 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1467253159062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2_115_combinationalLogicDesign.sdc " "Synopsys Design Constraints File file not found: 'de2_115_combinationalLogicDesign.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1467253159443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1467253159444 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1467253159444 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1467253159445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1467253159445 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1467253159445 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1467253159446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1467253159449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1467253159449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1467253159450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1467253159450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1467253159451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1467253159451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1467253159451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1467253159452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1467253159452 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 11 3 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 11 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1467253159455 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1467253159455 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1467253159455 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 7 58 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1467253159458 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1467253159458 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1467253159458 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1467253159473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1467253163980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1467253164014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1467253164021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1467253164849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1467253164849 ""}
