# do Practica2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:47 on Mar 10,2023
# vlog -work work Practica2.vo 
# -- Compiling module practica2_vhdl
# -- Compiling module hard_block
# ** Warning: Practica2.vo(465): (vlog-13233) Design unit "hard_block" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	practica2_vhdl
# End time: 07:17:47 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:47 on Mar 10,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module practica2_vhdl_vlg_vec_tst
# 
# Top level modules:
# 	practica2_vhdl_vlg_vec_tst
# End time: 07:17:47 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Practica2_vlg_vec_tst 
# Start time: 07:17:48 on Mar 10,2023
# ** Error: (vsim-3170) Could not find 'Practica2_vlg_vec_tst'.
#         Searched libraries:
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Arquitectura/Practica2/simulation/qsim/work
# Error loading design
# End time: 07:17:48 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
