{"vcs1":{"timestamp_begin":1684275821.649629925, "rt":1.42, "ut":0.53, "st":0.21}}
{"vcselab":{"timestamp_begin":1684275823.162454828, "rt":1.25, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1684275824.587811661, "rt":0.45, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684275820.985877600}
{"VCS_COMP_START_TIME": 1684275820.985877600}
{"VCS_COMP_END_TIME": 1684275826.543484073}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 221012}}
