<!doctype html>
<html>
<head>
<title>ZQCR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; ZQCR (DDR_PHY) Register</p><h1>ZQCR (DDR_PHY) Register</h1>
<h2>ZQCR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ZQCR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000680</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080680 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x008A2858</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ZQ Impedance Control Register</td></tr>
</table>
<p></p>
<h2>ZQCR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:26</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>ZQREFISELRANGE</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>ZQ Internal VREF generator REFSEL range select: selects the ZQ<br/>internal VREF generator's voltage range.</td></tr>
<tr valign=top><td>PGWAIT_FRQB</td><td class="center">24:19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x11</td><td>Programmable Wait for frequency B: specifies the number of clock<br/>cycles to remain in the WAIT state of the Impedance Controller FSM<br/>Calculated as ceiling[40 ns/Frq B period]<br/>Default: DDR3-1600</td></tr>
<tr valign=top><td>PGWAIT_FRQA</td><td class="center">18:13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x11</td><td>Programmable Wait for frequency A: specifies the number of clock<br/>cycles to remain in the WAIT state of the Impedance Controller FSM<br/>Calculated as ceiling[40 ns/Frq A period]<br/>Default: DDR3-1600</td></tr>
<tr valign=top><td>ZQREFPEN</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>ZQ VREF Pad Enable: Enables the pass gate between (to connect)<br/>VREF and PAD.</td></tr>
<tr valign=top><td>ZQREFIEN</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>ZQ Internal VREF Enable: Enables the generation of VREF for ZQ<br/>internal I/Os.</td></tr>
<tr valign=top><td>ODT_MODE</td><td class="center">10:9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Choice of termination mode. This field controls how<br/>ZQnPR0.ZPROG_HOST_ODT field is used<br/>2b00 - DDR3 style symmetric termination calibration -<br/>ZQnPR0.ZPROG_HOST_ODT applies to both pull-up and pulldown<br/>termination<br/>2b01 - DDR4/LPDDR3 style pull-up only termination calibration -<br/>ZQnPR0.ZPROG_HOST_ODT applies only to pull-up termination<br/>2b10 - LPDDR4 style pulldown only termination calibration -<br/>ZQnPR0.ZPROG_HOST_ODT applies only to pulldown termination<br/>2b11 - termination off calibration.<br/>ZQnPR0.ZPROG_HOST_ODT is ignored and ZCTRL[39:20] will be<br/>driven to 0x0 in PVREF cell</td></tr>
<tr valign=top><td>FORCE_ZCAL_VT_UPDATE</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When set to 1b1, forces a ZCAL VT update to the impedance<br/>calibration FSM. A write of 1b1 must be followed by a write of 1b0 to<br/>disable the request. This is a good alternative to the PHY and DFI<br/>update request signals.</td></tr>
<tr valign=top><td>IODLMT</td><td class="center"> 7:5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>IO VT Drift Limit: Specifies the minimum change in the Impedance<br/>calibration VT code in one direction which should result in a DFI<br/>Control/PHY update request. The limit is specified in terms of binary<br/>ZCTRL values. A value of 1b0 disables the assertion of the IO VT<br/>drift status signal.</td></tr>
<tr valign=top><td>AVGEN</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Averaging algorithm enable, if set, enables averaging algorithm</td></tr>
<tr valign=top><td>AVGMAX</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Maximum number of averaging rounds to be used by averaging<br/>algorithm. Valid values are:<br/>2b00 = 2 rounds<br/>2b01 = 4 rounds<br/>2b10 = 8 rounds<br/>2b11 = 16 rounds</td></tr>
<tr valign=top><td>ZCALT</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0' - calibration always ON in background. To stop calibration<br/>program PIR.ZCALBYP.'1' - calibration controlled by DFI/PHY update. ZCAL FSM runs<br/>calibration for all segments once after the update is received.<br/>Note: This register field should always be programmed with a value<br/>of 1'b0. Value of 1'b1 is not supported.</td></tr>
<tr valign=top><td>ZQPD</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>ZQ Power Down; Powers down, if set, all PZQ cells</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>