#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123e1d7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e1df10 .scope module, "tb_local_cmd_processor" "tb_local_cmd_processor" 3 6;
 .timescale -9 -12;
P_0x123e0b8b0 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x123e0b8f0 .param/l "OP_BARRIER" 1 3 36, C4<00000111>;
P_0x123e0b930 .param/l "OP_DMA" 1 3 34, C4<00000011>;
P_0x123e0b970 .param/l "OP_ENDLOOP" 1 3 35, C4<00000110>;
P_0x123e0b9b0 .param/l "OP_HALT" 1 3 36, C4<11111111>;
P_0x123e0b9f0 .param/l "OP_LOOP" 1 3 35, C4<00000101>;
P_0x123e0ba30 .param/l "OP_NOP" 1 3 34, C4<00000000>;
P_0x123e0ba70 .param/l "OP_SYNC" 1 3 35, C4<00000100>;
P_0x123e0bab0 .param/l "OP_TENSOR" 1 3 34, C4<00000001>;
P_0x123e0baf0 .param/l "SYNC_DMA" 1 3 37, C4<00000011>;
P_0x123e0bb30 .param/l "SYNC_MXU" 1 3 37, C4<00000001>;
v0x600000121950_0 .net "busy", 0 0, L_0x6000018223e0;  1 drivers
v0x6000001219e0_0 .var "clk", 0 0;
v0x600000121a70_0 .net "dma_cmd", 127 0, L_0x6000018218f0;  1 drivers
v0x600000121b00_0 .var/i "dma_cnt", 31 0;
v0x600000121b90_0 .var "dma_done", 0 0;
v0x600000121c20_0 .var "dma_ready", 0 0;
v0x600000121cb0_0 .var "dma_timer", 7 0;
v0x600000121d40_0 .net "dma_valid", 0 0, L_0x600001822300;  1 drivers
v0x600000121dd0_0 .net "done", 0 0, L_0x600001822450;  1 drivers
v0x600000121e60_0 .net "error", 0 0, L_0x600001822530;  1 drivers
v0x600000121ef0_0 .var/i "errors", 31 0;
v0x600000121f80_0 .var "global_sync_in", 0 0;
v0x600000122010_0 .var/i "i", 31 0;
v0x6000001220a0 .array "imem", 31 0, 127 0;
v0x600000122130_0 .net "imem_addr", 19 0, L_0x600001822140;  1 drivers
v0x6000001221c0_0 .var "imem_data", 127 0;
v0x600000122250_0 .net "imem_re", 0 0, L_0x6000018221b0;  1 drivers
v0x6000001222e0_0 .var "imem_valid", 0 0;
v0x600000122370_0 .net "mxu_cmd", 127 0, L_0x600001822220;  1 drivers
v0x600000122400_0 .var/i "mxu_cnt", 31 0;
v0x600000122490_0 .var "mxu_done", 0 0;
v0x600000122520_0 .var "mxu_ready", 0 0;
v0x6000001225b0_0 .var "mxu_timer", 7 0;
v0x600000122640_0 .net "mxu_valid", 0 0, L_0x600001822290;  1 drivers
v0x6000001226d0_0 .var "rst_n", 0 0;
v0x600000122760_0 .var "start", 0 0;
v0x6000001227f0_0 .var "start_pc", 19 0;
v0x600000122880_0 .var "sync_grant", 0 0;
v0x600000122910_0 .net "sync_request", 0 0, L_0x6000018225a0;  1 drivers
v0x6000001229a0_0 .net "vpu_cmd", 127 0, L_0x600001821a40;  1 drivers
v0x600000122a30_0 .var "vpu_done", 0 0;
v0x600000122ac0_0 .var "vpu_ready", 0 0;
v0x600000122b50_0 .net "vpu_valid", 0 0, L_0x600001821f10;  1 drivers
S_0x123e1d210 .scope task, "do_start" "do_start" 3 74, 3 74 0, S_0x123e1df10;
 .timescale -9 -12;
E_0x600002635480 .event negedge, v0x600000127960_0;
E_0x6000026354c0 .event posedge, v0x600000127960_0;
TD_tb_local_cmd_processor.do_start ;
    %wait E_0x600002635480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000122760_0, 0, 1;
    %wait E_0x6000026354c0;
    %wait E_0x600002635480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122760_0, 0, 1;
    %end;
S_0x123e1b630 .scope module, "dut" "local_cmd_processor" 3 29, 4 12 0, S_0x123e1df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12400ea00 .param/l "INSTR_DEPTH" 0 4 14, +C4<00000000000000000001000000000000>;
P_0x12400ea40 .param/l "INSTR_WIDTH" 0 4 13, +C4<00000000000000000000000010000000>;
P_0x12400ea80 .param/l "MAX_LOOP_NEST" 0 4 15, +C4<00000000000000000000000000000100>;
P_0x12400eac0 .param/l "OP_BARRIER" 1 4 87, C4<00000111>;
P_0x12400eb00 .param/l "OP_DMA" 1 4 83, C4<00000011>;
P_0x12400eb40 .param/l "OP_ENDLOOP" 1 4 86, C4<00000110>;
P_0x12400eb80 .param/l "OP_HALT" 1 4 88, C4<11111111>;
P_0x12400ebc0 .param/l "OP_LOOP" 1 4 85, C4<00000101>;
P_0x12400ec00 .param/l "OP_NOP" 1 4 80, C4<00000000>;
P_0x12400ec40 .param/l "OP_SYNC" 1 4 84, C4<00000100>;
P_0x12400ec80 .param/l "OP_TENSOR" 1 4 81, C4<00000001>;
P_0x12400ecc0 .param/l "OP_VECTOR" 1 4 82, C4<00000010>;
P_0x12400ed00 .param/l "SRAM_ADDR_W" 0 4 16, +C4<00000000000000000000000000010100>;
P_0x12400ed40 .param/l "SYNC_ALL" 1 4 94, C4<11111111>;
P_0x12400ed80 .param/l "SYNC_DMA" 1 4 93, C4<00000011>;
P_0x12400edc0 .param/l "SYNC_MXU" 1 4 91, C4<00000001>;
P_0x12400ee00 .param/l "SYNC_VPU" 1 4 92, C4<00000010>;
P_0x12400ee40 .param/l "S_BARRIER" 1 4 107, C4<0111>;
P_0x12400ee80 .param/l "S_CHECK_DEP" 1 4 104, C4<0100>;
P_0x12400eec0 .param/l "S_DECODE" 1 4 103, C4<0011>;
P_0x12400ef00 .param/l "S_ERROR" 1 4 109, C4<1001>;
P_0x12400ef40 .param/l "S_FETCH" 1 4 101, C4<0001>;
P_0x12400ef80 .param/l "S_FETCH_WAIT" 1 4 102, C4<0010>;
P_0x12400efc0 .param/l "S_HALTED" 1 4 108, C4<1000>;
P_0x12400f000 .param/l "S_IDLE" 1 4 100, C4<0000>;
P_0x12400f040 .param/l "S_ISSUE" 1 4 105, C4<0101>;
P_0x12400f080 .param/l "S_WAIT_SYNC" 1 4 106, C4<0110>;
L_0x600001822060 .functor AND 1, L_0x6000002248c0, L_0x600000224a00, C4<1>, C4<1>;
L_0x6000018220d0 .functor AND 1, L_0x600001822060, L_0x600000224280, C4<1>, C4<1>;
L_0x600001822140 .functor BUFZ 20, v0x6000001202d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000018221b0 .functor BUFZ 1, v0x600000120480_0, C4<0>, C4<0>, C4<0>;
L_0x600001822220 .functor BUFZ 128, v0x600000120990_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001822290 .functor BUFZ 1, v0x600000120bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600001821a40 .functor BUFZ 128, v0x600000121560_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001821f10 .functor BUFZ 1, v0x6000001217a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000018218f0 .functor BUFZ 128, v0x600000127c30_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001822300 .functor BUFZ 1, v0x600000127e70_0, C4<0>, C4<0>, C4<0>;
L_0x600001822370 .functor AND 1, L_0x600000224d20, L_0x600000224dc0, C4<1>, C4<1>;
L_0x6000018223e0 .functor AND 1, L_0x600001822370, L_0x600000224e60, C4<1>, C4<1>;
L_0x600001822450 .functor BUFZ 1, v0x600000120000_0, C4<0>, C4<0>, C4<0>;
L_0x600001822530 .functor BUFZ 1, v0x600000120120_0, C4<0>, C4<0>, C4<0>;
L_0x6000018225a0 .functor BUFZ 1, v0x6000001213b0_0, C4<0>, C4<0>, C4<0>;
L_0x128088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000001267f0_0 .net *"_ivl_11", 23 0, L_0x128088010;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126880_0 .net/2u *"_ivl_12", 31 0, L_0x128088058;  1 drivers
v0x600000126910_0 .net *"_ivl_14", 0 0, L_0x6000002248c0;  1 drivers
v0x6000001269a0_0 .net *"_ivl_16", 31 0, L_0x600000224960;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126a30_0 .net *"_ivl_19", 23 0, L_0x1280880a0;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126ac0_0 .net/2u *"_ivl_20", 31 0, L_0x1280880e8;  1 drivers
v0x600000126b50_0 .net *"_ivl_22", 0 0, L_0x600000224a00;  1 drivers
v0x600000126be0_0 .net *"_ivl_25", 0 0, L_0x600001822060;  1 drivers
v0x600000126c70_0 .net *"_ivl_26", 31 0, L_0x6000002241e0;  1 drivers
L_0x128088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126d00_0 .net *"_ivl_29", 23 0, L_0x128088130;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126d90_0 .net/2u *"_ivl_30", 31 0, L_0x128088178;  1 drivers
v0x600000126e20_0 .net *"_ivl_32", 0 0, L_0x600000224280;  1 drivers
v0x600000126eb0_0 .net *"_ivl_36", 31 0, L_0x600000224320;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126f40_0 .net *"_ivl_39", 23 0, L_0x1280881c0;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000126fd0_0 .net/2u *"_ivl_40", 31 0, L_0x128088208;  1 drivers
v0x600000127060_0 .net *"_ivl_44", 31 0, L_0x600000224aa0;  1 drivers
L_0x128088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000001270f0_0 .net *"_ivl_47", 23 0, L_0x128088250;  1 drivers
L_0x128088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000127180_0 .net/2u *"_ivl_48", 31 0, L_0x128088298;  1 drivers
v0x600000127210_0 .net *"_ivl_52", 31 0, L_0x600000224be0;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000001272a0_0 .net *"_ivl_55", 23 0, L_0x1280882e0;  1 drivers
L_0x128088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000127330_0 .net/2u *"_ivl_56", 31 0, L_0x128088328;  1 drivers
L_0x128088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000001273c0_0 .net/2u *"_ivl_76", 3 0, L_0x128088370;  1 drivers
v0x600000127450_0 .net *"_ivl_78", 0 0, L_0x600000224d20;  1 drivers
v0x6000001274e0_0 .net *"_ivl_8", 31 0, L_0x600000224820;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000127570_0 .net/2u *"_ivl_80", 3 0, L_0x1280883b8;  1 drivers
v0x600000127600_0 .net *"_ivl_82", 0 0, L_0x600000224dc0;  1 drivers
v0x600000127690_0 .net *"_ivl_85", 0 0, L_0x600001822370;  1 drivers
L_0x128088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000127720_0 .net/2u *"_ivl_86", 3 0, L_0x128088400;  1 drivers
v0x6000001277b0_0 .net *"_ivl_88", 0 0, L_0x600000224e60;  1 drivers
v0x600000127840_0 .net "all_done", 0 0, L_0x6000018220d0;  1 drivers
v0x6000001278d0_0 .net "busy", 0 0, L_0x6000018223e0;  alias, 1 drivers
v0x600000127960_0 .net "clk", 0 0, v0x6000001219e0_0;  1 drivers
v0x6000001279f0_0 .var "decoded_opcode", 7 0;
v0x600000127a80_0 .var "decoded_subop", 7 0;
v0x600000127b10_0 .net "dma_clear", 0 0, L_0x600000224c80;  1 drivers
v0x600000127ba0_0 .net "dma_cmd", 127 0, L_0x6000018218f0;  alias, 1 drivers
v0x600000127c30_0 .var "dma_cmd_reg", 127 0;
v0x600000127cc0_0 .net "dma_done", 0 0, v0x600000121b90_0;  1 drivers
v0x600000127d50_0 .net "dma_ready", 0 0, v0x600000121c20_0;  1 drivers
v0x600000127de0_0 .net "dma_valid", 0 0, L_0x600001822300;  alias, 1 drivers
v0x600000127e70_0 .var "dma_valid_reg", 0 0;
v0x600000127f00_0 .net "done", 0 0, L_0x600001822450;  alias, 1 drivers
v0x600000120000_0 .var "done_reg", 0 0;
v0x600000120090_0 .net "error", 0 0, L_0x600001822530;  alias, 1 drivers
v0x600000120120_0 .var "error_reg", 0 0;
v0x6000001201b0_0 .net "global_sync_in", 0 0, v0x600000121f80_0;  1 drivers
v0x600000120240_0 .net "imem_addr", 19 0, L_0x600001822140;  alias, 1 drivers
v0x6000001202d0_0 .var "imem_addr_reg", 19 0;
v0x600000120360_0 .net "imem_data", 127 0, v0x6000001221c0_0;  1 drivers
v0x6000001203f0_0 .net "imem_re", 0 0, L_0x6000018221b0;  alias, 1 drivers
v0x600000120480_0 .var "imem_re_reg", 0 0;
v0x600000120510_0 .net "imem_valid", 0 0, v0x6000001222e0_0;  1 drivers
v0x6000001205a0_0 .var "instr_reg", 127 0;
v0x600000120630_0 .net "loop_count", 15 0, L_0x6000002246e0;  1 drivers
v0x6000001206c0 .array "loop_counter", 3 0, 15 0;
v0x600000120750_0 .var "loop_sp", 1 0;
v0x6000001207e0 .array "loop_start_addr", 3 0, 19 0;
v0x600000120870_0 .net "mxu_clear", 0 0, L_0x600000224000;  1 drivers
v0x600000120900_0 .net "mxu_cmd", 127 0, L_0x600001822220;  alias, 1 drivers
v0x600000120990_0 .var "mxu_cmd_reg", 127 0;
v0x600000120a20_0 .net "mxu_done", 0 0, v0x600000122490_0;  1 drivers
v0x600000120ab0_0 .net "mxu_ready", 0 0, v0x600000122520_0;  1 drivers
v0x600000120b40_0 .net "mxu_valid", 0 0, L_0x600001822290;  alias, 1 drivers
v0x600000120bd0_0 .var "mxu_valid_reg", 0 0;
v0x600000120c60_0 .net "opcode", 7 0, L_0x6000002245a0;  1 drivers
v0x600000120cf0_0 .var "pc", 19 0;
v0x600000120d80_0 .var "pending_dma", 7 0;
v0x600000120e10_0 .var "pending_mxu", 7 0;
v0x600000120ea0_0 .var "pending_vpu", 7 0;
v0x600000120f30_0 .net "rst_n", 0 0, v0x6000001226d0_0;  1 drivers
v0x600000120fc0_0 .net "start", 0 0, v0x600000122760_0;  1 drivers
v0x600000121050_0 .net "start_pc", 19 0, v0x6000001227f0_0;  1 drivers
v0x6000001210e0_0 .var "state", 3 0;
v0x600000121170_0 .net "subop", 7 0, L_0x600000224640;  1 drivers
v0x600000121200_0 .net "sync_grant", 0 0, v0x600000122880_0;  1 drivers
v0x600000121290_0 .net "sync_mask", 7 0, L_0x600000224780;  1 drivers
v0x600000121320_0 .net "sync_request", 0 0, L_0x6000018225a0;  alias, 1 drivers
v0x6000001213b0_0 .var "sync_request_reg", 0 0;
v0x600000121440_0 .net "vpu_clear", 0 0, L_0x600000224b40;  1 drivers
v0x6000001214d0_0 .net "vpu_cmd", 127 0, L_0x600001821a40;  alias, 1 drivers
v0x600000121560_0 .var "vpu_cmd_reg", 127 0;
v0x6000001215f0_0 .net "vpu_done", 0 0, v0x600000122a30_0;  1 drivers
v0x600000121680_0 .net "vpu_ready", 0 0, v0x600000122ac0_0;  1 drivers
v0x600000121710_0 .net "vpu_valid", 0 0, L_0x600001821f10;  alias, 1 drivers
v0x6000001217a0_0 .var "vpu_valid_reg", 0 0;
E_0x600002635bc0/0 .event negedge, v0x600000120f30_0;
E_0x600002635bc0/1 .event posedge, v0x600000127960_0;
E_0x600002635bc0 .event/or E_0x600002635bc0/0, E_0x600002635bc0/1;
L_0x6000002245a0 .part v0x6000001221c0_0, 120, 8;
L_0x600000224640 .part v0x6000001221c0_0, 112, 8;
L_0x6000002246e0 .part v0x6000001221c0_0, 32, 16;
L_0x600000224780 .part v0x6000001221c0_0, 104, 8;
L_0x600000224820 .concat [ 8 24 0 0], v0x600000120e10_0, L_0x128088010;
L_0x6000002248c0 .cmp/eq 32, L_0x600000224820, L_0x128088058;
L_0x600000224960 .concat [ 8 24 0 0], v0x600000120ea0_0, L_0x1280880a0;
L_0x600000224a00 .cmp/eq 32, L_0x600000224960, L_0x1280880e8;
L_0x6000002241e0 .concat [ 8 24 0 0], v0x600000120d80_0, L_0x128088130;
L_0x600000224280 .cmp/eq 32, L_0x6000002241e0, L_0x128088178;
L_0x600000224320 .concat [ 8 24 0 0], v0x600000120e10_0, L_0x1280881c0;
L_0x600000224000 .cmp/eq 32, L_0x600000224320, L_0x128088208;
L_0x600000224aa0 .concat [ 8 24 0 0], v0x600000120ea0_0, L_0x128088250;
L_0x600000224b40 .cmp/eq 32, L_0x600000224aa0, L_0x128088298;
L_0x600000224be0 .concat [ 8 24 0 0], v0x600000120d80_0, L_0x1280882e0;
L_0x600000224c80 .cmp/eq 32, L_0x600000224be0, L_0x128088328;
L_0x600000224d20 .cmp/ne 4, v0x6000001210e0_0, L_0x128088370;
L_0x600000224dc0 .cmp/ne 4, v0x6000001210e0_0, L_0x1280883b8;
L_0x600000224e60 .cmp/ne 4, v0x6000001210e0_0, L_0x128088400;
S_0x123e1c550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 212, 4 212 0, S_0x123e1b630;
 .timescale 0 0;
v0x600000126760_0 .var/i "i", 31 0;
S_0x123e04b10 .scope task, "wait_done" "wait_done" 3 84, 3 84 0, S_0x123e1df10;
 .timescale -9 -12;
v0x600000121830_0 .var/i "cnt", 31 0;
v0x6000001218c0_0 .var/i "timeout", 31 0;
TD_tb_local_cmd_processor.wait_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000121830_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x600000121dd0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v0x600000121e60_0;
    %nor/r;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x600000121830_0;
    %load/vec4 v0x6000001218c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0x6000026354c0;
    %load/vec4 v0x600000121830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121830_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x123e1b630;
T_2 ;
    %wait E_0x600002635bc0;
    %load/vec4 v0x600000120f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000120e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000120ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000120d80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000120a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000120e10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000120e10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000120e10_0, 0;
T_2.2 ;
    %load/vec4 v0x6000001215f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000120ea0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000120ea0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000120ea0_0, 0;
T_2.5 ;
    %load/vec4 v0x600000127cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000120d80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600000120d80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000120d80_0, 0;
T_2.8 ;
    %load/vec4 v0x600000120bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600000120ab0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600000120e10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000120e10_0, 0;
T_2.11 ;
    %load/vec4 v0x6000001217a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600000121680_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600000120ea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000120ea0_0, 0;
T_2.14 ;
    %load/vec4 v0x600000127e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600000127d50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600000120d80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000120d80_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x123e1b630;
T_3 ;
    %wait E_0x600002635bc0;
    %load/vec4 v0x600000120f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000001205a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000001202d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000120990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120bd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000121560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000001217a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000127c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000127e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000001213b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000001279f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000127a80_0, 0;
    %fork t_1, S_0x123e1c550;
    %jmp t_0;
    .scope S_0x123e1c550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000126760_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000126760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000126760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000001207e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000126760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000001206c0, 0, 4;
    %load/vec4 v0x600000126760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000126760_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x123e1b630;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000120bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600000120ab0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120bd0_0, 0;
T_3.4 ;
    %load/vec4 v0x6000001217a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600000121680_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000001217a0_0, 0;
T_3.7 ;
    %load/vec4 v0x600000127e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600000127d50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000127e70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120480_0, 0;
    %load/vec4 v0x6000001210e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600000120fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600000121050_0;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600000120cf0_0;
    %assign/vec4 v0x6000001202d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120480_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600000120510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600000120360_0;
    %assign/vec4 v0x6000001205a0_0, 0;
    %load/vec4 v0x600000120360_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000001279f0_0, 0;
    %load/vec4 v0x600000120360_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000127a80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000001279f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000120750_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000001207e0, 0, 4;
    %load/vec4 v0x6000001205a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000120750_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000001206c0, 0, 4;
    %load/vec4 v0x600000120750_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000001206c0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000001206c0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000001206c0, 0, 4;
    %load/vec4 v0x600000120750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000001207e0, 4;
    %assign/vec4 v0x600000120cf0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600000120750_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000001213b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120000_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600000127840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.46 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000001279f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.52;
T_3.48 ;
    %load/vec4 v0x6000001205a0_0;
    %assign/vec4 v0x600000120990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000120bd0_0, 0;
    %load/vec4 v0x600000120ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.53, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.53 ;
    %jmp T_3.52;
T_3.49 ;
    %load/vec4 v0x6000001205a0_0;
    %assign/vec4 v0x600000121560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000001217a0_0, 0;
    %load/vec4 v0x600000121680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.55 ;
    %jmp T_3.52;
T_3.50 ;
    %load/vec4 v0x6000001205a0_0;
    %assign/vec4 v0x600000127c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000127e70_0, 0;
    %load/vec4 v0x600000127d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.57 ;
    %jmp T_3.52;
T_3.52 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600000127a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
    %jmp T_3.64;
T_3.59 ;
    %load/vec4 v0x600000120870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.65, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.65 ;
    %jmp T_3.64;
T_3.60 ;
    %load/vec4 v0x600000121440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.67 ;
    %jmp T_3.64;
T_3.61 ;
    %load/vec4 v0x600000127b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.69 ;
    %jmp T_3.64;
T_3.62 ;
    %load/vec4 v0x600000127840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.71 ;
    %jmp T_3.64;
T_3.64 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600000121200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000001213b0_0, 0;
    %load/vec4 v0x600000120cf0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.73 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600000120fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %load/vec4 v0x600000121050_0;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120000_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600000120fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000120120_0, 0;
    %load/vec4 v0x600000121050_0;
    %assign/vec4 v0x600000120cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000120750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001210e0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123e1df10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001219e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001226d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122760_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000001227f0_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000001221c0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001222e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000122520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000122ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000121c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000121b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000121f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122880_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000001225b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000121cb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000122400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000121b00_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x123e1df10;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x6000001219e0_0;
    %inv;
    %store/vec4 v0x6000001219e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e1df10;
T_6 ;
    %wait E_0x6000026354c0;
    %load/vec4 v0x600000122250_0;
    %assign/vec4 v0x6000001222e0_0, 0;
    %load/vec4 v0x600000122250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600000122130_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000001220a0, 4;
    %assign/vec4 v0x6000001221c0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123e1df10;
T_7 ;
    %wait E_0x600002635bc0;
    %load/vec4 v0x6000001226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000122490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000121b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000001225b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000121cb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000122490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000121b90_0, 0;
    %load/vec4 v0x600000122640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x600000122520_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000001225b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6000001225b0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.5, 5;
    %load/vec4 v0x6000001225b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000001225b0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x6000001225b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000122490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000001225b0_0, 0;
T_7.7 ;
T_7.6 ;
T_7.3 ;
    %load/vec4 v0x600000121d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x600000121c20_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x600000121cb0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x600000121cb0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x600000121cb0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000121cb0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x600000121cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000121b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000121cb0_0, 0;
T_7.14 ;
T_7.13 ;
T_7.10 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123e1df10;
T_8 ;
    %wait E_0x6000026354c0;
    %load/vec4 v0x600000122640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000122520_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600000122400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000122400_0, 0, 32;
    %vpi_call/w 3 70 "$display", "  MXU cmd #%0d", v0x600000122400_0 {0 0 0};
T_8.0 ;
    %load/vec4 v0x600000121d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v0x600000121c20_0;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x600000121b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121b00_0, 0, 32;
    %vpi_call/w 3 71 "$display", "  DMA cmd #%0d", v0x600000121b00_0 {0 0 0};
T_8.3 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x123e1df10;
T_9 ;
    %vpi_call/w 3 97 "$display", "\000" {0 0 0};
    %vpi_call/w 3 98 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\221     Local Command Processor (LCP) Testbench                \342\225\221" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000122010_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x600000122010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x600000122010_0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %load/vec4 v0x600000122010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000122010_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000001226d0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 108 "$display", "\012[TEST 1] NOP + HALT" {0 0 0};
    %pushi/vec4 0, 0, 128;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000001227f0_0, 0, 20;
    %fork TD_tb_local_cmd_processor.do_start, S_0x123e1d210;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x6000001218c0_0, 0, 32;
    %fork TD_tb_local_cmd_processor.wait_done, S_0x123e04b10;
    %join;
    %load/vec4 v0x600000121dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x600000121e60_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call/w 3 114 "$display", "  PASS" {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 115 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
T_9.3 ;
    %delay 30000, 0;
    %vpi_call/w 3 119 "$display", "\012[TEST 2] TENSOR Command" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000122400_0, 0, 32;
    %pushi/vec4 2147483648, 0, 39;
    %concati/vec4 2149056528, 0, 68;
    %concati/vec4 256, 0, 21;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000001227f0_0, 0, 20;
    %fork TD_tb_local_cmd_processor.do_start, S_0x123e1d210;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x6000001218c0_0, 0, 32;
    %fork TD_tb_local_cmd_processor.wait_done, S_0x123e04b10;
    %join;
    %load/vec4 v0x600000121dd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.8, 10;
    %load/vec4 v0x600000121e60_0;
    %nor/r;
    %and;
T_9.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.7, 9;
    %load/vec4 v0x600000122400_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %vpi_call/w 3 127 "$display", "  PASS" {0 0 0};
    %jmp T_9.6;
T_9.5 ;
    %vpi_call/w 3 128 "$display", "  FAIL (mxu=%0d)", v0x600000122400_0 {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
T_9.6 ;
    %delay 30000, 0;
    %vpi_call/w 3 132 "$display", "\012[TEST 3] Loop (3 iterations)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000122400_0, 0, 32;
    %pushi/vec4 2684354560, 0, 37;
    %concati/vec4 3221225472, 0, 89;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 2147483648, 0, 39;
    %concati/vec4 0, 0, 89;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 3221225472, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000001227f0_0, 0, 20;
    %fork TD_tb_local_cmd_processor.do_start, S_0x123e1d210;
    %join;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x6000001218c0_0, 0, 32;
    %fork TD_tb_local_cmd_processor.wait_done, S_0x123e04b10;
    %join;
    %load/vec4 v0x600000121dd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.12, 10;
    %load/vec4 v0x600000121e60_0;
    %nor/r;
    %and;
T_9.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.11, 9;
    %load/vec4 v0x600000122400_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %vpi_call/w 3 141 "$display", "  PASS" {0 0 0};
    %jmp T_9.10;
T_9.9 ;
    %vpi_call/w 3 142 "$display", "  FAIL (mxu=%0d)", v0x600000122400_0 {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
T_9.10 ;
    %delay 30000, 0;
    %vpi_call/w 3 146 "$display", "\012[TEST 4] Barrier" {0 0 0};
    %pushi/vec4 3758096384, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000001220a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000001227f0_0, 0, 20;
    %fork TD_tb_local_cmd_processor.do_start, S_0x123e1d210;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000122010_0, 0, 32;
T_9.13 ;
    %load/vec4 v0x600000122910_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.15, 9;
    %load/vec4 v0x600000122010_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 8;
    %jmp/0xz T_9.14, 8;
    %wait E_0x6000026354c0;
    %load/vec4 v0x600000122010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000122010_0, 0, 32;
    %jmp T_9.13;
T_9.14 ;
    %load/vec4 v0x600000122910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %vpi_call/w 3 157 "$display", "  Sync request received" {0 0 0};
    %delay 50000, 0;
    %wait E_0x600002635480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000122880_0, 0, 1;
    %wait E_0x6000026354c0;
    %wait E_0x600002635480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000122880_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x6000001218c0_0, 0, 32;
    %fork TD_tb_local_cmd_processor.wait_done, S_0x123e04b10;
    %join;
    %load/vec4 v0x600000121dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.20, 9;
    %load/vec4 v0x600000121e60_0;
    %nor/r;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %vpi_call/w 3 161 "$display", "  PASS" {0 0 0};
    %jmp T_9.19;
T_9.18 ;
    %vpi_call/w 3 162 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
T_9.19 ;
    %jmp T_9.17;
T_9.16 ;
    %vpi_call/w 3 163 "$display", "  FAIL: no sync_request" {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000121ef0_0, 0, 32;
T_9.17 ;
    %vpi_call/w 3 166 "$display", "\012\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 167 "$display", "Errors: %0d / 4 tests", v0x600000121ef0_0 {0 0 0};
    %load/vec4 v0x600000121ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %vpi_call/w 3 168 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_9.22;
T_9.21 ;
    %vpi_call/w 3 169 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_9.22 ;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x123e1df10;
T_10 ;
    %vpi_call/w 3 174 "$dumpfile", "lcp.vcd" {0 0 0};
    %vpi_call/w 3 174 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123e1df10 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x123e1df10;
T_11 ;
    %delay 50000000, 0;
    %vpi_call/w 3 175 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 175 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_local_cmd_processor.v";
    "rtl/control/local_cmd_processor.v";
