Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Nov 25 10:25:56 2025
| Host         : MagicBook-Pro-16-For-ZzzLTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eclock_timing_summary_routed.rpt -pb eclock_timing_summary_routed.pb -rpx eclock_timing_summary_routed.rpx -warn_on_violation
| Design       : eclock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: divider/CLK_1Hz_Out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.724        0.000                      0                   71        0.274        0.000                      0                   71        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.724        0.000                      0                   71        0.274        0.000                      0                   71        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.890ns (20.723%)  route 3.405ns (79.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.944     9.479    divider/count_div[26]_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     9.603 r  divider/count_div[17]_i_1/O
                         net (fo=1, routed)           0.000     9.603    divider/count_div_0[17]
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[17]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.081    15.327    divider/count_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.918ns (21.237%)  route 3.405ns (78.763%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.944     9.479    divider/count_div[26]_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.152     9.631 r  divider/count_div[19]_i_1/O
                         net (fo=1, routed)           0.000     9.631    divider/count_div_0[19]
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[19]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.118    15.364    divider/count_div_reg[19]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 divider/count_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.285ns (53.551%)  route 1.982ns (46.449%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.707     5.309    divider/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  divider/count_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  divider/count_div_reg[2]/Q
                         net (fo=2, routed)           0.730     6.558    divider/count_div[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.232 r  divider/count_div0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.232    divider/count_div0_carry_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  divider/count_div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.346    divider/count_div0_carry__0_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  divider/count_div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.460    divider/count_div0_carry__1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  divider/count_div0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.574    divider/count_div0_carry__2_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  divider/count_div0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.688    divider/count_div0_carry__3_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.022 r  divider/count_div0_carry__4/O[1]
                         net (fo=1, routed)           1.252     9.273    divider/count_div0_carry__4_n_6
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.303     9.576 r  divider/count_div[22]_i_1/O
                         net (fo=1, routed)           0.000     9.576    divider/count_div_0[22]
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[22]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.081    15.327    divider/count_div_reg[22]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_seg8/scan_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.952ns (24.799%)  route 2.887ns (75.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.703     5.305    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  u_seg8/scan_cnt_reg[12]/Q
                         net (fo=2, routed)           0.820     6.581    u_seg8/scan_cnt[12]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.124     6.705 f  u_seg8/scan_cnt[19]_i_4/O
                         net (fo=1, routed)           0.433     7.138    u_seg8/scan_cnt[19]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.262 f  u_seg8/scan_cnt[19]_i_3/O
                         net (fo=1, routed)           0.402     7.664    u_seg8/scan_cnt[19]_i_3_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  u_seg8/scan_cnt[19]_i_1/O
                         net (fo=23, routed)          0.853     8.641    u_seg8/digit_sel
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     8.765 r  u_seg8/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.379     9.144    u_seg8/digit_sel[0]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  u_seg8/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.589    15.011    u_seg8/CLK_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  u_seg8/digit_sel_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.067    15.168    u_seg8/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.652%)  route 3.039ns (77.348%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.579     9.113    divider/count_div[26]_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     9.237 r  divider/count_div[18]_i_1/O
                         net (fo=1, routed)           0.000     9.237    divider/count_div_0[18]
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[18]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.079    15.325    divider/count_div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.919ns (23.219%)  route 3.039ns (76.781%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.579     9.113    divider/count_div[26]_i_4_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.153     9.266 r  divider/count_div[20]_i_1/O
                         net (fo=1, routed)           0.000     9.266    divider/count_div_0[20]
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/count_div_reg[20]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y113         FDCE (Setup_fdce_C_D)        0.118    15.364    divider/count_div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.890ns (22.795%)  route 3.014ns (77.205%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.554     9.089    divider/count_div[26]_i_4_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     9.213 r  divider/count_div[25]_i_1/O
                         net (fo=1, routed)           0.000     9.213    divider/count_div_0[25]
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[25]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.079    15.325    divider/count_div_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.853%)  route 3.005ns (77.147%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.544     9.079    divider/count_div[26]_i_4_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     9.203 r  divider/count_div[21]_i_1/O
                         net (fo=1, routed)           0.000     9.203    divider/count_div_0[21]
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[21]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.077    15.323    divider/count_div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.919ns (23.364%)  route 3.014ns (76.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.554     9.089    divider/count_div[26]_i_4_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.153     9.242 r  divider/count_div[26]_i_1/O
                         net (fo=1, routed)           0.000     9.242    divider/count_div_0[26]
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[26]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.118    15.364    divider/count_div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 divider/count_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.912ns (23.286%)  route 3.005ns (76.714%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.706     5.308    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  divider/count_div_reg[11]/Q
                         net (fo=2, routed)           0.870     6.697    divider/count_div[11]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.821 r  divider/count_div[26]_i_8/O
                         net (fo=1, routed)           0.590     7.411    divider/count_div[26]_i_8_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  divider/count_div[26]_i_4/O
                         net (fo=27, routed)          1.544     9.079    divider/count_div[26]_i_4_n_0
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.146     9.225 r  divider/count_div[23]_i_1/O
                         net (fo=1, routed)           0.000     9.225    divider/count_div_0[23]
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584    15.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[23]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.118    15.364    divider/count_div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  6.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    u_seg8/CLK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  u_seg8/scan_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  u_seg8/scan_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179     1.834    u_seg8/scan_cnt[0]
    SLICE_X5Y112         LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  u_seg8/scan_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    u_seg8/scan_cnt[0]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  u_seg8/scan_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.029    u_seg8/CLK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  u_seg8/scan_cnt_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.091     1.604    u_seg8/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_seg8/scan_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.786    u_seg8/scan_cnt[7]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  u_seg8/scan_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.897    u_seg8/scan_cnt0_carry__0_n_5
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.028    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[7]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.105     1.617    u_seg8/scan_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_seg8/scan_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.786    u_seg8/scan_cnt[11]
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  u_seg8/scan_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.897    u_seg8/scan_cnt0_carry__1_n_5
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.028    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[11]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.105     1.617    u_seg8/scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_seg8/scan_cnt_reg[3]/Q
                         net (fo=2, routed)           0.134     1.788    u_seg8/scan_cnt[3]
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  u_seg8/scan_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.899    u_seg8/scan_cnt0_carry_n_5
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.029    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.105     1.618    u_seg8/scan_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  u_seg8/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_seg8/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           0.134     1.787    u_seg8/scan_cnt[15]
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  u_seg8/scan_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.898    u_seg8/scan_cnt0_carry__2_n_5
    SLICE_X4Y115         FDRE                                         r  u_seg8/scan_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.861     2.027    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  u_seg8/scan_cnt_reg[15]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.105     1.617    u_seg8/scan_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  u_seg8/scan_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_seg8/scan_cnt_reg[19]/Q
                         net (fo=2, routed)           0.134     1.786    u_seg8/scan_cnt[19]
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  u_seg8/scan_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.897    u_seg8/scan_cnt0_carry__3_n_5
    SLICE_X4Y116         FDRE                                         r  u_seg8/scan_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.860     2.026    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  u_seg8/scan_cnt_reg[19]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u_seg8/scan_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 divider/CLK_1Hz_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/CLK_1Hz_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.868%)  route 0.202ns (49.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/CLK_1Hz_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  divider/CLK_1Hz_Out_reg/Q
                         net (fo=19, routed)          0.202     1.879    divider/CLK
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  divider/CLK_1Hz_Out_i_1/O
                         net (fo=1, routed)           0.000     1.924    divider/CLK_1Hz_Out_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  divider/CLK_1Hz_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/CLK_1Hz_Out_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.120     1.633    divider/CLK_1Hz_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_seg8/scan_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.786    u_seg8/scan_cnt[7]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  u_seg8/scan_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.930    u_seg8/scan_cnt0_carry__0_n_4
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.028    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  u_seg8/scan_cnt_reg[8]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.105     1.617    u_seg8/scan_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.512    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_seg8/scan_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.786    u_seg8/scan_cnt[11]
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  u_seg8/scan_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.930    u_seg8/scan_cnt0_carry__1_n_4
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.028    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_seg8/scan_cnt_reg[12]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.105     1.617    u_seg8/scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_seg8/scan_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg8/scan_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_seg8/scan_cnt_reg[3]/Q
                         net (fo=2, routed)           0.134     1.788    u_seg8/scan_cnt[3]
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.932 r  u_seg8/scan_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.932    u_seg8/scan_cnt0_carry_n_4
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.029    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  u_seg8/scan_cnt_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.105     1.618    u_seg8/scan_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    divider/CLK_1Hz_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    divider/count_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    divider/count_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    divider/count_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    divider/count_div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    divider/count_div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    divider/count_div_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    divider/count_div_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    divider/count_div_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    divider/CLK_1Hz_Out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    divider/CLK_1Hz_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    divider/count_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    divider/count_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    divider/CLK_1Hz_Out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    divider/CLK_1Hz_Out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    divider/count_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    divider/count_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    divider/count_div_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.098ns  (logic 4.762ns (39.362%)  route 7.336ns (60.638%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 r  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 r  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.009     4.865    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     4.989 r  u_seg8/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.532     8.521    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.098 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.098    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.736ns  (logic 4.740ns (40.393%)  route 6.995ns (59.607%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 r  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 r  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.663     4.519    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     4.643 r  u_seg8/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.538     8.180    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.736 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.736    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.475ns  (logic 4.955ns (43.177%)  route 6.520ns (56.823%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 r  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 r  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.009     4.865    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.152     5.017 r  u_seg8/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.716     7.733    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    11.475 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.475    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 4.746ns (41.468%)  route 6.698ns (58.532%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 f  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 f  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 f  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.594     4.450    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.124     4.574 r  u_seg8/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.310     7.883    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.444 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.444    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.489ns  (logic 4.967ns (47.357%)  route 5.522ns (52.643%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 r  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 r  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.663     4.519    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.153     4.672 r  u_seg8/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.064     6.736    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    10.489 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.489    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.955ns (48.241%)  route 5.317ns (51.759%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 r  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 r  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.594     4.450    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.149     4.599 r  u_seg8/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.928     6.527    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    10.272 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.272    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 4.678ns (45.855%)  route 5.524ns (54.145%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          1.194     1.650    u_sec/sec_reg[5]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.154     1.804 f  u_sec/seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.783     2.586    u_seg8/seg_OBUF[6]_inst_i_6_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.327     2.913 f  u_seg8/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.818     3.732    u_seg8/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.856 f  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.819     4.675    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     4.799 r  u_seg8/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     6.709    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.202 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.202    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.271ns (57.721%)  route 3.128ns (42.279%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[1]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_sec/sec_reg[1]/Q
                         net (fo=10, routed)          0.911     1.330    u_sec/sec_reg[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.299     1.629 r  u_sec/LED_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           2.217     3.846    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.399 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.399    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.991ns (66.157%)  route 2.042ns (33.843%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[0]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_sec/sec_reg[0]/Q
                         net (fo=9, routed)           2.042     2.498    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.033 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.033    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_min
                            (input port)
  Destination:            u_hour/hour_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.176ns  (logic 1.880ns (36.314%)  route 3.296ns (63.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  add_min (IN)
                         net (fo=0)                   0.000     0.000    add_min
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  add_min_IBUF_inst/O
                         net (fo=4, routed)           1.782     3.261    u_min/add_min_IBUF
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     3.385 f  u_min/min[5]_i_2/O
                         net (fo=5, routed)           0.839     4.224    u_min/min[5]_i_2_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     4.348 r  u_min/hour[2]_i_2/O
                         net (fo=3, routed)           0.676     5.024    u_hour/hour_reg[0]_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I1_O)        0.152     5.176 r  u_hour/hour[1]_i_1/O
                         net (fo=1, routed)           0.000     5.176    u_hour/hour_next[1]
    SLICE_X1Y102         FDCE                                         r  u_hour/hour_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hour/hour_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_hour/hour_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  u_hour/hour_reg[1]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_hour/hour_reg[1]/Q
                         net (fo=8, routed)           0.083     0.211    u_hour/Q[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  u_hour/hour[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    u_hour/hour_next[2]
    SLICE_X1Y102         FDCE                                         r  u_hour/hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sec/sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.156%)  route 0.157ns (45.844%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          0.157     0.298    u_sec/sec_reg[5]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  u_sec/sec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_sec/sec_next[3]
    SLICE_X2Y100         FDCE                                         r  u_sec/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sec/sec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.156%)  route 0.157ns (45.844%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  u_sec/sec_reg[5]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_sec/sec_reg[5]/Q
                         net (fo=10, routed)          0.157     0.298    u_sec/sec_reg[5]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  u_sec/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_sec/sec_next[4]
    SLICE_X2Y100         FDCE                                         r  u_sec/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hour/hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_hour/hour_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  u_hour/hour_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_hour/hour_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    u_hour/Q[0]
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  u_hour/hour[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u_hour/hour_next[1]
    SLICE_X1Y102         FDCE                                         r  u_hour/hour_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hour/hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_hour/hour_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  u_hour/hour_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_hour/hour_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    u_hour/Q[0]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.045     0.365 r  u_hour/hour[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    u_hour/hour_next[0]
    SLICE_X1Y102         FDCE                                         r  u_hour/hour_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sec/sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sec/sec_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.794%)  route 0.159ns (43.206%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE                         0.000     0.000 r  u_sec/sec_reg[4]/C
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_sec/sec_reg[4]/Q
                         net (fo=10, routed)          0.159     0.323    u_sec/sec_reg[4]
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.368 r  u_sec/sec[5]_i_1/O
                         net (fo=1, routed)           0.000     0.368    u_sec/sec_next[5]
    SLICE_X4Y101         FDCE                                         r  u_sec/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_min/min_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_min/min_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE                         0.000     0.000 r  u_min/min_reg[3]/C
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_min/min_reg[3]/Q
                         net (fo=11, routed)          0.185     0.326    u_min/min[3]
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  u_min/min[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u_min/min_next[4]
    SLICE_X0Y102         FDCE                                         r  u_min/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hour/hour_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_hour/hour_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE                         0.000     0.000 r  u_hour/hour_reg[3]/C
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_hour/hour_reg[3]/Q
                         net (fo=6, routed)           0.196     0.337    u_hour/hour[3]
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  u_hour/hour[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_hour/hour_next[3]
    SLICE_X4Y103         FDCE                                         r  u_hour/hour_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_min/min_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_min/min_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE                         0.000     0.000 r  u_min/min_reg[3]/C
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_min/min_reg[3]/Q
                         net (fo=11, routed)          0.196     0.337    u_min/min[3]
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  u_min/min[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_min/min_next[3]
    SLICE_X0Y102         FDCE                                         r  u_min/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_min/min_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_min/min_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE                         0.000     0.000 r  u_min/min_reg[2]/C
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_min/min_reg[2]/Q
                         net (fo=10, routed)          0.175     0.339    u_min/min[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  u_min/min[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    u_min/min_next[2]
    SLICE_X2Y103         FDCE                                         r  u_min/min_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 4.529ns (40.019%)  route 6.788ns (59.981%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 f  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.009     9.395    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  u_seg8/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.532    13.051    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.629 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.629    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.955ns  (logic 4.507ns (41.146%)  route 6.447ns (58.854%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 f  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.663     9.049    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.173 r  u_seg8/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.538    12.711    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.266 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.266    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 4.722ns (44.152%)  route 5.972ns (55.848%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 f  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.009     9.395    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.152     9.547 r  u_seg8/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.716    12.264    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    16.005 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.005    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.663ns  (logic 4.513ns (42.320%)  route 6.150ns (57.680%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 r  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 f  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 f  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.594     8.980    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.104 r  u_seg8/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.310    12.414    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.974 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.974    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 4.734ns (48.767%)  route 4.974ns (51.233%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 f  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.663     9.049    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.153     9.202 r  u_seg8/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.064    11.266    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    15.019 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.019    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.466ns (46.065%)  route 5.228ns (53.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  u_seg8/digit_sel_reg[2]/Q
                         net (fo=16, routed)          1.047     6.777    u_seg8/digit_sel_reg_n_0_[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I0_O)        0.327     7.104 r  u_seg8/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.181    11.286    an_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.005 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.005    an[1]
    K2                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.491ns  (logic 4.722ns (49.755%)  route 4.769ns (50.245%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 f  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 r  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.594     8.980    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.149     9.129 r  u_seg8/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.928    11.057    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.802 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.802    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.421ns  (logic 4.445ns (47.183%)  route 4.976ns (52.817%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          1.042     6.809    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I1_O)        0.124     6.933 r  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.318     7.252    u_sec/an_OBUF[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.376 f  u_sec/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.886     8.262    u_seg8/seg_OBUF[2]_inst_i_1_3
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.386 f  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.819     9.205    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.329 r  u_seg8/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910    11.239    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.732 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.732    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.522ns (49.796%)  route 4.559ns (50.204%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  u_seg8/digit_sel_reg[2]/Q
                         net (fo=16, routed)          1.218     6.948    u_seg8/digit_sel_reg_n_0_[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.327     7.275 r  u_seg8/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.342    10.617    an_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.393 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.393    an[5]
    T9                                                                r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.507ns (50.380%)  route 4.439ns (49.620%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.709     5.311    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  u_seg8/digit_sel_reg[2]/Q
                         net (fo=16, routed)          1.046     6.776    u_seg8/digit_sel_reg_n_0_[2]
    SLICE_X3Y103         LUT3 (Prop_lut3_I0_O)        0.327     7.103 r  u_seg8/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.393    10.497    an_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         3.761    14.258 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.258    an[0]
    U13                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/CLK_1Hz_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.385ns (79.207%)  route 0.364ns (20.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/CLK_1Hz_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  divider/CLK_1Hz_Out_reg/Q
                         net (fo=19, routed)          0.364     2.041    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.262 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.262    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.422ns (73.548%)  route 0.512ns (26.452%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  u_seg8/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_seg8/digit_sel_reg[0]/Q
                         net (fo=23, routed)          0.174     1.832    u_seg8/digit_sel_reg[0]_0
    SLICE_X2Y103         LUT3 (Prop_lut3_I2_O)        0.045     1.877 r  u_seg8/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.338     2.215    an_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.451 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.451    an[7]
    J17                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.422ns (71.092%)  route 0.578ns (28.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  u_seg8/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_seg8/digit_sel_reg[0]/Q
                         net (fo=23, routed)          0.239     1.897    u_seg8/digit_sel_reg[0]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.045     1.942 r  u_seg8/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.282    an_OBUF[6]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.518 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.518    an[6]
    J18                                                               r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.545ns (68.529%)  route 0.709ns (31.471%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  u_seg8/digit_sel_reg[2]/Q
                         net (fo=16, routed)          0.268     1.913    u_seg8/digit_sel_reg_n_0_[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.102     2.015 r  u_seg8/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.457    an_OBUF[4]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.772 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.772    an[4]
    J14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.425ns (62.194%)  route 0.866ns (37.806%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          0.244     1.902    u_seg8/digit_sel_reg[1]_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I4_O)        0.045     1.947 f  u_seg8/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.200     2.147    u_seg8/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.045     2.192 r  u_seg8/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.615    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.809 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.809    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.478ns (62.982%)  route 0.869ns (37.018%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  u_seg8/digit_sel_reg[2]/Q
                         net (fo=16, routed)          0.268     1.913    u_seg8/digit_sel_reg_n_0_[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.099     2.012 r  u_seg8/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.613    an_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.864 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.864    an[3]
    P14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.535ns (61.695%)  route 0.953ns (38.305%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          0.292     1.951    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.996 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.208     2.204    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.044     2.248 r  u_seg8/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.701    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.006 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.006    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.544ns (60.380%)  route 1.013ns (39.620%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          0.292     1.951    u_seg8/digit_sel_reg[1]_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.996 r  u_seg8/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.232     2.227    u_seg8/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.042     2.269 r  u_seg8/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.759    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.316     4.074 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.074    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.438ns (56.194%)  route 1.121ns (43.806%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          0.331     1.989    u_seg8/digit_sel_reg[1]_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.045     2.034 r  u_seg8/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.790     2.825    an_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.077 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.077    an[2]
    T14                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg8/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.536ns (55.555%)  route 1.229ns (44.445%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    u_seg8/CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_seg8/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_seg8/digit_sel_reg[1]/Q
                         net (fo=20, routed)          0.244     1.902    u_seg8/digit_sel_reg[1]_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  u_seg8/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.185     2.132    u_seg8/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.049     2.181 r  u_seg8/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.982    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.283 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.283    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.601ns (27.767%)  route 4.165ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          2.283     5.766    divider/rst_n
    SLICE_X3Y112         FDCE                                         f  divider/count_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.585     5.007    divider/CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  divider/count_div_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.601ns (27.767%)  route 4.165ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          2.283     5.766    divider/rst_n
    SLICE_X2Y112         FDCE                                         f  divider/count_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.585     5.007    divider/CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  divider/count_div_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.601ns (27.767%)  route 4.165ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          2.283     5.766    divider/rst_n
    SLICE_X2Y112         FDCE                                         f  divider/count_div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.585     5.007    divider/CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  divider/count_div_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.601ns (27.767%)  route 4.165ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          2.283     5.766    divider/rst_n
    SLICE_X2Y112         FDCE                                         f  divider/count_div_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.585     5.007    divider/CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  divider/count_div_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.601ns (27.767%)  route 4.165ns (72.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          2.283     5.766    divider/rst_n
    SLICE_X2Y112         FDCE                                         f  divider/count_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.585     5.007    divider/CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  divider/count_div_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.601ns (29.280%)  route 3.867ns (70.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          1.985     5.468    divider/rst_n
    SLICE_X2Y111         FDCE                                         f  divider/count_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586     5.008    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.601ns (29.280%)  route 3.867ns (70.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          1.985     5.468    divider/rst_n
    SLICE_X2Y111         FDCE                                         f  divider/count_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586     5.008    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.601ns (29.280%)  route 3.867ns (70.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          1.985     5.468    divider/rst_n
    SLICE_X2Y111         FDCE                                         f  divider/count_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586     5.008    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 1.601ns (29.280%)  route 3.867ns (70.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          1.985     5.468    divider/rst_n
    SLICE_X2Y111         FDCE                                         f  divider/count_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586     5.008    divider/CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  divider/count_div_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/CLK_1Hz_Out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.601ns (29.764%)  route 3.778ns (70.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.359    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.483 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          1.896     5.379    divider/rst_n
    SLICE_X2Y113         FDCE                                         f  divider/CLK_1Hz_Out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.584     5.006    divider/CLK_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  divider/CLK_1Hz_Out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.290ns (16.491%)  route 1.469ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.702     1.759    divider/rst_n
    SLICE_X2Y109         FDCE                                         f  divider/count_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    divider/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  divider/count_div_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.290ns (16.491%)  route 1.469ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.702     1.759    divider/rst_n
    SLICE_X2Y109         FDCE                                         f  divider/count_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    divider/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  divider/count_div_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.290ns (16.491%)  route 1.469ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.702     1.759    divider/rst_n
    SLICE_X2Y109         FDCE                                         f  divider/count_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    divider/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  divider/count_div_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.290ns (16.491%)  route 1.469ns (83.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.702     1.759    divider/rst_n
    SLICE_X2Y109         FDCE                                         f  divider/count_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.870     2.035    divider/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  divider/count_div_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            divider/count_div_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.290ns (16.221%)  route 1.498ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.012    divider/rst_n_IBUF
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  divider/count_div[26]_i_2/O
                         net (fo=45, routed)          0.731     1.788    divider/rst_n
    SLICE_X2Y114         FDCE                                         f  divider/count_div_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    divider/CLK_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  divider/count_div_reg[26]/C





