Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jun  2 02:45:54 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -file alinx_ax7203_utilization_hierarchical_place.rpt
| Design       : alinx_ax7203
| Device       : xc7a200tfbg484-2
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|              Instance              |                  Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| alinx_ax7203                       |                                    (top) |       5838 |       5689 |     144 |    5 | 5209 |     11 |     41 |          4 |
|   (alinx_ax7203)                   |                                    (top) |       2336 |       2190 |     144 |    2 | 3151 |     10 |     33 |          0 |
|   VexRiscv                         |                                 VexRiscv |       2809 |       2809 |       0 |    0 | 1251 |      1 |      8 |          4 |
|     (VexRiscv)                     |                                 VexRiscv |       1677 |       1677 |       0 |    0 | 1097 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache         |                         InstructionCache |        673 |        673 |       0 |    0 |   95 |      1 |      1 |          0 |
|     dataCache_1                    |                                DataCache |        469 |        469 |       0 |    0 |   59 |      0 |      5 |          0 |
|   cordic_dac                       |                               cordic_dac |        703 |        700 |       0 |    3 |  807 |      0 |      0 |          0 |
|     (cordic_dac)                   |                               cordic_dac |         21 |         21 |       0 |    0 |   68 |      0 |      0 |          0 |
|     u_cordic                       |                                   cordic |        682 |        679 |       0 |    3 |  739 |      0 |      0 |          0 |
|       (u_cordic)                   |                                   cordic |          5 |          4 |       0 |    1 |   18 |      0 |      0 |          0 |
|       cordic_round_inst            |                             cordic_round |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|       cordic_stages[0].stage_inst  |                    cordic_pipeline_stage |         41 |         41 |       0 |    0 |   37 |      0 |      0 |          0 |
|       cordic_stages[10].stage_inst |    cordic_pipeline_stage__parameterized9 |         45 |         44 |       0 |    1 |   48 |      0 |      0 |          0 |
|       cordic_stages[11].stage_inst |   cordic_pipeline_stage__parameterized10 |         45 |         45 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[12].stage_inst |   cordic_pipeline_stage__parameterized11 |         46 |         46 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[13].stage_inst |   cordic_pipeline_stage__parameterized12 |         29 |         29 |       0 |    0 |   31 |      0 |      0 |          0 |
|       cordic_stages[14].stage_inst | cordic_pipeline_stage__parameterized12_0 |         28 |         28 |       0 |    0 |   30 |      0 |      0 |          0 |
|       cordic_stages[1].stage_inst  |    cordic_pipeline_stage__parameterized0 |         43 |         43 |       0 |    0 |   40 |      0 |      0 |          0 |
|       cordic_stages[2].stage_inst  |    cordic_pipeline_stage__parameterized1 |         44 |         43 |       0 |    1 |   46 |      0 |      0 |          0 |
|       cordic_stages[3].stage_inst  |    cordic_pipeline_stage__parameterized2 |         45 |         45 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[4].stage_inst  |    cordic_pipeline_stage__parameterized3 |         47 |         47 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[5].stage_inst  |    cordic_pipeline_stage__parameterized4 |         47 |         47 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[6].stage_inst  |    cordic_pipeline_stage__parameterized5 |         47 |         47 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[7].stage_inst  |    cordic_pipeline_stage__parameterized6 |         45 |         45 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[8].stage_inst  |    cordic_pipeline_stage__parameterized7 |         47 |         47 |       0 |    0 |   49 |      0 |      0 |          0 |
|       cordic_stages[9].stage_inst  |    cordic_pipeline_stage__parameterized8 |         43 |         43 |       0 |    0 |   48 |      0 |      0 |          0 |
|       pre_stage                    |                        cordic_pre_rotate |         35 |         35 |       0 |    0 |   25 |      0 |      0 |          0 |
|     u_dac_out                      |                                      dac |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
+------------------------------------+------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


