
OccupancyDetector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006770  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08006880  08006880  00016880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a5c  08006a5c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006a5c  08006a5c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006a5c  08006a5c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a5c  08006a5c  00016a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a60  08006a60  00016a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006a64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a84  20000074  08006ad8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001af8  08006ad8  00021af8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019fa6  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000035c4  00000000  00000000  0003a043  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014c8  00000000  00000000  0003d608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001320  00000000  00000000  0003ead0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004682  00000000  00000000  0003fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012cd2  00000000  00000000  00044472  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000998c5  00000000  00000000  00057144  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f0a09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000590c  00000000  00000000  000f0a84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08006868 	.word	0x08006868

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08006868 	.word	0x08006868

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 ffc6 	bl	80010e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f890 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f938 	bl	80003d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000160:	f000 f90c 	bl	800037c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000164:	f000 f8da 	bl	800031c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  lcd_IO_init();
 8000168:	f000 fca8 	bl	8000abc <lcd_IO_init>

  lcd_init();
 800016c:	f000 fcea 	bl	8000b44 <lcd_init>
//  uint8_t textTX[56];
//
//  while(num < 100)
//  {
//  timStart = timer_start();
  CMD2LCD(0x01);
 8000170:	2001      	movs	r0, #1
 8000172:	f000 fcbf 	bl	8000af4 <CMD2LCD>
//  while((HAL_UART_Receive(&huart2, cliBufferRX, 1, 500) != HAL_OK) || (strcmp((char *)cliBufferRX, "x") != 0))
//  {}
//
//
//
  char2LCD("use inputs");
 8000176:	482e      	ldr	r0, [pc, #184]	; (8000230 <main+0xe0>)
 8000178:	f000 fd3c 	bl	8000bf4 <char2LCD>
  CMD2LCD(0xC0);
 800017c:	20c0      	movs	r0, #192	; 0xc0
 800017e:	f000 fcb9 	bl	8000af4 <CMD2LCD>
  char2LCD("room size: ");
 8000182:	482c      	ldr	r0, [pc, #176]	; (8000234 <main+0xe4>)
 8000184:	f000 fd36 	bl	8000bf4 <char2LCD>
  POT_Select();
 8000188:	f000 ff50 	bl	800102c <POT_Select>
  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))
 800018c:	e011      	b.n	80001b2 <main+0x62>
  {
	  CMD2LCD(0xCB);
 800018e:	20cb      	movs	r0, #203	; 0xcb
 8000190:	f000 fcb0 	bl	8000af4 <CMD2LCD>
	  //			else if(roomSz < 0xFFF)
	  //			{
	  //				strcpy((char *)room_str, "cl110");
	  //			}

	  strcpy((char *)room_str, roomSelect(ADC_Read()));
 8000194:	f000 ff66 	bl	8001064 <ADC_Read>
 8000198:	4603      	mov	r3, r0
 800019a:	b29b      	uxth	r3, r3
 800019c:	4618      	mov	r0, r3
 800019e:	f000 fc65 	bl	8000a6c <roomSelect>
 80001a2:	4603      	mov	r3, r0
 80001a4:	4619      	mov	r1, r3
 80001a6:	4824      	ldr	r0, [pc, #144]	; (8000238 <main+0xe8>)
 80001a8:	f005 ff6e 	bl	8006088 <strcpy>
	  char2LCD((char *)room_str);
 80001ac:	4822      	ldr	r0, [pc, #136]	; (8000238 <main+0xe8>)
 80001ae:	f000 fd21 	bl	8000bf4 <char2LCD>
  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))
 80001b2:	2140      	movs	r1, #64	; 0x40
 80001b4:	4821      	ldr	r0, [pc, #132]	; (800023c <main+0xec>)
 80001b6:	f001 fe5f 	bl	8001e78 <HAL_GPIO_ReadPin>
 80001ba:	4603      	mov	r3, r0
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d1e6      	bne.n	800018e <main+0x3e>
	  //		char2LCD("2");
	  //		HAL_Delay(300);
  }
//  printString((char *)room_str);
//  printString("\r\n");
  CMD2LCD(0x01);
 80001c0:	2001      	movs	r0, #1
 80001c2:	f000 fc97 	bl	8000af4 <CMD2LCD>
//
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001c6:	f003 f847 	bl	8003258 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of structQueue */
  structQueueHandle = osMessageQueueNew (1, sizeof(struct DataStruct), &structQueue_attributes);
 80001ca:	4a1d      	ldr	r2, [pc, #116]	; (8000240 <main+0xf0>)
 80001cc:	2106      	movs	r1, #6
 80001ce:	2001      	movs	r0, #1
 80001d0:	f003 f980 	bl	80034d4 <osMessageQueueNew>
 80001d4:	4602      	mov	r2, r0
 80001d6:	4b1b      	ldr	r3, [pc, #108]	; (8000244 <main+0xf4>)
 80001d8:	601a      	str	r2, [r3, #0]

  /* creation of rawQueue */
  rawQueueHandle = osMessageQueueNew (1, sizeof(struct DataStruct), &rawQueue_attributes);
 80001da:	4a1b      	ldr	r2, [pc, #108]	; (8000248 <main+0xf8>)
 80001dc:	2106      	movs	r1, #6
 80001de:	2001      	movs	r0, #1
 80001e0:	f003 f978 	bl	80034d4 <osMessageQueueNew>
 80001e4:	4602      	mov	r2, r0
 80001e6:	4b19      	ldr	r3, [pc, #100]	; (800024c <main+0xfc>)
 80001e8:	601a      	str	r2, [r3, #0]

  /* creation of roomQueue */
  roomQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &roomQueue_attributes);
 80001ea:	4a19      	ldr	r2, [pc, #100]	; (8000250 <main+0x100>)
 80001ec:	2102      	movs	r1, #2
 80001ee:	2001      	movs	r0, #1
 80001f0:	f003 f970 	bl	80034d4 <osMessageQueueNew>
 80001f4:	4602      	mov	r2, r0
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <main+0x104>)
 80001f8:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of calcTask */
  calcTaskHandle = osThreadNew(StartCalcTask, NULL, &calcTask_attributes);
 80001fa:	4a17      	ldr	r2, [pc, #92]	; (8000258 <main+0x108>)
 80001fc:	2100      	movs	r1, #0
 80001fe:	4817      	ldr	r0, [pc, #92]	; (800025c <main+0x10c>)
 8000200:	f003 f890 	bl	8003324 <osThreadNew>
 8000204:	4602      	mov	r2, r0
 8000206:	4b16      	ldr	r3, [pc, #88]	; (8000260 <main+0x110>)
 8000208:	601a      	str	r2, [r3, #0]

  /* creation of sendTask */
  sendTaskHandle = osThreadNew(StartSendTask, NULL, &sendTask_attributes);
 800020a:	4a16      	ldr	r2, [pc, #88]	; (8000264 <main+0x114>)
 800020c:	2100      	movs	r1, #0
 800020e:	4816      	ldr	r0, [pc, #88]	; (8000268 <main+0x118>)
 8000210:	f003 f888 	bl	8003324 <osThreadNew>
 8000214:	4602      	mov	r2, r0
 8000216:	4b15      	ldr	r3, [pc, #84]	; (800026c <main+0x11c>)
 8000218:	601a      	str	r2, [r3, #0]

  /* creation of lcdTask */
  lcdTaskHandle = osThreadNew(StartLcdTask, NULL, &lcdTask_attributes);
 800021a:	4a15      	ldr	r2, [pc, #84]	; (8000270 <main+0x120>)
 800021c:	2100      	movs	r1, #0
 800021e:	4815      	ldr	r0, [pc, #84]	; (8000274 <main+0x124>)
 8000220:	f003 f880 	bl	8003324 <osThreadNew>
 8000224:	4602      	mov	r2, r0
 8000226:	4b14      	ldr	r3, [pc, #80]	; (8000278 <main+0x128>)
 8000228:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800022a:	f003 f847 	bl	80032bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800022e:	e7fe      	b.n	800022e <main+0xde>
 8000230:	080068c4 	.word	0x080068c4
 8000234:	080068d0 	.word	0x080068d0
 8000238:	20001a00 	.word	0x20001a00
 800023c:	40010c00 	.word	0x40010c00
 8000240:	080069c8 	.word	0x080069c8
 8000244:	200019a8 	.word	0x200019a8
 8000248:	080069e0 	.word	0x080069e0
 800024c:	200019a4 	.word	0x200019a4
 8000250:	080069f8 	.word	0x080069f8
 8000254:	200019b4 	.word	0x200019b4
 8000258:	0800695c 	.word	0x0800695c
 800025c:	080004e9 	.word	0x080004e9
 8000260:	200019b0 	.word	0x200019b0
 8000264:	08006980 	.word	0x08006980
 8000268:	08000581 	.word	0x08000581
 800026c:	200019ac 	.word	0x200019ac
 8000270:	080069a4 	.word	0x080069a4
 8000274:	08000629 	.word	0x08000629
 8000278:	200019e8 	.word	0x200019e8

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b094      	sub	sp, #80	; 0x50
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000286:	2228      	movs	r2, #40	; 0x28
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f005 fed3 	bl	8006036 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	f107 0314 	add.w	r3, r7, #20
 8000294:	2200      	movs	r2, #0
 8000296:	601a      	str	r2, [r3, #0]
 8000298:	605a      	str	r2, [r3, #4]
 800029a:	609a      	str	r2, [r3, #8]
 800029c:	60da      	str	r2, [r3, #12]
 800029e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ac:	2302      	movs	r3, #2
 80002ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b0:	2301      	movs	r3, #1
 80002b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b4:	2310      	movs	r3, #16
 80002b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002b8:	2300      	movs	r3, #0
 80002ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002c0:	4618      	mov	r0, r3
 80002c2:	f001 fe09 	bl	8001ed8 <HAL_RCC_OscConfig>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80002cc:	f000 fa22 	bl	8000714 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d0:	230f      	movs	r3, #15
 80002d2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002d4:	2300      	movs	r3, #0
 80002d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002dc:	2300      	movs	r3, #0
 80002de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e0:	2300      	movs	r3, #0
 80002e2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	2100      	movs	r1, #0
 80002ea:	4618      	mov	r0, r3
 80002ec:	f002 f874 	bl	80023d8 <HAL_RCC_ClockConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002f6:	f000 fa0d 	bl	8000714 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80002fa:	2302      	movs	r3, #2
 80002fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80002fe:	2300      	movs	r3, #0
 8000300:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4618      	mov	r0, r3
 8000306:	f002 fa33 	bl	8002770 <HAL_RCCEx_PeriphCLKConfig>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000310:	f000 fa00 	bl	8000714 <Error_Handler>
  }
}
 8000314:	bf00      	nop
 8000316:	3750      	adds	r7, #80	; 0x50
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2200      	movs	r2, #0
 8000326:	601a      	str	r2, [r3, #0]
 8000328:	605a      	str	r2, [r3, #4]
 800032a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800032c:	4b11      	ldr	r3, [pc, #68]	; (8000374 <MX_ADC1_Init+0x58>)
 800032e:	4a12      	ldr	r2, [pc, #72]	; (8000378 <MX_ADC1_Init+0x5c>)
 8000330:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000332:	4b10      	ldr	r3, [pc, #64]	; (8000374 <MX_ADC1_Init+0x58>)
 8000334:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000338:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800033a:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <MX_ADC1_Init+0x58>)
 800033c:	2201      	movs	r2, #1
 800033e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000340:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <MX_ADC1_Init+0x58>)
 8000342:	2200      	movs	r2, #0
 8000344:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000346:	4b0b      	ldr	r3, [pc, #44]	; (8000374 <MX_ADC1_Init+0x58>)
 8000348:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800034c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800034e:	4b09      	ldr	r3, [pc, #36]	; (8000374 <MX_ADC1_Init+0x58>)
 8000350:	2200      	movs	r2, #0
 8000352:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000354:	4b07      	ldr	r3, [pc, #28]	; (8000374 <MX_ADC1_Init+0x58>)
 8000356:	2201      	movs	r2, #1
 8000358:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800035a:	4806      	ldr	r0, [pc, #24]	; (8000374 <MX_ADC1_Init+0x58>)
 800035c:	f000 ff16 	bl	800118c <HAL_ADC_Init>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000366:	f000 f9d5 	bl	8000714 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	200019b8 	.word	0x200019b8
 8000378:	40012400 	.word	0x40012400

0800037c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 8000382:	4a12      	ldr	r2, [pc, #72]	; (80003cc <MX_USART2_UART_Init+0x50>)
 8000384:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000386:	4b10      	ldr	r3, [pc, #64]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 8000388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800038c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800039a:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003a0:	4b09      	ldr	r3, [pc, #36]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 80003a2:	220c      	movs	r2, #12
 80003a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ac:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003b2:	4805      	ldr	r0, [pc, #20]	; (80003c8 <MX_USART2_UART_Init+0x4c>)
 80003b4:	f002 fd98 	bl	8002ee8 <HAL_UART_Init>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003be:	f000 f9a9 	bl	8000714 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	20001a28 	.word	0x20001a28
 80003cc:	40004400 	.word	0x40004400

080003d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b088      	sub	sp, #32
 80003d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d6:	f107 0310 	add.w	r3, r7, #16
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e4:	4b3c      	ldr	r3, [pc, #240]	; (80004d8 <MX_GPIO_Init+0x108>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a3b      	ldr	r2, [pc, #236]	; (80004d8 <MX_GPIO_Init+0x108>)
 80003ea:	f043 0310 	orr.w	r3, r3, #16
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b39      	ldr	r3, [pc, #228]	; (80004d8 <MX_GPIO_Init+0x108>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0310 	and.w	r3, r3, #16
 80003f8:	60fb      	str	r3, [r7, #12]
 80003fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fc:	4b36      	ldr	r3, [pc, #216]	; (80004d8 <MX_GPIO_Init+0x108>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a35      	ldr	r2, [pc, #212]	; (80004d8 <MX_GPIO_Init+0x108>)
 8000402:	f043 0304 	orr.w	r3, r3, #4
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b33      	ldr	r3, [pc, #204]	; (80004d8 <MX_GPIO_Init+0x108>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0304 	and.w	r3, r3, #4
 8000410:	60bb      	str	r3, [r7, #8]
 8000412:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	4b30      	ldr	r3, [pc, #192]	; (80004d8 <MX_GPIO_Init+0x108>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a2f      	ldr	r2, [pc, #188]	; (80004d8 <MX_GPIO_Init+0x108>)
 800041a:	f043 0308 	orr.w	r3, r3, #8
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b2d      	ldr	r3, [pc, #180]	; (80004d8 <MX_GPIO_Init+0x108>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	607b      	str	r3, [r7, #4]
 800042a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800042c:	2200      	movs	r2, #0
 800042e:	21ff      	movs	r1, #255	; 0xff
 8000430:	482a      	ldr	r0, [pc, #168]	; (80004dc <MX_GPIO_Init+0x10c>)
 8000432:	f001 fd38 	bl	8001ea6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2120      	movs	r1, #32
 800043a:	4829      	ldr	r0, [pc, #164]	; (80004e0 <MX_GPIO_Init+0x110>)
 800043c:	f001 fd33 	bl	8001ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	2123      	movs	r1, #35	; 0x23
 8000444:	4827      	ldr	r0, [pc, #156]	; (80004e4 <MX_GPIO_Init+0x114>)
 8000446:	f001 fd2e 	bl	8001ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800044a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800044e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000450:	2300      	movs	r3, #0
 8000452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000454:	2300      	movs	r3, #0
 8000456:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000458:	f107 0310 	add.w	r3, r7, #16
 800045c:	4619      	mov	r1, r3
 800045e:	481f      	ldr	r0, [pc, #124]	; (80004dc <MX_GPIO_Init+0x10c>)
 8000460:	f001 fbb0 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000464:	23ff      	movs	r3, #255	; 0xff
 8000466:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000468:	2301      	movs	r3, #1
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2302      	movs	r3, #2
 8000472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000474:	f107 0310 	add.w	r3, r7, #16
 8000478:	4619      	mov	r1, r3
 800047a:	4818      	ldr	r0, [pc, #96]	; (80004dc <MX_GPIO_Init+0x10c>)
 800047c:	f001 fba2 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000480:	2320      	movs	r3, #32
 8000482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	2301      	movs	r3, #1
 8000486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048c:	2302      	movs	r3, #2
 800048e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	4812      	ldr	r0, [pc, #72]	; (80004e0 <MX_GPIO_Init+0x110>)
 8000498:	f001 fb94 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 800049c:	2323      	movs	r3, #35	; 0x23
 800049e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a0:	2301      	movs	r3, #1
 80004a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a8:	2302      	movs	r3, #2
 80004aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	480c      	ldr	r0, [pc, #48]	; (80004e4 <MX_GPIO_Init+0x114>)
 80004b4:	f001 fb86 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80004b8:	2340      	movs	r3, #64	; 0x40
 80004ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c0:	2300      	movs	r3, #0
 80004c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c4:	f107 0310 	add.w	r3, r7, #16
 80004c8:	4619      	mov	r1, r3
 80004ca:	4806      	ldr	r0, [pc, #24]	; (80004e4 <MX_GPIO_Init+0x114>)
 80004cc:	f001 fb7a 	bl	8001bc4 <HAL_GPIO_Init>

}
 80004d0:	bf00      	nop
 80004d2:	3720      	adds	r7, #32
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40011000 	.word	0x40011000
 80004e0:	40010800 	.word	0x40010800
 80004e4:	40010c00 	.word	0x40010c00

080004e8 <StartCalcTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCalcTask */
void StartCalcTask(void *argument)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//uint16_t data = 0;
	struct DataStruct dc;
	dc.temp = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	813b      	strh	r3, [r7, #8]
	dc.CO2 = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	817b      	strh	r3, [r7, #10]
	dc.dB = 0;
 80004f8:	2300      	movs	r3, #0
 80004fa:	81bb      	strh	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		TEMP_Select();
 80004fc:	f000 fd5e 	bl	8000fbc <TEMP_Select>
		dc.temp = TempConversion(ADC_Read());
 8000500:	f000 fdb0 	bl	8001064 <ADC_Read>
 8000504:	4603      	mov	r3, r0
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fd0a 	bl	8000f20 <TempConversion>
 800050c:	4603      	mov	r3, r0
 800050e:	813b      	strh	r3, [r7, #8]

		CO2_Select();
 8000510:	f000 fd36 	bl	8000f80 <CO2_Select>
		dc.CO2 = CO2Conversion(ADC_Read());
 8000514:	f000 fda6 	bl	8001064 <ADC_Read>
 8000518:	4603      	mov	r3, r0
 800051a:	4618      	mov	r0, r3
 800051c:	f000 fcde 	bl	8000edc <CO2Conversion>
 8000520:	4603      	mov	r3, r0
 8000522:	817b      	strh	r3, [r7, #10]

		NOISE_Select();
 8000524:	f000 fd66 	bl	8000ff4 <NOISE_Select>
		dc.dB = NoiseConversion(ADC_Read());
 8000528:	f000 fd9c 	bl	8001064 <ADC_Read>
 800052c:	4603      	mov	r3, r0
 800052e:	4618      	mov	r0, r3
 8000530:	f000 fd08 	bl	8000f44 <NoiseConversion>
 8000534:	4603      	mov	r3, r0
 8000536:	81bb      	strh	r3, [r7, #12]

//		dc.CO2 += 5;
//		dc.dB += 10;

		if(osMessageQueuePut(rawQueueHandle, &dc, 1U, 0U) != osOK)
 8000538:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <StartCalcTask+0x90>)
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	f107 0108 	add.w	r1, r7, #8
 8000540:	2300      	movs	r3, #0
 8000542:	2201      	movs	r2, #1
 8000544:	f003 f84c 	bl	80035e0 <osMessageQueuePut>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <StartCalcTask+0x6a>
		{
			Error_Handler();
 800054e:	f000 f8e1 	bl	8000714 <Error_Handler>
		}

		//DataFormat()
		//OccupancyCalculation()

		if(osMessageQueuePut(structQueueHandle, &dc, 1U, 0U) != osOK)
 8000552:	4b0a      	ldr	r3, [pc, #40]	; (800057c <StartCalcTask+0x94>)
 8000554:	6818      	ldr	r0, [r3, #0]
 8000556:	f107 0108 	add.w	r1, r7, #8
 800055a:	2300      	movs	r3, #0
 800055c:	2201      	movs	r2, #1
 800055e:	f003 f83f 	bl	80035e0 <osMessageQueuePut>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <StartCalcTask+0x84>
		{
			Error_Handler();
 8000568:	f000 f8d4 	bl	8000714 <Error_Handler>
		}

		osDelay(500);
 800056c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000570:	f002 ff82 	bl	8003478 <osDelay>
		TEMP_Select();
 8000574:	e7c2      	b.n	80004fc <StartCalcTask+0x14>
 8000576:	bf00      	nop
 8000578:	200019a4 	.word	0x200019a4
 800057c:	200019a8 	.word	0x200019a8

08000580 <StartSendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendTask */
void StartSendTask(void *argument)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08e      	sub	sp, #56	; 0x38
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	uint8_t data_str[40];
	struct DataStruct dc;
	/* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(structQueueHandle, &dc, NULL, 0U) == osOK)
 8000588:	4b22      	ldr	r3, [pc, #136]	; (8000614 <StartSendTask+0x94>)
 800058a:	6818      	ldr	r0, [r3, #0]
 800058c:	f107 0108 	add.w	r1, r7, #8
 8000590:	2300      	movs	r3, #0
 8000592:	2200      	movs	r2, #0
 8000594:	f003 f898 	bl	80036c8 <osMessageQueueGet>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d135      	bne.n	800060a <StartSendTask+0x8a>
		{
			sprintf((char *)data_str, "%d", dc.temp);
 800059e:	893b      	ldrh	r3, [r7, #8]
 80005a0:	461a      	mov	r2, r3
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	491c      	ldr	r1, [pc, #112]	; (8000618 <StartSendTask+0x98>)
 80005a8:	4618      	mov	r0, r3
 80005aa:	f005 fd4d 	bl	8006048 <siprintf>
			printString((char *)data_str);
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 fa20 	bl	80009f8 <printString>
			printString(" ");
 80005b8:	4818      	ldr	r0, [pc, #96]	; (800061c <StartSendTask+0x9c>)
 80005ba:	f000 fa1d 	bl	80009f8 <printString>
			sprintf((char *)data_str, "%d", dc.CO2);
 80005be:	897b      	ldrh	r3, [r7, #10]
 80005c0:	461a      	mov	r2, r3
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	4914      	ldr	r1, [pc, #80]	; (8000618 <StartSendTask+0x98>)
 80005c8:	4618      	mov	r0, r3
 80005ca:	f005 fd3d 	bl	8006048 <siprintf>
			printString((char *)data_str);
 80005ce:	f107 0310 	add.w	r3, r7, #16
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 fa10 	bl	80009f8 <printString>
			printString(" ");
 80005d8:	4810      	ldr	r0, [pc, #64]	; (800061c <StartSendTask+0x9c>)
 80005da:	f000 fa0d 	bl	80009f8 <printString>
			sprintf((char *)data_str, "%d", dc.dB);
 80005de:	89bb      	ldrh	r3, [r7, #12]
 80005e0:	461a      	mov	r2, r3
 80005e2:	f107 0310 	add.w	r3, r7, #16
 80005e6:	490c      	ldr	r1, [pc, #48]	; (8000618 <StartSendTask+0x98>)
 80005e8:	4618      	mov	r0, r3
 80005ea:	f005 fd2d 	bl	8006048 <siprintf>
			printString((char *)data_str);
 80005ee:	f107 0310 	add.w	r3, r7, #16
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fa00 	bl	80009f8 <printString>
			printString(" ");
 80005f8:	4808      	ldr	r0, [pc, #32]	; (800061c <StartSendTask+0x9c>)
 80005fa:	f000 f9fd 	bl	80009f8 <printString>
			printString((char *)room_str);
 80005fe:	4808      	ldr	r0, [pc, #32]	; (8000620 <StartSendTask+0xa0>)
 8000600:	f000 f9fa 	bl	80009f8 <printString>
			printString("\r\n");
 8000604:	4807      	ldr	r0, [pc, #28]	; (8000624 <StartSendTask+0xa4>)
 8000606:	f000 f9f7 	bl	80009f8 <printString>
		}
		osDelay(5000);
 800060a:	f241 3088 	movw	r0, #5000	; 0x1388
 800060e:	f002 ff33 	bl	8003478 <osDelay>
		if(osMessageQueueGet(structQueueHandle, &dc, NULL, 0U) == osOK)
 8000612:	e7b9      	b.n	8000588 <StartSendTask+0x8>
 8000614:	200019a8 	.word	0x200019a8
 8000618:	080068dc 	.word	0x080068dc
 800061c:	080068e0 	.word	0x080068e0
 8000620:	20001a00 	.word	0x20001a00
 8000624:	080068e4 	.word	0x080068e4

08000628 <StartLcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLcdTask */
void StartLcdTask(void *argument)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08e      	sub	sp, #56	; 0x38
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	//uint16_t roomSz = 0;
	struct DataStruct rc;
	/* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(rawQueueHandle, &rc, NULL, 0U) == osOK)
 8000630:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <StartLcdTask+0xac>)
 8000632:	6818      	ldr	r0, [r3, #0]
 8000634:	f107 0108 	add.w	r1, r7, #8
 8000638:	2300      	movs	r3, #0
 800063a:	2200      	movs	r2, #0
 800063c:	f003 f844 	bl	80036c8 <osMessageQueueGet>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d141      	bne.n	80006ca <StartLcdTask+0xa2>
//				char2LCD((char *)raw_str);
//			}

			//CMD2LCD(0x01);

			CMD2LCD(0x80);
 8000646:	2080      	movs	r0, #128	; 0x80
 8000648:	f000 fa54 	bl	8000af4 <CMD2LCD>
			char2LCD("rs:");
 800064c:	4822      	ldr	r0, [pc, #136]	; (80006d8 <StartLcdTask+0xb0>)
 800064e:	f000 fad1 	bl	8000bf4 <char2LCD>
			char2LCD((char *)room_str);
 8000652:	4822      	ldr	r0, [pc, #136]	; (80006dc <StartLcdTask+0xb4>)
 8000654:	f000 face 	bl	8000bf4 <char2LCD>

			sprintf((char *)raw_str, "%d", rc.temp);
 8000658:	893b      	ldrh	r3, [r7, #8]
 800065a:	461a      	mov	r2, r3
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	491f      	ldr	r1, [pc, #124]	; (80006e0 <StartLcdTask+0xb8>)
 8000662:	4618      	mov	r0, r3
 8000664:	f005 fcf0 	bl	8006048 <siprintf>
			CMD2LCD(0x89);
 8000668:	2089      	movs	r0, #137	; 0x89
 800066a:	f000 fa43 	bl	8000af4 <CMD2LCD>
			char2LCD("tmp:");
 800066e:	481d      	ldr	r0, [pc, #116]	; (80006e4 <StartLcdTask+0xbc>)
 8000670:	f000 fac0 	bl	8000bf4 <char2LCD>
			char2LCD((char *)raw_str);
 8000674:	f107 0310 	add.w	r3, r7, #16
 8000678:	4618      	mov	r0, r3
 800067a:	f000 fabb 	bl	8000bf4 <char2LCD>

			sprintf((char *)raw_str, "%d", rc.CO2);
 800067e:	897b      	ldrh	r3, [r7, #10]
 8000680:	461a      	mov	r2, r3
 8000682:	f107 0310 	add.w	r3, r7, #16
 8000686:	4916      	ldr	r1, [pc, #88]	; (80006e0 <StartLcdTask+0xb8>)
 8000688:	4618      	mov	r0, r3
 800068a:	f005 fcdd 	bl	8006048 <siprintf>
			CMD2LCD(0xC0);
 800068e:	20c0      	movs	r0, #192	; 0xc0
 8000690:	f000 fa30 	bl	8000af4 <CMD2LCD>
			char2LCD("co2:");
 8000694:	4814      	ldr	r0, [pc, #80]	; (80006e8 <StartLcdTask+0xc0>)
 8000696:	f000 faad 	bl	8000bf4 <char2LCD>
			char2LCD((char *)raw_str);
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 faa8 	bl	8000bf4 <char2LCD>

			sprintf((char *)raw_str, "%d", rc.dB);
 80006a4:	89bb      	ldrh	r3, [r7, #12]
 80006a6:	461a      	mov	r2, r3
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	490c      	ldr	r1, [pc, #48]	; (80006e0 <StartLcdTask+0xb8>)
 80006ae:	4618      	mov	r0, r3
 80006b0:	f005 fcca 	bl	8006048 <siprintf>
			CMD2LCD(0xC9);
 80006b4:	20c9      	movs	r0, #201	; 0xc9
 80006b6:	f000 fa1d 	bl	8000af4 <CMD2LCD>
			char2LCD("nl:");
 80006ba:	480c      	ldr	r0, [pc, #48]	; (80006ec <StartLcdTask+0xc4>)
 80006bc:	f000 fa9a 	bl	8000bf4 <char2LCD>
			char2LCD((char *)raw_str);
 80006c0:	f107 0310 	add.w	r3, r7, #16
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fa95 	bl	8000bf4 <char2LCD>

		}
		osDelay(1);
 80006ca:	2001      	movs	r0, #1
 80006cc:	f002 fed4 	bl	8003478 <osDelay>
		if(osMessageQueueGet(rawQueueHandle, &rc, NULL, 0U) == osOK)
 80006d0:	e7ae      	b.n	8000630 <StartLcdTask+0x8>
 80006d2:	bf00      	nop
 80006d4:	200019a4 	.word	0x200019a4
 80006d8:	080068e8 	.word	0x080068e8
 80006dc:	20001a00 	.word	0x20001a00
 80006e0:	080068dc 	.word	0x080068dc
 80006e4:	080068ec 	.word	0x080068ec
 80006e8:	080068f4 	.word	0x080068f4
 80006ec:	080068fc 	.word	0x080068fc

080006f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a04      	ldr	r2, [pc, #16]	; (8000710 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d101      	bne.n	8000706 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000702:	f000 fd05 	bl	8001110 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40000800 	.word	0x40000800

08000714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr

08000720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <HAL_MspInit+0x5c>)
 8000728:	699b      	ldr	r3, [r3, #24]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <HAL_MspInit+0x5c>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6193      	str	r3, [r2, #24]
 8000732:	4b12      	ldr	r3, [pc, #72]	; (800077c <HAL_MspInit+0x5c>)
 8000734:	699b      	ldr	r3, [r3, #24]
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <HAL_MspInit+0x5c>)
 8000740:	69db      	ldr	r3, [r3, #28]
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <HAL_MspInit+0x5c>)
 8000744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000748:	61d3      	str	r3, [r2, #28]
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <HAL_MspInit+0x5c>)
 800074c:	69db      	ldr	r3, [r3, #28]
 800074e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000756:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <HAL_MspInit+0x60>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	4a04      	ldr	r2, [pc, #16]	; (8000780 <HAL_MspInit+0x60>)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000772:	bf00      	nop
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	40021000 	.word	0x40021000
 8000780:	40010000 	.word	0x40010000

08000784 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a14      	ldr	r2, [pc, #80]	; (80007f0 <HAL_ADC_MspInit+0x6c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d121      	bne.n	80007e8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	4a12      	ldr	r2, [pc, #72]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007ae:	6193      	str	r3, [r2, #24]
 80007b0:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007bc:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	4a0c      	ldr	r2, [pc, #48]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	6193      	str	r3, [r2, #24]
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <HAL_ADC_MspInit+0x70>)
 80007ca:	699b      	ldr	r3, [r3, #24]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80007d4:	23d2      	movs	r3, #210	; 0xd2
 80007d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d8:	2303      	movs	r3, #3
 80007da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	4619      	mov	r1, r3
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <HAL_ADC_MspInit+0x74>)
 80007e4:	f001 f9ee 	bl	8001bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80007e8:	bf00      	nop
 80007ea:	3720      	adds	r7, #32
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40012400 	.word	0x40012400
 80007f4:	40021000 	.word	0x40021000
 80007f8:	40010800 	.word	0x40010800

080007fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 0310 	add.w	r3, r7, #16
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a1b      	ldr	r2, [pc, #108]	; (8000884 <HAL_UART_MspInit+0x88>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d12f      	bne.n	800087c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800081c:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <HAL_UART_MspInit+0x8c>)
 800081e:	69db      	ldr	r3, [r3, #28]
 8000820:	4a19      	ldr	r2, [pc, #100]	; (8000888 <HAL_UART_MspInit+0x8c>)
 8000822:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000826:	61d3      	str	r3, [r2, #28]
 8000828:	4b17      	ldr	r3, [pc, #92]	; (8000888 <HAL_UART_MspInit+0x8c>)
 800082a:	69db      	ldr	r3, [r3, #28]
 800082c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <HAL_UART_MspInit+0x8c>)
 8000836:	699b      	ldr	r3, [r3, #24]
 8000838:	4a13      	ldr	r2, [pc, #76]	; (8000888 <HAL_UART_MspInit+0x8c>)
 800083a:	f043 0304 	orr.w	r3, r3, #4
 800083e:	6193      	str	r3, [r2, #24]
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <HAL_UART_MspInit+0x8c>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	f003 0304 	and.w	r3, r3, #4
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800084c:	2304      	movs	r3, #4
 800084e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000850:	2302      	movs	r3, #2
 8000852:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000854:	2303      	movs	r3, #3
 8000856:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000858:	f107 0310 	add.w	r3, r7, #16
 800085c:	4619      	mov	r1, r3
 800085e:	480b      	ldr	r0, [pc, #44]	; (800088c <HAL_UART_MspInit+0x90>)
 8000860:	f001 f9b0 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000864:	2308      	movs	r3, #8
 8000866:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	4619      	mov	r1, r3
 8000876:	4805      	ldr	r0, [pc, #20]	; (800088c <HAL_UART_MspInit+0x90>)
 8000878:	f001 f9a4 	bl	8001bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800087c:	bf00      	nop
 800087e:	3720      	adds	r7, #32
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40004400 	.word	0x40004400
 8000888:	40021000 	.word	0x40021000
 800088c:	40010800 	.word	0x40010800

08000890 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08c      	sub	sp, #48	; 0x30
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000898:	2300      	movs	r3, #0
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	6879      	ldr	r1, [r7, #4]
 80008a4:	201e      	movs	r0, #30
 80008a6:	f001 f962 	bl	8001b6e <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80008aa:	201e      	movs	r0, #30
 80008ac:	f001 f97b 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80008b0:	4b1e      	ldr	r3, [pc, #120]	; (800092c <HAL_InitTick+0x9c>)
 80008b2:	69db      	ldr	r3, [r3, #28]
 80008b4:	4a1d      	ldr	r2, [pc, #116]	; (800092c <HAL_InitTick+0x9c>)
 80008b6:	f043 0304 	orr.w	r3, r3, #4
 80008ba:	61d3      	str	r3, [r2, #28]
 80008bc:	4b1b      	ldr	r3, [pc, #108]	; (800092c <HAL_InitTick+0x9c>)
 80008be:	69db      	ldr	r3, [r3, #28]
 80008c0:	f003 0304 	and.w	r3, r3, #4
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008c8:	f107 0210 	add.w	r2, r7, #16
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4611      	mov	r1, r2
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 fefe 	bl	80026d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008d8:	f001 fed4 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 80008dc:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80008de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008e0:	4a13      	ldr	r2, [pc, #76]	; (8000930 <HAL_InitTick+0xa0>)
 80008e2:	fba2 2303 	umull	r2, r3, r2, r3
 80008e6:	0c9b      	lsrs	r3, r3, #18
 80008e8:	3b01      	subs	r3, #1
 80008ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <HAL_InitTick+0xa4>)
 80008ee:	4a12      	ldr	r2, [pc, #72]	; (8000938 <HAL_InitTick+0xa8>)
 80008f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <HAL_InitTick+0xa4>)
 80008f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008f8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80008fa:	4a0e      	ldr	r2, [pc, #56]	; (8000934 <HAL_InitTick+0xa4>)
 80008fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008fe:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <HAL_InitTick+0xa4>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <HAL_InitTick+0xa4>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800090c:	4809      	ldr	r0, [pc, #36]	; (8000934 <HAL_InitTick+0xa4>)
 800090e:	f002 f8a1 	bl	8002a54 <HAL_TIM_Base_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d104      	bne.n	8000922 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000918:	4806      	ldr	r0, [pc, #24]	; (8000934 <HAL_InitTick+0xa4>)
 800091a:	f002 f8f3 	bl	8002b04 <HAL_TIM_Base_Start_IT>
 800091e:	4603      	mov	r3, r0
 8000920:	e000      	b.n	8000924 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
}
 8000924:	4618      	mov	r0, r3
 8000926:	3730      	adds	r7, #48	; 0x30
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000
 8000930:	431bde83 	.word	0x431bde83
 8000934:	20001a68 	.word	0x20001a68
 8000938:	40000800 	.word	0x40000800

0800093c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800094c:	e7fe      	b.n	800094c <HardFault_Handler+0x4>

0800094e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <MemManage_Handler+0x4>

08000954 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <BusFault_Handler+0x4>

0800095a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800095e:	e7fe      	b.n	800095e <UsageFault_Handler+0x4>

08000960 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr

0800096c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000970:	4802      	ldr	r0, [pc, #8]	; (800097c <TIM4_IRQHandler+0x10>)
 8000972:	f002 f919 	bl	8002ba8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20001a68 	.word	0x20001a68

08000980 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000988:	4a14      	ldr	r2, [pc, #80]	; (80009dc <_sbrk+0x5c>)
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <_sbrk+0x60>)
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000994:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d102      	bne.n	80009a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <_sbrk+0x64>)
 800099e:	4a12      	ldr	r2, [pc, #72]	; (80009e8 <_sbrk+0x68>)
 80009a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <_sbrk+0x64>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4413      	add	r3, r2
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d207      	bcs.n	80009c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b0:	f005 fb0c 	bl	8005fcc <__errno>
 80009b4:	4602      	mov	r2, r0
 80009b6:	230c      	movs	r3, #12
 80009b8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009be:	e009      	b.n	80009d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c0:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <_sbrk+0x64>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009c6:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	4a05      	ldr	r2, [pc, #20]	; (80009e4 <_sbrk+0x64>)
 80009d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009d2:	68fb      	ldr	r3, [r7, #12]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20005000 	.word	0x20005000
 80009e0:	00000400 	.word	0x00000400
 80009e4:	20000090 	.word	0x20000090
 80009e8:	20001af8 	.word	0x20001af8

080009ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bc80      	pop	{r7}
 80009f6:	4770      	bx	lr

080009f8 <printString>:
 */

#include "CommMod.h"

void printString(const char* mess)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b09e      	sub	sp, #120	; 0x78
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	int i = 0;
 8000a00:	2300      	movs	r3, #0
 8000a02:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_StatusTypeDef st;
	uint8_t cliBufferTX[100];

	while(huart2.gState == HAL_UART_STATE_BUSY_TX){}
 8000a04:	bf00      	nop
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <printString+0x70>)
 8000a08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b21      	cmp	r3, #33	; 0x21
 8000a10:	d0f9      	beq.n	8000a06 <printString+0xe>

	for(const char* p = mess; *p; ++p)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	673b      	str	r3, [r7, #112]	; 0x70
 8000a16:	e00d      	b.n	8000a34 <printString+0x3c>
	{
		cliBufferTX[i] = *p;
 8000a18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a1a:	7819      	ldrb	r1, [r3, #0]
 8000a1c:	f107 0208 	add.w	r2, r7, #8
 8000a20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a22:	4413      	add	r3, r2
 8000a24:	460a      	mov	r2, r1
 8000a26:	701a      	strb	r2, [r3, #0]
		i++;
 8000a28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	677b      	str	r3, [r7, #116]	; 0x74
	for(const char* p = mess; *p; ++p)
 8000a2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a30:	3301      	adds	r3, #1
 8000a32:	673b      	str	r3, [r7, #112]	; 0x70
 8000a34:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d1ed      	bne.n	8000a18 <printString+0x20>
	}

	st = HAL_UART_Transmit(&huart2, cliBufferTX, i, 1000);
 8000a3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	f107 0108 	add.w	r1, r7, #8
 8000a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a48:	4807      	ldr	r0, [pc, #28]	; (8000a68 <printString+0x70>)
 8000a4a:	f002 fa9a 	bl	8002f82 <HAL_UART_Transmit>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(st != HAL_OK)
 8000a54:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <printString+0x68>
	{
		Error_Handler();
 8000a5c:	f7ff fe5a 	bl	8000714 <Error_Handler>
	}

}
 8000a60:	bf00      	nop
 8000a62:	3778      	adds	r7, #120	; 0x78
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20001a28 	.word	0x20001a28

08000a6c <roomSelect>:
 */

#include "UserInput.h"

char * roomSelect(uint16_t pot)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	80fb      	strh	r3, [r7, #6]
	if(pot < 0x555)
 8000a76:	88fb      	ldrh	r3, [r7, #6]
 8000a78:	f240 5254 	movw	r2, #1364	; 0x554
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d801      	bhi.n	8000a84 <roomSelect+0x18>
	{
		return "ed435";
 8000a80:	4b0a      	ldr	r3, [pc, #40]	; (8000aac <roomSelect+0x40>)
 8000a82:	e00e      	b.n	8000aa2 <roomSelect+0x36>
	}
	else if(pot < 0xAAA)
 8000a84:	88fb      	ldrh	r3, [r7, #6]
 8000a86:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d801      	bhi.n	8000a92 <roomSelect+0x26>
	{
		return "ed486";
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <roomSelect+0x44>)
 8000a90:	e007      	b.n	8000aa2 <roomSelect+0x36>
	}
	else if(pot < 0xFFF)
 8000a92:	88fb      	ldrh	r3, [r7, #6]
 8000a94:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d801      	bhi.n	8000aa0 <roomSelect+0x34>
	{
		return "cl110";
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <roomSelect+0x48>)
 8000a9e:	e000      	b.n	8000aa2 <roomSelect+0x36>
	}
	else
	{
		return "err";
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <roomSelect+0x4c>)
	}
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	08006900 	.word	0x08006900
 8000ab0:	08006908 	.word	0x08006908
 8000ab4:	08006910 	.word	0x08006910
 8000ab8:	08006918 	.word	0x08006918

08000abc <lcd_IO_init>:
#include "stm32f1xx.h"
#include "lcd.h"


void lcd_IO_init (void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

	//Enable peripheral clocks for ports B and C

	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN;
 8000ac0:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <lcd_IO_init+0x28>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a07      	ldr	r2, [pc, #28]	; (8000ae4 <lcd_IO_init+0x28>)
 8000ac6:	f043 0318 	orr.w	r3, r3, #24
 8000aca:	6193      	str	r3, [r2, #24]

	//Set the config and mode bits for Port B bit 0, 1, and 5 so they will
	// be push-pull outputs (up to 50 MHz)
	GPIOB->CRL = 0x44344433;
 8000acc:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <lcd_IO_init+0x2c>)
 8000ace:	4a07      	ldr	r2, [pc, #28]	; (8000aec <lcd_IO_init+0x30>)
 8000ad0:	601a      	str	r2, [r3, #0]

	//Set the config and mode bits for Port C bits 7 down to 0 so they will
	// be push-pull outputs (up to 50 MHz)
	GPIOC->CRL = 0x33333333;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <lcd_IO_init+0x34>)
 8000ad4:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000ad8:	601a      	str	r2, [r3, #0]

}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	40010c00 	.word	0x40010c00
 8000aec:	44344433 	.word	0x44344433
 8000af0:	40011000 	.word	0x40011000

08000af4 <CMD2LCD>:

void CMD2LCD(uint8_t data)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]

	GPIOB->BSRR = LCD_CM_ENA;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <CMD2LCD+0x44>)
 8000b00:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <CMD2LCD+0x48>)
 8000b02:	611a      	str	r2, [r3, #16]
	GPIOC->ODR &= 0xFF00;
 8000b04:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <CMD2LCD+0x4c>)
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	4a0d      	ldr	r2, [pc, #52]	; (8000b40 <CMD2LCD+0x4c>)
 8000b0a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000b0e:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= data;
 8000b10:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <CMD2LCD+0x4c>)
 8000b12:	68da      	ldr	r2, [r3, #12]
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	490a      	ldr	r1, [pc, #40]	; (8000b40 <CMD2LCD+0x4c>)
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	60cb      	str	r3, [r1, #12]

	HAL_Delay(2);
 8000b1c:	2002      	movs	r0, #2
 8000b1e:	f000 fb13 	bl	8001148 <HAL_Delay>
	//delay(8000);

	GPIOB->BSRR = LCD_CM_DIS;
 8000b22:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <CMD2LCD+0x44>)
 8000b24:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8000b28:	611a      	str	r2, [r3, #16]

	HAL_Delay(14);
 8000b2a:	200e      	movs	r0, #14
 8000b2c:	f000 fb0c 	bl	8001148 <HAL_Delay>
	//delay(80000);

}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010c00 	.word	0x40010c00
 8000b3c:	00210002 	.word	0x00210002
 8000b40:	40011000 	.word	0x40011000

08000b44 <lcd_init>:

void lcd_init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
	for(int j = 0; j < 3; j++)
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	e008      	b.n	8000b62 <lcd_init+0x1e>
	{
		CMD2LCD(0X38);
 8000b50:	2038      	movs	r0, #56	; 0x38
 8000b52:	f7ff ffcf 	bl	8000af4 <CMD2LCD>
		HAL_Delay(5);
 8000b56:	2005      	movs	r0, #5
 8000b58:	f000 faf6 	bl	8001148 <HAL_Delay>
	for(int j = 0; j < 3; j++)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	ddf3      	ble.n	8000b50 <lcd_init+0xc>
		//delay(24600);
	}

	CMD2LCD(0X38);
 8000b68:	2038      	movs	r0, #56	; 0x38
 8000b6a:	f7ff ffc3 	bl	8000af4 <CMD2LCD>
	HAL_Delay(5);
 8000b6e:	2005      	movs	r0, #5
 8000b70:	f000 faea 	bl	8001148 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X0F);
 8000b74:	200f      	movs	r0, #15
 8000b76:	f7ff ffbd 	bl	8000af4 <CMD2LCD>
	HAL_Delay(5);
 8000b7a:	2005      	movs	r0, #5
 8000b7c:	f000 fae4 	bl	8001148 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X01);
 8000b80:	2001      	movs	r0, #1
 8000b82:	f7ff ffb7 	bl	8000af4 <CMD2LCD>
	HAL_Delay(5);
 8000b86:	2005      	movs	r0, #5
 8000b88:	f000 fade 	bl	8001148 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X06);
 8000b8c:	2006      	movs	r0, #6
 8000b8e:	f7ff ffb1 	bl	8000af4 <CMD2LCD>
	HAL_Delay(5);
 8000b92:	2005      	movs	r0, #5
 8000b94:	f000 fad8 	bl	8001148 <HAL_Delay>
	//delay(24600);

}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <DAT2LCD>:

void DAT2LCD(uint8_t data)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = LCD_DM_ENA;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <DAT2LCD+0x44>)
 8000bac:	4a0e      	ldr	r2, [pc, #56]	; (8000be8 <DAT2LCD+0x48>)
 8000bae:	611a      	str	r2, [r3, #16]
	GPIOC->ODR &= 0xFF00;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <DAT2LCD+0x4c>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <DAT2LCD+0x4c>)
 8000bb6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000bba:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= data;
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <DAT2LCD+0x4c>)
 8000bbe:	68da      	ldr	r2, [r3, #12]
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	490a      	ldr	r1, [pc, #40]	; (8000bec <DAT2LCD+0x4c>)
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	60cb      	str	r3, [r1, #12]
	HAL_Delay(2);
 8000bc8:	2002      	movs	r0, #2
 8000bca:	f000 fabd 	bl	8001148 <HAL_Delay>
	//delay(8000);

	GPIOB->BSRR = LCD_DM_DIS;
 8000bce:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <DAT2LCD+0x44>)
 8000bd0:	4a07      	ldr	r2, [pc, #28]	; (8000bf0 <DAT2LCD+0x50>)
 8000bd2:	611a      	str	r2, [r3, #16]
	HAL_Delay(14);
 8000bd4:	200e      	movs	r0, #14
 8000bd6:	f000 fab7 	bl	8001148 <HAL_Delay>
	//delay(80000);

}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40010c00 	.word	0x40010c00
 8000be8:	00200003 	.word	0x00200003
 8000bec:	40011000 	.word	0x40011000
 8000bf0:	00220001 	.word	0x00220001

08000bf4 <char2LCD>:
		break;
	}
}

void char2LCD(char * val)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	//toLower()

	int i = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
	while(val[i] != NULL)
 8000c00:	e160      	b.n	8000ec4 <char2LCD+0x2d0>
	{
		switch(val[i]){
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	4413      	add	r3, r2
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	3b20      	subs	r3, #32
 8000c0c:	2b5a      	cmp	r3, #90	; 0x5a
 8000c0e:	f200 8155 	bhi.w	8000ebc <char2LCD+0x2c8>
 8000c12:	a201      	add	r2, pc, #4	; (adr r2, 8000c18 <char2LCD+0x24>)
 8000c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c18:	08000ea5 	.word	0x08000ea5
 8000c1c:	08000ebd 	.word	0x08000ebd
 8000c20:	08000ebd 	.word	0x08000ebd
 8000c24:	08000ebd 	.word	0x08000ebd
 8000c28:	08000ebd 	.word	0x08000ebd
 8000c2c:	08000ebd 	.word	0x08000ebd
 8000c30:	08000ebd 	.word	0x08000ebd
 8000c34:	08000ebd 	.word	0x08000ebd
 8000c38:	08000ebd 	.word	0x08000ebd
 8000c3c:	08000ebd 	.word	0x08000ebd
 8000c40:	08000ebd 	.word	0x08000ebd
 8000c44:	08000ebd 	.word	0x08000ebd
 8000c48:	08000ebd 	.word	0x08000ebd
 8000c4c:	08000ebd 	.word	0x08000ebd
 8000c50:	08000ead 	.word	0x08000ead
 8000c54:	08000ebd 	.word	0x08000ebd
 8000c58:	08000d85 	.word	0x08000d85
 8000c5c:	08000d8d 	.word	0x08000d8d
 8000c60:	08000d95 	.word	0x08000d95
 8000c64:	08000d9d 	.word	0x08000d9d
 8000c68:	08000da5 	.word	0x08000da5
 8000c6c:	08000dad 	.word	0x08000dad
 8000c70:	08000db5 	.word	0x08000db5
 8000c74:	08000dbd 	.word	0x08000dbd
 8000c78:	08000dc5 	.word	0x08000dc5
 8000c7c:	08000dcd 	.word	0x08000dcd
 8000c80:	08000eb5 	.word	0x08000eb5
 8000c84:	08000ebd 	.word	0x08000ebd
 8000c88:	08000ebd 	.word	0x08000ebd
 8000c8c:	08000ebd 	.word	0x08000ebd
 8000c90:	08000ebd 	.word	0x08000ebd
 8000c94:	08000ebd 	.word	0x08000ebd
 8000c98:	08000ebd 	.word	0x08000ebd
 8000c9c:	08000ebd 	.word	0x08000ebd
 8000ca0:	08000ebd 	.word	0x08000ebd
 8000ca4:	08000ebd 	.word	0x08000ebd
 8000ca8:	08000ebd 	.word	0x08000ebd
 8000cac:	08000ebd 	.word	0x08000ebd
 8000cb0:	08000ebd 	.word	0x08000ebd
 8000cb4:	08000ebd 	.word	0x08000ebd
 8000cb8:	08000ebd 	.word	0x08000ebd
 8000cbc:	08000ebd 	.word	0x08000ebd
 8000cc0:	08000ebd 	.word	0x08000ebd
 8000cc4:	08000ebd 	.word	0x08000ebd
 8000cc8:	08000ebd 	.word	0x08000ebd
 8000ccc:	08000ebd 	.word	0x08000ebd
 8000cd0:	08000ebd 	.word	0x08000ebd
 8000cd4:	08000ebd 	.word	0x08000ebd
 8000cd8:	08000ebd 	.word	0x08000ebd
 8000cdc:	08000ebd 	.word	0x08000ebd
 8000ce0:	08000ebd 	.word	0x08000ebd
 8000ce4:	08000ebd 	.word	0x08000ebd
 8000ce8:	08000ebd 	.word	0x08000ebd
 8000cec:	08000ebd 	.word	0x08000ebd
 8000cf0:	08000ebd 	.word	0x08000ebd
 8000cf4:	08000ebd 	.word	0x08000ebd
 8000cf8:	08000ebd 	.word	0x08000ebd
 8000cfc:	08000ebd 	.word	0x08000ebd
 8000d00:	08000ebd 	.word	0x08000ebd
 8000d04:	08000ebd 	.word	0x08000ebd
 8000d08:	08000ebd 	.word	0x08000ebd
 8000d0c:	08000ebd 	.word	0x08000ebd
 8000d10:	08000ebd 	.word	0x08000ebd
 8000d14:	08000ebd 	.word	0x08000ebd
 8000d18:	08000ebd 	.word	0x08000ebd
 8000d1c:	08000dd5 	.word	0x08000dd5
 8000d20:	08000ddd 	.word	0x08000ddd
 8000d24:	08000de5 	.word	0x08000de5
 8000d28:	08000ded 	.word	0x08000ded
 8000d2c:	08000df5 	.word	0x08000df5
 8000d30:	08000dfd 	.word	0x08000dfd
 8000d34:	08000e05 	.word	0x08000e05
 8000d38:	08000e0d 	.word	0x08000e0d
 8000d3c:	08000e15 	.word	0x08000e15
 8000d40:	08000e1d 	.word	0x08000e1d
 8000d44:	08000e25 	.word	0x08000e25
 8000d48:	08000e2d 	.word	0x08000e2d
 8000d4c:	08000e35 	.word	0x08000e35
 8000d50:	08000e3d 	.word	0x08000e3d
 8000d54:	08000e45 	.word	0x08000e45
 8000d58:	08000e4d 	.word	0x08000e4d
 8000d5c:	08000e55 	.word	0x08000e55
 8000d60:	08000e5d 	.word	0x08000e5d
 8000d64:	08000e65 	.word	0x08000e65
 8000d68:	08000e6d 	.word	0x08000e6d
 8000d6c:	08000e75 	.word	0x08000e75
 8000d70:	08000e7d 	.word	0x08000e7d
 8000d74:	08000e85 	.word	0x08000e85
 8000d78:	08000e8d 	.word	0x08000e8d
 8000d7c:	08000e95 	.word	0x08000e95
 8000d80:	08000e9d 	.word	0x08000e9d
		case '0':
			DAT2LCD(0x30);
 8000d84:	2030      	movs	r0, #48	; 0x30
 8000d86:	f7ff ff0b 	bl	8000ba0 <DAT2LCD>
			break;
 8000d8a:	e098      	b.n	8000ebe <char2LCD+0x2ca>

		case '1':
			DAT2LCD(0x31);
 8000d8c:	2031      	movs	r0, #49	; 0x31
 8000d8e:	f7ff ff07 	bl	8000ba0 <DAT2LCD>
			break;
 8000d92:	e094      	b.n	8000ebe <char2LCD+0x2ca>

		case '2':
			DAT2LCD(0x32);
 8000d94:	2032      	movs	r0, #50	; 0x32
 8000d96:	f7ff ff03 	bl	8000ba0 <DAT2LCD>
			break;
 8000d9a:	e090      	b.n	8000ebe <char2LCD+0x2ca>

		case '3':
			DAT2LCD(0x33);
 8000d9c:	2033      	movs	r0, #51	; 0x33
 8000d9e:	f7ff feff 	bl	8000ba0 <DAT2LCD>
			break;
 8000da2:	e08c      	b.n	8000ebe <char2LCD+0x2ca>

		case '4':
			DAT2LCD(0x34);
 8000da4:	2034      	movs	r0, #52	; 0x34
 8000da6:	f7ff fefb 	bl	8000ba0 <DAT2LCD>
			break;
 8000daa:	e088      	b.n	8000ebe <char2LCD+0x2ca>

		case '5':
			DAT2LCD(0x35);
 8000dac:	2035      	movs	r0, #53	; 0x35
 8000dae:	f7ff fef7 	bl	8000ba0 <DAT2LCD>
			break;
 8000db2:	e084      	b.n	8000ebe <char2LCD+0x2ca>

		case '6':
			DAT2LCD(0x36);
 8000db4:	2036      	movs	r0, #54	; 0x36
 8000db6:	f7ff fef3 	bl	8000ba0 <DAT2LCD>
			break;
 8000dba:	e080      	b.n	8000ebe <char2LCD+0x2ca>

		case '7':
			DAT2LCD(0x37);
 8000dbc:	2037      	movs	r0, #55	; 0x37
 8000dbe:	f7ff feef 	bl	8000ba0 <DAT2LCD>
			break;
 8000dc2:	e07c      	b.n	8000ebe <char2LCD+0x2ca>

		case '8':
			DAT2LCD(0x38);
 8000dc4:	2038      	movs	r0, #56	; 0x38
 8000dc6:	f7ff feeb 	bl	8000ba0 <DAT2LCD>
			break;
 8000dca:	e078      	b.n	8000ebe <char2LCD+0x2ca>

		case '9':
			DAT2LCD(0x39);
 8000dcc:	2039      	movs	r0, #57	; 0x39
 8000dce:	f7ff fee7 	bl	8000ba0 <DAT2LCD>
			break;
 8000dd2:	e074      	b.n	8000ebe <char2LCD+0x2ca>

		case 'a':
			DAT2LCD(0x41);
 8000dd4:	2041      	movs	r0, #65	; 0x41
 8000dd6:	f7ff fee3 	bl	8000ba0 <DAT2LCD>
			break;
 8000dda:	e070      	b.n	8000ebe <char2LCD+0x2ca>

		case 'b':
			DAT2LCD(0x42);
 8000ddc:	2042      	movs	r0, #66	; 0x42
 8000dde:	f7ff fedf 	bl	8000ba0 <DAT2LCD>
			break;
 8000de2:	e06c      	b.n	8000ebe <char2LCD+0x2ca>

		case 'c':
			DAT2LCD(0x43);
 8000de4:	2043      	movs	r0, #67	; 0x43
 8000de6:	f7ff fedb 	bl	8000ba0 <DAT2LCD>
			break;
 8000dea:	e068      	b.n	8000ebe <char2LCD+0x2ca>

		case 'd':
			DAT2LCD(0x44);
 8000dec:	2044      	movs	r0, #68	; 0x44
 8000dee:	f7ff fed7 	bl	8000ba0 <DAT2LCD>
			break;
 8000df2:	e064      	b.n	8000ebe <char2LCD+0x2ca>

		case 'e':
			DAT2LCD(0x45);
 8000df4:	2045      	movs	r0, #69	; 0x45
 8000df6:	f7ff fed3 	bl	8000ba0 <DAT2LCD>
			break;
 8000dfa:	e060      	b.n	8000ebe <char2LCD+0x2ca>

		case 'f':
			DAT2LCD(0x46);
 8000dfc:	2046      	movs	r0, #70	; 0x46
 8000dfe:	f7ff fecf 	bl	8000ba0 <DAT2LCD>
			break;
 8000e02:	e05c      	b.n	8000ebe <char2LCD+0x2ca>

		case 'g':
			DAT2LCD(0x47);
 8000e04:	2047      	movs	r0, #71	; 0x47
 8000e06:	f7ff fecb 	bl	8000ba0 <DAT2LCD>
			break;
 8000e0a:	e058      	b.n	8000ebe <char2LCD+0x2ca>

		case 'h':
			DAT2LCD(0x48);
 8000e0c:	2048      	movs	r0, #72	; 0x48
 8000e0e:	f7ff fec7 	bl	8000ba0 <DAT2LCD>
			break;
 8000e12:	e054      	b.n	8000ebe <char2LCD+0x2ca>

		case 'i':
			DAT2LCD(0x49);
 8000e14:	2049      	movs	r0, #73	; 0x49
 8000e16:	f7ff fec3 	bl	8000ba0 <DAT2LCD>
			break;
 8000e1a:	e050      	b.n	8000ebe <char2LCD+0x2ca>

		case 'j':
			DAT2LCD(0x4A);
 8000e1c:	204a      	movs	r0, #74	; 0x4a
 8000e1e:	f7ff febf 	bl	8000ba0 <DAT2LCD>
			break;
 8000e22:	e04c      	b.n	8000ebe <char2LCD+0x2ca>

		case 'k':
			DAT2LCD(0x4B);
 8000e24:	204b      	movs	r0, #75	; 0x4b
 8000e26:	f7ff febb 	bl	8000ba0 <DAT2LCD>
			break;
 8000e2a:	e048      	b.n	8000ebe <char2LCD+0x2ca>

		case 'l':
			DAT2LCD(0x4C);
 8000e2c:	204c      	movs	r0, #76	; 0x4c
 8000e2e:	f7ff feb7 	bl	8000ba0 <DAT2LCD>
			break;
 8000e32:	e044      	b.n	8000ebe <char2LCD+0x2ca>

		case 'm':
			DAT2LCD(0x4D);
 8000e34:	204d      	movs	r0, #77	; 0x4d
 8000e36:	f7ff feb3 	bl	8000ba0 <DAT2LCD>
			break;
 8000e3a:	e040      	b.n	8000ebe <char2LCD+0x2ca>

		case 'n':
			DAT2LCD(0x4E);
 8000e3c:	204e      	movs	r0, #78	; 0x4e
 8000e3e:	f7ff feaf 	bl	8000ba0 <DAT2LCD>
			break;
 8000e42:	e03c      	b.n	8000ebe <char2LCD+0x2ca>

		case 'o':
			DAT2LCD(0x4F);
 8000e44:	204f      	movs	r0, #79	; 0x4f
 8000e46:	f7ff feab 	bl	8000ba0 <DAT2LCD>
			break;
 8000e4a:	e038      	b.n	8000ebe <char2LCD+0x2ca>

		case 'p':
			DAT2LCD(0x50);
 8000e4c:	2050      	movs	r0, #80	; 0x50
 8000e4e:	f7ff fea7 	bl	8000ba0 <DAT2LCD>
			break;
 8000e52:	e034      	b.n	8000ebe <char2LCD+0x2ca>

		case 'q':
			DAT2LCD(0x51);
 8000e54:	2051      	movs	r0, #81	; 0x51
 8000e56:	f7ff fea3 	bl	8000ba0 <DAT2LCD>
			break;
 8000e5a:	e030      	b.n	8000ebe <char2LCD+0x2ca>

		case 'r':
			DAT2LCD(0x52);
 8000e5c:	2052      	movs	r0, #82	; 0x52
 8000e5e:	f7ff fe9f 	bl	8000ba0 <DAT2LCD>
			break;
 8000e62:	e02c      	b.n	8000ebe <char2LCD+0x2ca>

		case 's':
			DAT2LCD(0x53);
 8000e64:	2053      	movs	r0, #83	; 0x53
 8000e66:	f7ff fe9b 	bl	8000ba0 <DAT2LCD>
			break;
 8000e6a:	e028      	b.n	8000ebe <char2LCD+0x2ca>

		case 't':
			DAT2LCD(0x54);
 8000e6c:	2054      	movs	r0, #84	; 0x54
 8000e6e:	f7ff fe97 	bl	8000ba0 <DAT2LCD>
			break;
 8000e72:	e024      	b.n	8000ebe <char2LCD+0x2ca>

		case 'u':
			DAT2LCD(0x55);
 8000e74:	2055      	movs	r0, #85	; 0x55
 8000e76:	f7ff fe93 	bl	8000ba0 <DAT2LCD>
			break;
 8000e7a:	e020      	b.n	8000ebe <char2LCD+0x2ca>

		case 'v':
			DAT2LCD(0x56);
 8000e7c:	2056      	movs	r0, #86	; 0x56
 8000e7e:	f7ff fe8f 	bl	8000ba0 <DAT2LCD>
			break;
 8000e82:	e01c      	b.n	8000ebe <char2LCD+0x2ca>

		case 'w':
			DAT2LCD(0x57);
 8000e84:	2057      	movs	r0, #87	; 0x57
 8000e86:	f7ff fe8b 	bl	8000ba0 <DAT2LCD>
			break;
 8000e8a:	e018      	b.n	8000ebe <char2LCD+0x2ca>

		case 'x':
			DAT2LCD(0x58);
 8000e8c:	2058      	movs	r0, #88	; 0x58
 8000e8e:	f7ff fe87 	bl	8000ba0 <DAT2LCD>
			break;
 8000e92:	e014      	b.n	8000ebe <char2LCD+0x2ca>

		case 'y':
			DAT2LCD(0x59);
 8000e94:	2059      	movs	r0, #89	; 0x59
 8000e96:	f7ff fe83 	bl	8000ba0 <DAT2LCD>
			break;
 8000e9a:	e010      	b.n	8000ebe <char2LCD+0x2ca>

		case 'z':
			DAT2LCD(0x5A);
 8000e9c:	205a      	movs	r0, #90	; 0x5a
 8000e9e:	f7ff fe7f 	bl	8000ba0 <DAT2LCD>
			break;
 8000ea2:	e00c      	b.n	8000ebe <char2LCD+0x2ca>

		case ' ':
			DAT2LCD(0x20);
 8000ea4:	2020      	movs	r0, #32
 8000ea6:	f7ff fe7b 	bl	8000ba0 <DAT2LCD>
			break;
 8000eaa:	e008      	b.n	8000ebe <char2LCD+0x2ca>

		case '.':
			DAT2LCD(0x2E);
 8000eac:	202e      	movs	r0, #46	; 0x2e
 8000eae:	f7ff fe77 	bl	8000ba0 <DAT2LCD>
			break;
 8000eb2:	e004      	b.n	8000ebe <char2LCD+0x2ca>

		case ':':
			DAT2LCD(0x3A);
 8000eb4:	203a      	movs	r0, #58	; 0x3a
 8000eb6:	f7ff fe73 	bl	8000ba0 <DAT2LCD>
			break;
 8000eba:	e000      	b.n	8000ebe <char2LCD+0x2ca>

		default:
			break;
 8000ebc:	bf00      	nop
		}
		i++;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
	while(val[i] != NULL)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	f47f ae98 	bne.w	8000c02 <char2LCD+0xe>
	}
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop

08000edc <CO2Conversion>:

#include "sensors.h"


uint16_t CO2Conversion(uint32_t input)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 if(input == 0)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d101      	bne.n	8000eee <CO2Conversion+0x12>
 {
  return 0; /*this should print fault*/
 8000eea:	2300      	movs	r3, #0
 8000eec:	e013      	b.n	8000f16 <CO2Conversion+0x3a>
 }
 else if((input) < 400)  /*preheating voltage is from 0.2 to 0.4 */
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000ef4:	d202      	bcs.n	8000efc <CO2Conversion+0x20>
 {
  return -1; /* this should print "preheating CO2"*/
 8000ef6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000efa:	e00c      	b.n	8000f16 <CO2Conversion+0x3a>
 }
 else 
 {
  uint16_t voltagedif = (input - 400) * 40 / 16; /*this is for voltage to PPM conversion*/
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	4613      	mov	r3, r2
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	4413      	add	r3, r2
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
 8000f0a:	091b      	lsrs	r3, r3, #4
 8000f0c:	81fb      	strh	r3, [r7, #14]
  return voltagedif - 1000;
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000f14:	b29b      	uxth	r3, r3
  }
 /*CO2 has a 100ms delay before looping*/
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr

08000f20 <TempConversion>:

uint16_t TempConversion(uint32_t input)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  return input / 10;   /* voltage to degree celsius conversion*/
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <TempConversion+0x20>)
 8000f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f30:	08db      	lsrs	r3, r3, #3
 8000f32:	b29b      	uxth	r3, r3
  /* has an 500ms delay before looping*/
 }
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	cccccccd 	.word	0xcccccccd

08000f44 <NoiseConversion>:

uint16_t NoiseConversion(uint32_t input)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
//  return PinVoltage * 50.0; /* 50.0 is voltage to dB conversion value */
 /* has an 125ms delay before looping*/

//input = input * 50 / 1000;

 input = input - 600;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8000f52:	607b      	str	r3, [r7, #4]
 input /= 20;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a09      	ldr	r2, [pc, #36]	; (8000f7c <NoiseConversion+0x38>)
 8000f58:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5c:	091b      	lsrs	r3, r3, #4
 8000f5e:	607b      	str	r3, [r7, #4]
 input += 30;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	331e      	adds	r3, #30
 8000f64:	607b      	str	r3, [r7, #4]
 input -= 8;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3b08      	subs	r3, #8
 8000f6a:	607b      	str	r3, [r7, #4]
 return input;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	b29b      	uxth	r3, r3

}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	cccccccd 	.word	0xcccccccd

08000f80 <CO2_Select>:

void CO2_Select(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_1;
 8000f90:	2301      	movs	r3, #1
 8000f92:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f94:	2301      	movs	r3, #1
 8000f96:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <CO2_Select+0x38>)
 8000fa2:	f000 fbab 	bl	80016fc <HAL_ADC_ConfigChannel>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <CO2_Select+0x30>
	{
		Error_Handler();
 8000fac:	f7ff fbb2 	bl	8000714 <Error_Handler>
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200019b8 	.word	0x200019b8

08000fbc <TEMP_Select>:

void TEMP_Select(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_4;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <TEMP_Select+0x34>)
 8000fda:	f000 fb8f 	bl	80016fc <HAL_ADC_ConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <TEMP_Select+0x2c>
	{
		Error_Handler();
 8000fe4:	f7ff fb96 	bl	8000714 <Error_Handler>
	}
}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200019b8 	.word	0x200019b8

08000ff4 <NOISE_Select>:

void NOISE_Select(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_6;
 8001004:	2306      	movs	r3, #6
 8001006:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001008:	2301      	movs	r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	; (8001028 <NOISE_Select+0x34>)
 8001012:	f000 fb73 	bl	80016fc <HAL_ADC_ConfigChannel>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <NOISE_Select+0x2c>
	{
		Error_Handler();
 800101c:	f7ff fb7a 	bl	8000714 <Error_Handler>
	}
}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200019b8 	.word	0x200019b8

0800102c <POT_Select>:

void POT_Select(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_7;
 800103c:	2307      	movs	r3, #7
 800103e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001040:	2301      	movs	r3, #1
 8001042:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	4619      	mov	r1, r3
 8001048:	4805      	ldr	r0, [pc, #20]	; (8001060 <POT_Select+0x34>)
 800104a:	f000 fb57 	bl	80016fc <HAL_ADC_ConfigChannel>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <POT_Select+0x2c>
	{
		Error_Handler();
 8001054:	f7ff fb5e 	bl	8000714 <Error_Handler>
	}
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200019b8 	.word	0x200019b8

08001064 <ADC_Read>:

uint32_t ADC_Read(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
	uint32_t temp;
	HAL_ADC_Start(&hadc1);
 800106a:	480a      	ldr	r0, [pc, #40]	; (8001094 <ADC_Read+0x30>)
 800106c:	f000 f966 	bl	800133c <HAL_ADC_Start>
	HAL_ADC_PollForConversion (&hadc1, 1000);
 8001070:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001074:	4807      	ldr	r0, [pc, #28]	; (8001094 <ADC_Read+0x30>)
 8001076:	f000 fa3b 	bl	80014f0 <HAL_ADC_PollForConversion>
	temp = HAL_ADC_GetValue(&hadc1);
 800107a:	4806      	ldr	r0, [pc, #24]	; (8001094 <ADC_Read+0x30>)
 800107c:	f000 fb32 	bl	80016e4 <HAL_ADC_GetValue>
 8001080:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 8001082:	4804      	ldr	r0, [pc, #16]	; (8001094 <ADC_Read+0x30>)
 8001084:	f000 fa08 	bl	8001498 <HAL_ADC_Stop>
	return temp;
 8001088:	687b      	ldr	r3, [r7, #4]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200019b8 	.word	0x200019b8

08001098 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001098:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800109a:	e003      	b.n	80010a4 <LoopCopyDataInit>

0800109c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800109e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010a2:	3104      	adds	r1, #4

080010a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010a4:	480a      	ldr	r0, [pc, #40]	; (80010d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010a6:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010ac:	d3f6      	bcc.n	800109c <CopyDataInit>
  ldr r2, =_sbss
 80010ae:	4a0a      	ldr	r2, [pc, #40]	; (80010d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010b0:	e002      	b.n	80010b8 <LoopFillZerobss>

080010b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010b4:	f842 3b04 	str.w	r3, [r2], #4

080010b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010bc:	d3f9      	bcc.n	80010b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010be:	f7ff fc95 	bl	80009ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010c2:	f004 ff89 	bl	8005fd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010c6:	f7ff f843 	bl	8000150 <main>
  bx lr
 80010ca:	4770      	bx	lr
  ldr r3, =_sidata
 80010cc:	08006a64 	.word	0x08006a64
  ldr r0, =_sdata
 80010d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010d4:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80010d8:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80010dc:	20001af8 	.word	0x20001af8

080010e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010e0:	e7fe      	b.n	80010e0 <ADC1_2_IRQHandler>
	...

080010e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e8:	4b08      	ldr	r3, [pc, #32]	; (800110c <HAL_Init+0x28>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a07      	ldr	r2, [pc, #28]	; (800110c <HAL_Init+0x28>)
 80010ee:	f043 0310 	orr.w	r3, r3, #16
 80010f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f4:	2003      	movs	r0, #3
 80010f6:	f000 fd2f 	bl	8001b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010fa:	2000      	movs	r0, #0
 80010fc:	f7ff fbc8 	bl	8000890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001100:	f7ff fb0e 	bl	8000720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40022000 	.word	0x40022000

08001110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001114:	4b05      	ldr	r3, [pc, #20]	; (800112c <HAL_IncTick+0x1c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <HAL_IncTick+0x20>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4413      	add	r3, r2
 8001120:	4a03      	ldr	r2, [pc, #12]	; (8001130 <HAL_IncTick+0x20>)
 8001122:	6013      	str	r3, [r2, #0]
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	20000008 	.word	0x20000008
 8001130:	20001ab0 	.word	0x20001ab0

08001134 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return uwTick;
 8001138:	4b02      	ldr	r3, [pc, #8]	; (8001144 <HAL_GetTick+0x10>)
 800113a:	681b      	ldr	r3, [r3, #0]
}
 800113c:	4618      	mov	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	20001ab0 	.word	0x20001ab0

08001148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001150:	f7ff fff0 	bl	8001134 <HAL_GetTick>
 8001154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001160:	d005      	beq.n	800116e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <HAL_Delay+0x40>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	461a      	mov	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800116e:	bf00      	nop
 8001170:	f7ff ffe0 	bl	8001134 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	429a      	cmp	r2, r3
 800117e:	d8f7      	bhi.n	8001170 <HAL_Delay+0x28>
  {
  }
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000008 	.word	0x20000008

0800118c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e0be      	b.n	800132c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d109      	bne.n	80011d0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff fada 	bl	8000784 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 fbdd 	bl	8001990 <ADC_ConversionStop_Disable>
 80011d6:	4603      	mov	r3, r0
 80011d8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011de:	f003 0310 	and.w	r3, r3, #16
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f040 8099 	bne.w	800131a <HAL_ADC_Init+0x18e>
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f040 8095 	bne.w	800131a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011f8:	f023 0302 	bic.w	r3, r3, #2
 80011fc:	f043 0202 	orr.w	r2, r3, #2
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800120c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	7b1b      	ldrb	r3, [r3, #12]
 8001212:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001214:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	4313      	orrs	r3, r2
 800121a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001224:	d003      	beq.n	800122e <HAL_ADC_Init+0xa2>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d102      	bne.n	8001234 <HAL_ADC_Init+0xa8>
 800122e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001232:	e000      	b.n	8001236 <HAL_ADC_Init+0xaa>
 8001234:	2300      	movs	r3, #0
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	7d1b      	ldrb	r3, [r3, #20]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d119      	bne.n	8001278 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	7b1b      	ldrb	r3, [r3, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d109      	bne.n	8001260 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	3b01      	subs	r3, #1
 8001252:	035a      	lsls	r2, r3, #13
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4313      	orrs	r3, r2
 8001258:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	e00b      	b.n	8001278 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001264:	f043 0220 	orr.w	r2, r3, #32
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	f043 0201 	orr.w	r2, r3, #1
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	430a      	orrs	r2, r1
 800128a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	689a      	ldr	r2, [r3, #8]
 8001292:	4b28      	ldr	r3, [pc, #160]	; (8001334 <HAL_ADC_Init+0x1a8>)
 8001294:	4013      	ands	r3, r2
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	68b9      	ldr	r1, [r7, #8]
 800129c:	430b      	orrs	r3, r1
 800129e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012a8:	d003      	beq.n	80012b2 <HAL_ADC_Init+0x126>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d104      	bne.n	80012bc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	691b      	ldr	r3, [r3, #16]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	051b      	lsls	r3, r3, #20
 80012ba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	430a      	orrs	r2, r1
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <HAL_ADC_Init+0x1ac>)
 80012d8:	4013      	ands	r3, r2
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d10b      	bne.n	80012f8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ea:	f023 0303 	bic.w	r3, r3, #3
 80012ee:	f043 0201 	orr.w	r2, r3, #1
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012f6:	e018      	b.n	800132a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fc:	f023 0312 	bic.w	r3, r3, #18
 8001300:	f043 0210 	orr.w	r2, r3, #16
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130c:	f043 0201 	orr.w	r2, r3, #1
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001318:	e007      	b.n	800132a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800131e:	f043 0210 	orr.w	r2, r3, #16
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800132a:	7dfb      	ldrb	r3, [r7, #23]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	ffe1f7fd 	.word	0xffe1f7fd
 8001338:	ff1f0efe 	.word	0xff1f0efe

0800133c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800134e:	2b01      	cmp	r3, #1
 8001350:	d101      	bne.n	8001356 <HAL_ADC_Start+0x1a>
 8001352:	2302      	movs	r3, #2
 8001354:	e098      	b.n	8001488 <HAL_ADC_Start+0x14c>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 fac4 	bl	80018ec <ADC_Enable>
 8001364:	4603      	mov	r3, r0
 8001366:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b00      	cmp	r3, #0
 800136c:	f040 8087 	bne.w	800147e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001378:	f023 0301 	bic.w	r3, r3, #1
 800137c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a41      	ldr	r2, [pc, #260]	; (8001490 <HAL_ADC_Start+0x154>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d105      	bne.n	800139a <HAL_ADC_Start+0x5e>
 800138e:	4b41      	ldr	r3, [pc, #260]	; (8001494 <HAL_ADC_Start+0x158>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d115      	bne.n	80013c6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d026      	beq.n	8001402 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013c4:	e01d      	b.n	8001402 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a2f      	ldr	r2, [pc, #188]	; (8001494 <HAL_ADC_Start+0x158>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d004      	beq.n	80013e6 <HAL_ADC_Start+0xaa>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a2b      	ldr	r2, [pc, #172]	; (8001490 <HAL_ADC_Start+0x154>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d10d      	bne.n	8001402 <HAL_ADC_Start+0xc6>
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_ADC_Start+0x158>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d007      	beq.n	8001402 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001406:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d006      	beq.n	800141c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001412:	f023 0206 	bic.w	r2, r3, #6
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	62da      	str	r2, [r3, #44]	; 0x2c
 800141a:	e002      	b.n	8001422 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f06f 0202 	mvn.w	r2, #2
 8001432:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800143e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001442:	d113      	bne.n	800146c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001448:	4a11      	ldr	r2, [pc, #68]	; (8001490 <HAL_ADC_Start+0x154>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d105      	bne.n	800145a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <HAL_ADC_Start+0x158>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001456:	2b00      	cmp	r3, #0
 8001458:	d108      	bne.n	800146c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689a      	ldr	r2, [r3, #8]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	e00c      	b.n	8001486 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	689a      	ldr	r2, [r3, #8]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	e003      	b.n	8001486 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001486:	7bfb      	ldrb	r3, [r7, #15]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40012800 	.word	0x40012800
 8001494:	40012400 	.word	0x40012400

08001498 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d101      	bne.n	80014b2 <HAL_ADC_Stop+0x1a>
 80014ae:	2302      	movs	r3, #2
 80014b0:	e01a      	b.n	80014e8 <HAL_ADC_Stop+0x50>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2201      	movs	r2, #1
 80014b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 fa68 	bl	8001990 <ADC_ConversionStop_Disable>
 80014c0:	4603      	mov	r3, r0
 80014c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d109      	bne.n	80014de <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014d2:	f023 0301 	bic.w	r3, r3, #1
 80014d6:	f043 0201 	orr.w	r2, r3, #1
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b087      	sub	sp, #28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001506:	f7ff fe15 	bl	8001134 <HAL_GetTick>
 800150a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00b      	beq.n	8001532 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151e:	f043 0220 	orr.w	r2, r3, #32
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e0c8      	b.n	80016c4 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153c:	2b00      	cmp	r3, #0
 800153e:	d12a      	bne.n	8001596 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001546:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800154a:	2b00      	cmp	r3, #0
 800154c:	d123      	bne.n	8001596 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800154e:	e01a      	b.n	8001586 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001556:	d016      	beq.n	8001586 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d007      	beq.n	800156e <HAL_ADC_PollForConversion+0x7e>
 800155e:	f7ff fde9 	bl	8001134 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d20b      	bcs.n	8001586 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001572:	f043 0204 	orr.w	r2, r3, #4
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e09e      	b.n	80016c4 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0dd      	beq.n	8001550 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001594:	e06c      	b.n	8001670 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001596:	4b4d      	ldr	r3, [pc, #308]	; (80016cc <HAL_ADC_PollForConversion+0x1dc>)
 8001598:	681c      	ldr	r4, [r3, #0]
 800159a:	2002      	movs	r0, #2
 800159c:	f001 f99e 	bl	80028dc <HAL_RCCEx_GetPeriphCLKFreq>
 80015a0:	4603      	mov	r3, r0
 80015a2:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6919      	ldr	r1, [r3, #16]
 80015ac:	4b48      	ldr	r3, [pc, #288]	; (80016d0 <HAL_ADC_PollForConversion+0x1e0>)
 80015ae:	400b      	ands	r3, r1
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d118      	bne.n	80015e6 <HAL_ADC_PollForConversion+0xf6>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68d9      	ldr	r1, [r3, #12]
 80015ba:	4b46      	ldr	r3, [pc, #280]	; (80016d4 <HAL_ADC_PollForConversion+0x1e4>)
 80015bc:	400b      	ands	r3, r1
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d111      	bne.n	80015e6 <HAL_ADC_PollForConversion+0xf6>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6919      	ldr	r1, [r3, #16]
 80015c8:	4b43      	ldr	r3, [pc, #268]	; (80016d8 <HAL_ADC_PollForConversion+0x1e8>)
 80015ca:	400b      	ands	r3, r1
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d108      	bne.n	80015e2 <HAL_ADC_PollForConversion+0xf2>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68d9      	ldr	r1, [r3, #12]
 80015d6:	4b41      	ldr	r3, [pc, #260]	; (80016dc <HAL_ADC_PollForConversion+0x1ec>)
 80015d8:	400b      	ands	r3, r1
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_ADC_PollForConversion+0xf2>
 80015de:	2314      	movs	r3, #20
 80015e0:	e020      	b.n	8001624 <HAL_ADC_PollForConversion+0x134>
 80015e2:	2329      	movs	r3, #41	; 0x29
 80015e4:	e01e      	b.n	8001624 <HAL_ADC_PollForConversion+0x134>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6919      	ldr	r1, [r3, #16]
 80015ec:	4b3a      	ldr	r3, [pc, #232]	; (80016d8 <HAL_ADC_PollForConversion+0x1e8>)
 80015ee:	400b      	ands	r3, r1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d106      	bne.n	8001602 <HAL_ADC_PollForConversion+0x112>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	68d9      	ldr	r1, [r3, #12]
 80015fa:	4b38      	ldr	r3, [pc, #224]	; (80016dc <HAL_ADC_PollForConversion+0x1ec>)
 80015fc:	400b      	ands	r3, r1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00d      	beq.n	800161e <HAL_ADC_PollForConversion+0x12e>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	6919      	ldr	r1, [r3, #16]
 8001608:	4b35      	ldr	r3, [pc, #212]	; (80016e0 <HAL_ADC_PollForConversion+0x1f0>)
 800160a:	400b      	ands	r3, r1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d108      	bne.n	8001622 <HAL_ADC_PollForConversion+0x132>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68d9      	ldr	r1, [r3, #12]
 8001616:	4b32      	ldr	r3, [pc, #200]	; (80016e0 <HAL_ADC_PollForConversion+0x1f0>)
 8001618:	400b      	ands	r3, r1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <HAL_ADC_PollForConversion+0x132>
 800161e:	2354      	movs	r3, #84	; 0x54
 8001620:	e000      	b.n	8001624 <HAL_ADC_PollForConversion+0x134>
 8001622:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001624:	fb02 f303 	mul.w	r3, r2, r3
 8001628:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800162a:	e01d      	b.n	8001668 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001632:	d016      	beq.n	8001662 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d007      	beq.n	800164a <HAL_ADC_PollForConversion+0x15a>
 800163a:	f7ff fd7b 	bl	8001134 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	429a      	cmp	r2, r3
 8001648:	d20b      	bcs.n	8001662 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164e:	f043 0204 	orr.w	r2, r3, #4
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e030      	b.n	80016c4 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3301      	adds	r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d8dd      	bhi.n	800162c <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f06f 0212 	mvn.w	r2, #18
 8001678:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001690:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001694:	d115      	bne.n	80016c2 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800169a:	2b00      	cmp	r3, #0
 800169c:	d111      	bne.n	80016c2 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d105      	bne.n	80016c2 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ba:	f043 0201 	orr.w	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	371c      	adds	r7, #28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	20000000 	.word	0x20000000
 80016d0:	24924924 	.word	0x24924924
 80016d4:	00924924 	.word	0x00924924
 80016d8:	12492492 	.word	0x12492492
 80016dc:	00492492 	.word	0x00492492
 80016e0:	00249249 	.word	0x00249249

080016e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001706:	2300      	movs	r3, #0
 8001708:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001714:	2b01      	cmp	r3, #1
 8001716:	d101      	bne.n	800171c <HAL_ADC_ConfigChannel+0x20>
 8001718:	2302      	movs	r3, #2
 800171a:	e0dc      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x1da>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b06      	cmp	r3, #6
 800172a:	d81c      	bhi.n	8001766 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	4613      	mov	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	3b05      	subs	r3, #5
 800173e:	221f      	movs	r2, #31
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	4019      	ands	r1, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	6818      	ldr	r0, [r3, #0]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	3b05      	subs	r3, #5
 8001758:	fa00 f203 	lsl.w	r2, r0, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	635a      	str	r2, [r3, #52]	; 0x34
 8001764:	e03c      	b.n	80017e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b0c      	cmp	r3, #12
 800176c:	d81c      	bhi.n	80017a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	3b23      	subs	r3, #35	; 0x23
 8001780:	221f      	movs	r2, #31
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	4019      	ands	r1, r3
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	6818      	ldr	r0, [r3, #0]
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	3b23      	subs	r3, #35	; 0x23
 800179a:	fa00 f203 	lsl.w	r2, r0, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	631a      	str	r2, [r3, #48]	; 0x30
 80017a6:	e01b      	b.n	80017e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	3b41      	subs	r3, #65	; 0x41
 80017ba:	221f      	movs	r2, #31
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43db      	mvns	r3, r3
 80017c2:	4019      	ands	r1, r3
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	6818      	ldr	r0, [r3, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	4613      	mov	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	3b41      	subs	r3, #65	; 0x41
 80017d4:	fa00 f203 	lsl.w	r2, r0, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2b09      	cmp	r3, #9
 80017e6:	d91c      	bls.n	8001822 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68d9      	ldr	r1, [r3, #12]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	3b1e      	subs	r3, #30
 80017fa:	2207      	movs	r2, #7
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	4019      	ands	r1, r3
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	6898      	ldr	r0, [r3, #8]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	3b1e      	subs	r3, #30
 8001814:	fa00 f203 	lsl.w	r2, r0, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	430a      	orrs	r2, r1
 800181e:	60da      	str	r2, [r3, #12]
 8001820:	e019      	b.n	8001856 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	6919      	ldr	r1, [r3, #16]
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4613      	mov	r3, r2
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	4413      	add	r3, r2
 8001832:	2207      	movs	r2, #7
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	4019      	ands	r1, r3
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	6898      	ldr	r0, [r3, #8]
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	fa00 f203 	lsl.w	r2, r0, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b10      	cmp	r3, #16
 800185c:	d003      	beq.n	8001866 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001862:	2b11      	cmp	r3, #17
 8001864:	d132      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a1d      	ldr	r2, [pc, #116]	; (80018e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d125      	bne.n	80018bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d126      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800188c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2b10      	cmp	r3, #16
 8001894:	d11a      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001896:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a13      	ldr	r2, [pc, #76]	; (80018e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800189c:	fba2 2303 	umull	r2, r3, r2, r3
 80018a0:	0c9a      	lsrs	r2, r3, #18
 80018a2:	4613      	mov	r3, r2
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4413      	add	r3, r2
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018ac:	e002      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f9      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x1b2>
 80018ba:	e007      	b.n	80018cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	f043 0220 	orr.w	r2, r3, #32
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	40012400 	.word	0x40012400
 80018e4:	20000000 	.word	0x20000000
 80018e8:	431bde83 	.word	0x431bde83

080018ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	2b01      	cmp	r3, #1
 8001908:	d039      	beq.n	800197e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f042 0201 	orr.w	r2, r2, #1
 8001918:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <ADC_Enable+0x9c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a1b      	ldr	r2, [pc, #108]	; (800198c <ADC_Enable+0xa0>)
 8001920:	fba2 2303 	umull	r2, r3, r2, r3
 8001924:	0c9b      	lsrs	r3, r3, #18
 8001926:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001928:	e002      	b.n	8001930 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	3b01      	subs	r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001936:	f7ff fbfd 	bl	8001134 <HAL_GetTick>
 800193a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800193c:	e018      	b.n	8001970 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800193e:	f7ff fbf9 	bl	8001134 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d911      	bls.n	8001970 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001950:	f043 0210 	orr.w	r2, r3, #16
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195c:	f043 0201 	orr.w	r2, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e007      	b.n	8001980 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b01      	cmp	r3, #1
 800197c:	d1df      	bne.n	800193e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	431bde83 	.word	0x431bde83

08001990 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d127      	bne.n	80019fa <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0201 	bic.w	r2, r2, #1
 80019b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019ba:	f7ff fbbb 	bl	8001134 <HAL_GetTick>
 80019be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c0:	e014      	b.n	80019ec <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019c2:	f7ff fbb7 	bl	8001134 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d90d      	bls.n	80019ec <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d4:	f043 0210 	orr.w	r2, r3, #16
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e0:	f043 0201 	orr.w	r2, r3, #1
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e007      	b.n	80019fc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d0e3      	beq.n	80019c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a20:	4013      	ands	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a36:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	60d3      	str	r3, [r2, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <__NVIC_GetPriorityGrouping+0x18>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	f003 0307 	and.w	r3, r3, #7
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	db0b      	blt.n	8001a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	f003 021f 	and.w	r2, r3, #31
 8001a80:	4906      	ldr	r1, [pc, #24]	; (8001a9c <__NVIC_EnableIRQ+0x34>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	2001      	movs	r0, #1
 8001a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	e000e100 	.word	0xe000e100

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	; (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	; (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	; 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ff4f 	bl	8001a04 <__NVIC_SetPriorityGrouping>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b086      	sub	sp, #24
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
 8001b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b80:	f7ff ff64 	bl	8001a4c <__NVIC_GetPriorityGrouping>
 8001b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	f7ff ffb2 	bl	8001af4 <NVIC_EncodePriority>
 8001b90:	4602      	mov	r2, r0
 8001b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff81 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	4603      	mov	r3, r0
 8001bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff57 	bl	8001a68 <__NVIC_EnableIRQ>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b08b      	sub	sp, #44	; 0x2c
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	e127      	b.n	8001e28 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bd8:	2201      	movs	r2, #1
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	f040 8116 	bne.w	8001e22 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b12      	cmp	r3, #18
 8001bfc:	d034      	beq.n	8001c68 <HAL_GPIO_Init+0xa4>
 8001bfe:	2b12      	cmp	r3, #18
 8001c00:	d80d      	bhi.n	8001c1e <HAL_GPIO_Init+0x5a>
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d02b      	beq.n	8001c5e <HAL_GPIO_Init+0x9a>
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d804      	bhi.n	8001c14 <HAL_GPIO_Init+0x50>
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d031      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d01c      	beq.n	8001c4c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c12:	e048      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c14:	2b03      	cmp	r3, #3
 8001c16:	d043      	beq.n	8001ca0 <HAL_GPIO_Init+0xdc>
 8001c18:	2b11      	cmp	r3, #17
 8001c1a:	d01b      	beq.n	8001c54 <HAL_GPIO_Init+0x90>
          break;
 8001c1c:	e043      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c1e:	4a89      	ldr	r2, [pc, #548]	; (8001e44 <HAL_GPIO_Init+0x280>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d026      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
 8001c24:	4a87      	ldr	r2, [pc, #540]	; (8001e44 <HAL_GPIO_Init+0x280>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d806      	bhi.n	8001c38 <HAL_GPIO_Init+0x74>
 8001c2a:	4a87      	ldr	r2, [pc, #540]	; (8001e48 <HAL_GPIO_Init+0x284>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d020      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
 8001c30:	4a86      	ldr	r2, [pc, #536]	; (8001e4c <HAL_GPIO_Init+0x288>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d01d      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
          break;
 8001c36:	e036      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c38:	4a85      	ldr	r2, [pc, #532]	; (8001e50 <HAL_GPIO_Init+0x28c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d019      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
 8001c3e:	4a85      	ldr	r2, [pc, #532]	; (8001e54 <HAL_GPIO_Init+0x290>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d016      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
 8001c44:	4a84      	ldr	r2, [pc, #528]	; (8001e58 <HAL_GPIO_Init+0x294>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d013      	beq.n	8001c72 <HAL_GPIO_Init+0xae>
          break;
 8001c4a:	e02c      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	623b      	str	r3, [r7, #32]
          break;
 8001c52:	e028      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	3304      	adds	r3, #4
 8001c5a:	623b      	str	r3, [r7, #32]
          break;
 8001c5c:	e023      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	3308      	adds	r3, #8
 8001c64:	623b      	str	r3, [r7, #32]
          break;
 8001c66:	e01e      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	330c      	adds	r3, #12
 8001c6e:	623b      	str	r3, [r7, #32]
          break;
 8001c70:	e019      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d102      	bne.n	8001c80 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c7a:	2304      	movs	r3, #4
 8001c7c:	623b      	str	r3, [r7, #32]
          break;
 8001c7e:	e012      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d105      	bne.n	8001c94 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c88:	2308      	movs	r3, #8
 8001c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	69fa      	ldr	r2, [r7, #28]
 8001c90:	611a      	str	r2, [r3, #16]
          break;
 8001c92:	e008      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c94:	2308      	movs	r3, #8
 8001c96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	615a      	str	r2, [r3, #20]
          break;
 8001c9e:	e002      	b.n	8001ca6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
          break;
 8001ca4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	2bff      	cmp	r3, #255	; 0xff
 8001caa:	d801      	bhi.n	8001cb0 <HAL_GPIO_Init+0xec>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	e001      	b.n	8001cb4 <HAL_GPIO_Init+0xf0>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	2bff      	cmp	r3, #255	; 0xff
 8001cba:	d802      	bhi.n	8001cc2 <HAL_GPIO_Init+0xfe>
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	e002      	b.n	8001cc8 <HAL_GPIO_Init+0x104>
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	210f      	movs	r1, #15
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	401a      	ands	r2, r3
 8001cda:	6a39      	ldr	r1, [r7, #32]
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 8096 	beq.w	8001e22 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cf6:	4b59      	ldr	r3, [pc, #356]	; (8001e5c <HAL_GPIO_Init+0x298>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a58      	ldr	r2, [pc, #352]	; (8001e5c <HAL_GPIO_Init+0x298>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6193      	str	r3, [r2, #24]
 8001d02:	4b56      	ldr	r3, [pc, #344]	; (8001e5c <HAL_GPIO_Init+0x298>)
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d0e:	4a54      	ldr	r2, [pc, #336]	; (8001e60 <HAL_GPIO_Init+0x29c>)
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a4b      	ldr	r2, [pc, #300]	; (8001e64 <HAL_GPIO_Init+0x2a0>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d013      	beq.n	8001d62 <HAL_GPIO_Init+0x19e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4a      	ldr	r2, [pc, #296]	; (8001e68 <HAL_GPIO_Init+0x2a4>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00d      	beq.n	8001d5e <HAL_GPIO_Init+0x19a>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a49      	ldr	r2, [pc, #292]	; (8001e6c <HAL_GPIO_Init+0x2a8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d007      	beq.n	8001d5a <HAL_GPIO_Init+0x196>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a48      	ldr	r2, [pc, #288]	; (8001e70 <HAL_GPIO_Init+0x2ac>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d101      	bne.n	8001d56 <HAL_GPIO_Init+0x192>
 8001d52:	2303      	movs	r3, #3
 8001d54:	e006      	b.n	8001d64 <HAL_GPIO_Init+0x1a0>
 8001d56:	2304      	movs	r3, #4
 8001d58:	e004      	b.n	8001d64 <HAL_GPIO_Init+0x1a0>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e002      	b.n	8001d64 <HAL_GPIO_Init+0x1a0>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <HAL_GPIO_Init+0x1a0>
 8001d62:	2300      	movs	r3, #0
 8001d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d66:	f002 0203 	and.w	r2, r2, #3
 8001d6a:	0092      	lsls	r2, r2, #2
 8001d6c:	4093      	lsls	r3, r2
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d74:	493a      	ldr	r1, [pc, #232]	; (8001e60 <HAL_GPIO_Init+0x29c>)
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d006      	beq.n	8001d9c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d8e:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4938      	ldr	r1, [pc, #224]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]
 8001d9a:	e006      	b.n	8001daa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d9c:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	43db      	mvns	r3, r3
 8001da4:	4933      	ldr	r1, [pc, #204]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d006      	beq.n	8001dc4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001db6:	4b2f      	ldr	r3, [pc, #188]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	492e      	ldr	r1, [pc, #184]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	604b      	str	r3, [r1, #4]
 8001dc2:	e006      	b.n	8001dd2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dc4:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	43db      	mvns	r3, r3
 8001dcc:	4929      	ldr	r1, [pc, #164]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d006      	beq.n	8001dec <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001dde:	4b25      	ldr	r3, [pc, #148]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	4924      	ldr	r1, [pc, #144]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	608b      	str	r3, [r1, #8]
 8001dea:	e006      	b.n	8001dfa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dec:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	43db      	mvns	r3, r3
 8001df4:	491f      	ldr	r1, [pc, #124]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d006      	beq.n	8001e14 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e06:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	491a      	ldr	r1, [pc, #104]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	60cb      	str	r3, [r1, #12]
 8001e12:	e006      	b.n	8001e22 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	4915      	ldr	r1, [pc, #84]	; (8001e74 <HAL_GPIO_Init+0x2b0>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	3301      	adds	r3, #1
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f47f aed0 	bne.w	8001bd8 <HAL_GPIO_Init+0x14>
  }
}
 8001e38:	bf00      	nop
 8001e3a:	372c      	adds	r7, #44	; 0x2c
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	10210000 	.word	0x10210000
 8001e48:	10110000 	.word	0x10110000
 8001e4c:	10120000 	.word	0x10120000
 8001e50:	10310000 	.word	0x10310000
 8001e54:	10320000 	.word	0x10320000
 8001e58:	10220000 	.word	0x10220000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40010000 	.word	0x40010000
 8001e64:	40010800 	.word	0x40010800
 8001e68:	40010c00 	.word	0x40010c00
 8001e6c:	40011000 	.word	0x40011000
 8001e70:	40011400 	.word	0x40011400
 8001e74:	40010400 	.word	0x40010400

08001e78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	887b      	ldrh	r3, [r7, #2]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e90:	2301      	movs	r3, #1
 8001e92:	73fb      	strb	r3, [r7, #15]
 8001e94:	e001      	b.n	8001e9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	807b      	strh	r3, [r7, #2]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eb6:	787b      	ldrb	r3, [r7, #1]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ebc:	887a      	ldrh	r2, [r7, #2]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ec2:	e003      	b.n	8001ecc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	041a      	lsls	r2, r3, #16
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	611a      	str	r2, [r3, #16]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e26c      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 8087 	beq.w	8002006 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ef8:	4b92      	ldr	r3, [pc, #584]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	d00c      	beq.n	8001f1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f04:	4b8f      	ldr	r3, [pc, #572]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 030c 	and.w	r3, r3, #12
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d112      	bne.n	8001f36 <HAL_RCC_OscConfig+0x5e>
 8001f10:	4b8c      	ldr	r3, [pc, #560]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f1c:	d10b      	bne.n	8001f36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1e:	4b89      	ldr	r3, [pc, #548]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d06c      	beq.n	8002004 <HAL_RCC_OscConfig+0x12c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d168      	bne.n	8002004 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e246      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCC_OscConfig+0x76>
 8001f40:	4b80      	ldr	r3, [pc, #512]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a7f      	ldr	r2, [pc, #508]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	e02e      	b.n	8001fac <HAL_RCC_OscConfig+0xd4>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x98>
 8001f56:	4b7b      	ldr	r3, [pc, #492]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a7a      	ldr	r2, [pc, #488]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	4b78      	ldr	r3, [pc, #480]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a77      	ldr	r2, [pc, #476]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e01d      	b.n	8001fac <HAL_RCC_OscConfig+0xd4>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f78:	d10c      	bne.n	8001f94 <HAL_RCC_OscConfig+0xbc>
 8001f7a:	4b72      	ldr	r3, [pc, #456]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a71      	ldr	r2, [pc, #452]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4b6f      	ldr	r3, [pc, #444]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a6e      	ldr	r2, [pc, #440]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	e00b      	b.n	8001fac <HAL_RCC_OscConfig+0xd4>
 8001f94:	4b6b      	ldr	r3, [pc, #428]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a6a      	ldr	r2, [pc, #424]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	4b68      	ldr	r3, [pc, #416]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a67      	ldr	r2, [pc, #412]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001faa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d013      	beq.n	8001fdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff f8be 	bl	8001134 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fbc:	f7ff f8ba 	bl	8001134 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b64      	cmp	r3, #100	; 0x64
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e1fa      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fce:	4b5d      	ldr	r3, [pc, #372]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0xe4>
 8001fda:	e014      	b.n	8002006 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7ff f8aa 	bl	8001134 <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff f8a6 	bl	8001134 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e1e6      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff6:	4b53      	ldr	r3, [pc, #332]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x10c>
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d063      	beq.n	80020da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002012:	4b4c      	ldr	r3, [pc, #304]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f003 030c 	and.w	r3, r3, #12
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00b      	beq.n	8002036 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800201e:	4b49      	ldr	r3, [pc, #292]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 030c 	and.w	r3, r3, #12
 8002026:	2b08      	cmp	r3, #8
 8002028:	d11c      	bne.n	8002064 <HAL_RCC_OscConfig+0x18c>
 800202a:	4b46      	ldr	r3, [pc, #280]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d116      	bne.n	8002064 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002036:	4b43      	ldr	r3, [pc, #268]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_RCC_OscConfig+0x176>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d001      	beq.n	800204e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e1ba      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204e:	4b3d      	ldr	r3, [pc, #244]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	4939      	ldr	r1, [pc, #228]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002062:	e03a      	b.n	80020da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d020      	beq.n	80020ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800206c:	4b36      	ldr	r3, [pc, #216]	; (8002148 <HAL_RCC_OscConfig+0x270>)
 800206e:	2201      	movs	r2, #1
 8002070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f7ff f85f 	bl	8001134 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207a:	f7ff f85b 	bl	8001134 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e19b      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208c:	4b2d      	ldr	r3, [pc, #180]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	4927      	ldr	r1, [pc, #156]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	600b      	str	r3, [r1, #0]
 80020ac:	e015      	b.n	80020da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ae:	4b26      	ldr	r3, [pc, #152]	; (8002148 <HAL_RCC_OscConfig+0x270>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b4:	f7ff f83e 	bl	8001134 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020bc:	f7ff f83a 	bl	8001134 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e17a      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ce:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d03a      	beq.n	800215c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d019      	beq.n	8002122 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ee:	4b17      	ldr	r3, [pc, #92]	; (800214c <HAL_RCC_OscConfig+0x274>)
 80020f0:	2201      	movs	r2, #1
 80020f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f4:	f7ff f81e 	bl	8001134 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020fc:	f7ff f81a 	bl	8001134 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e15a      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210e:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <HAL_RCC_OscConfig+0x26c>)
 8002110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0f0      	beq.n	80020fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800211a:	2001      	movs	r0, #1
 800211c:	f000 fb0a 	bl	8002734 <RCC_Delay>
 8002120:	e01c      	b.n	800215c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002122:	4b0a      	ldr	r3, [pc, #40]	; (800214c <HAL_RCC_OscConfig+0x274>)
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002128:	f7ff f804 	bl	8001134 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212e:	e00f      	b.n	8002150 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002130:	f7ff f800 	bl	8001134 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d908      	bls.n	8002150 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e140      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	42420000 	.word	0x42420000
 800214c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002150:	4b9e      	ldr	r3, [pc, #632]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1e9      	bne.n	8002130 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 80a6 	beq.w	80022b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800216a:	2300      	movs	r3, #0
 800216c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800216e:	4b97      	ldr	r3, [pc, #604]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10d      	bne.n	8002196 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	4b94      	ldr	r3, [pc, #592]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	4a93      	ldr	r2, [pc, #588]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002184:	61d3      	str	r3, [r2, #28]
 8002186:	4b91      	ldr	r3, [pc, #580]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002192:	2301      	movs	r3, #1
 8002194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002196:	4b8e      	ldr	r3, [pc, #568]	; (80023d0 <HAL_RCC_OscConfig+0x4f8>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d118      	bne.n	80021d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a2:	4b8b      	ldr	r3, [pc, #556]	; (80023d0 <HAL_RCC_OscConfig+0x4f8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a8a      	ldr	r2, [pc, #552]	; (80023d0 <HAL_RCC_OscConfig+0x4f8>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ae:	f7fe ffc1 	bl	8001134 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b6:	f7fe ffbd 	bl	8001134 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b64      	cmp	r3, #100	; 0x64
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e0fd      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c8:	4b81      	ldr	r3, [pc, #516]	; (80023d0 <HAL_RCC_OscConfig+0x4f8>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x312>
 80021dc:	4b7b      	ldr	r3, [pc, #492]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	4a7a      	ldr	r2, [pc, #488]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6213      	str	r3, [r2, #32]
 80021e8:	e02d      	b.n	8002246 <HAL_RCC_OscConfig+0x36e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0x334>
 80021f2:	4b76      	ldr	r3, [pc, #472]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	4a75      	ldr	r2, [pc, #468]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	f023 0301 	bic.w	r3, r3, #1
 80021fc:	6213      	str	r3, [r2, #32]
 80021fe:	4b73      	ldr	r3, [pc, #460]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	4a72      	ldr	r2, [pc, #456]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002204:	f023 0304 	bic.w	r3, r3, #4
 8002208:	6213      	str	r3, [r2, #32]
 800220a:	e01c      	b.n	8002246 <HAL_RCC_OscConfig+0x36e>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	2b05      	cmp	r3, #5
 8002212:	d10c      	bne.n	800222e <HAL_RCC_OscConfig+0x356>
 8002214:	4b6d      	ldr	r3, [pc, #436]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	4a6c      	ldr	r2, [pc, #432]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800221a:	f043 0304 	orr.w	r3, r3, #4
 800221e:	6213      	str	r3, [r2, #32]
 8002220:	4b6a      	ldr	r3, [pc, #424]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	4a69      	ldr	r2, [pc, #420]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6213      	str	r3, [r2, #32]
 800222c:	e00b      	b.n	8002246 <HAL_RCC_OscConfig+0x36e>
 800222e:	4b67      	ldr	r3, [pc, #412]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	4a66      	ldr	r2, [pc, #408]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6213      	str	r3, [r2, #32]
 800223a:	4b64      	ldr	r3, [pc, #400]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4a63      	ldr	r2, [pc, #396]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002240:	f023 0304 	bic.w	r3, r3, #4
 8002244:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d015      	beq.n	800227a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224e:	f7fe ff71 	bl	8001134 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002254:	e00a      	b.n	800226c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7fe ff6d 	bl	8001134 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	f241 3288 	movw	r2, #5000	; 0x1388
 8002264:	4293      	cmp	r3, r2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e0ab      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800226c:	4b57      	ldr	r3, [pc, #348]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0ee      	beq.n	8002256 <HAL_RCC_OscConfig+0x37e>
 8002278:	e014      	b.n	80022a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227a:	f7fe ff5b 	bl	8001134 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002280:	e00a      	b.n	8002298 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002282:	f7fe ff57 	bl	8001134 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e095      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002298:	4b4c      	ldr	r3, [pc, #304]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1ee      	bne.n	8002282 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022a4:	7dfb      	ldrb	r3, [r7, #23]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d105      	bne.n	80022b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022aa:	4b48      	ldr	r3, [pc, #288]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	4a47      	ldr	r2, [pc, #284]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80022b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 8081 	beq.w	80023c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022c0:	4b42      	ldr	r3, [pc, #264]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 030c 	and.w	r3, r3, #12
 80022c8:	2b08      	cmp	r3, #8
 80022ca:	d061      	beq.n	8002390 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d146      	bne.n	8002362 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d4:	4b3f      	ldr	r3, [pc, #252]	; (80023d4 <HAL_RCC_OscConfig+0x4fc>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022da:	f7fe ff2b 	bl	8001134 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e2:	f7fe ff27 	bl	8001134 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e067      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f4:	4b35      	ldr	r3, [pc, #212]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1f0      	bne.n	80022e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002308:	d108      	bne.n	800231c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800230a:	4b30      	ldr	r3, [pc, #192]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	492d      	ldr	r1, [pc, #180]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002318:	4313      	orrs	r3, r2
 800231a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800231c:	4b2b      	ldr	r3, [pc, #172]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a19      	ldr	r1, [r3, #32]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232c:	430b      	orrs	r3, r1
 800232e:	4927      	ldr	r1, [pc, #156]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002334:	4b27      	ldr	r3, [pc, #156]	; (80023d4 <HAL_RCC_OscConfig+0x4fc>)
 8002336:	2201      	movs	r2, #1
 8002338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233a:	f7fe fefb 	bl	8001134 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002342:	f7fe fef7 	bl	8001134 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e037      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002354:	4b1d      	ldr	r3, [pc, #116]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0f0      	beq.n	8002342 <HAL_RCC_OscConfig+0x46a>
 8002360:	e02f      	b.n	80023c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <HAL_RCC_OscConfig+0x4fc>)
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7fe fee4 	bl	8001134 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002370:	f7fe fee0 	bl	8001134 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e020      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0x498>
 800238e:	e018      	b.n	80023c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d101      	bne.n	800239c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e013      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <HAL_RCC_OscConfig+0x4f4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d001      	beq.n	80023c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e000      	b.n	80023c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40007000 	.word	0x40007000
 80023d4:	42420060 	.word	0x42420060

080023d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e0d0      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023ec:	4b6a      	ldr	r3, [pc, #424]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0307 	and.w	r3, r3, #7
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d910      	bls.n	800241c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b67      	ldr	r3, [pc, #412]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 0207 	bic.w	r2, r3, #7
 8002402:	4965      	ldr	r1, [pc, #404]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800240a:	4b63      	ldr	r3, [pc, #396]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	429a      	cmp	r2, r3
 8002416:	d001      	beq.n	800241c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e0b8      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d020      	beq.n	800246a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002434:	4b59      	ldr	r3, [pc, #356]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4a58      	ldr	r2, [pc, #352]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 800243a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800243e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b00      	cmp	r3, #0
 800244a:	d005      	beq.n	8002458 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800244c:	4b53      	ldr	r3, [pc, #332]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4a52      	ldr	r2, [pc, #328]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002456:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002458:	4b50      	ldr	r3, [pc, #320]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	494d      	ldr	r1, [pc, #308]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	4313      	orrs	r3, r2
 8002468:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d040      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d107      	bne.n	800248e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247e:	4b47      	ldr	r3, [pc, #284]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d115      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e07f      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d107      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002496:	4b41      	ldr	r3, [pc, #260]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d109      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e073      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a6:	4b3d      	ldr	r3, [pc, #244]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e06b      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024b6:	4b39      	ldr	r3, [pc, #228]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f023 0203 	bic.w	r2, r3, #3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	4936      	ldr	r1, [pc, #216]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024c8:	f7fe fe34 	bl	8001134 <HAL_GetTick>
 80024cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ce:	e00a      	b.n	80024e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024d0:	f7fe fe30 	bl	8001134 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	f241 3288 	movw	r2, #5000	; 0x1388
 80024de:	4293      	cmp	r3, r2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e053      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e6:	4b2d      	ldr	r3, [pc, #180]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 020c 	and.w	r2, r3, #12
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d1eb      	bne.n	80024d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024f8:	4b27      	ldr	r3, [pc, #156]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d210      	bcs.n	8002528 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b24      	ldr	r3, [pc, #144]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f023 0207 	bic.w	r2, r3, #7
 800250e:	4922      	ldr	r1, [pc, #136]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002516:	4b20      	ldr	r3, [pc, #128]	; (8002598 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e032      	b.n	800258e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002534:	4b19      	ldr	r3, [pc, #100]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	4916      	ldr	r1, [pc, #88]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	4313      	orrs	r3, r2
 8002544:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d009      	beq.n	8002566 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002552:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	490e      	ldr	r1, [pc, #56]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	4313      	orrs	r3, r2
 8002564:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002566:	f000 f821 	bl	80025ac <HAL_RCC_GetSysClockFreq>
 800256a:	4601      	mov	r1, r0
 800256c:	4b0b      	ldr	r3, [pc, #44]	; (800259c <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	091b      	lsrs	r3, r3, #4
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002578:	5cd3      	ldrb	r3, [r2, r3]
 800257a:	fa21 f303 	lsr.w	r3, r1, r3
 800257e:	4a09      	ldr	r2, [pc, #36]	; (80025a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002582:	4b09      	ldr	r3, [pc, #36]	; (80025a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe f982 	bl	8000890 <HAL_InitTick>

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40022000 	.word	0x40022000
 800259c:	40021000 	.word	0x40021000
 80025a0:	08006a10 	.word	0x08006a10
 80025a4:	20000000 	.word	0x20000000
 80025a8:	20000004 	.word	0x20000004

080025ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025ac:	b490      	push	{r4, r7}
 80025ae:	b08a      	sub	sp, #40	; 0x28
 80025b0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025b2:	4b2a      	ldr	r3, [pc, #168]	; (800265c <HAL_RCC_GetSysClockFreq+0xb0>)
 80025b4:	1d3c      	adds	r4, r7, #4
 80025b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025bc:	4b28      	ldr	r3, [pc, #160]	; (8002660 <HAL_RCC_GetSysClockFreq+0xb4>)
 80025be:	881b      	ldrh	r3, [r3, #0]
 80025c0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	2300      	movs	r3, #0
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025d6:	4b23      	ldr	r3, [pc, #140]	; (8002664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d002      	beq.n	80025ec <HAL_RCC_GetSysClockFreq+0x40>
 80025e6:	2b08      	cmp	r3, #8
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x46>
 80025ea:	e02d      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025ec:	4b1e      	ldr	r3, [pc, #120]	; (8002668 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025ee:	623b      	str	r3, [r7, #32]
      break;
 80025f0:	e02d      	b.n	800264e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	0c9b      	lsrs	r3, r3, #18
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025fe:	4413      	add	r3, r2
 8002600:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002604:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d013      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002610:	4b14      	ldr	r3, [pc, #80]	; (8002664 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	0c5b      	lsrs	r3, r3, #17
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800261e:	4413      	add	r3, r2
 8002620:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002624:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	4a0f      	ldr	r2, [pc, #60]	; (8002668 <HAL_RCC_GetSysClockFreq+0xbc>)
 800262a:	fb02 f203 	mul.w	r2, r2, r3
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	fbb2 f3f3 	udiv	r3, r2, r3
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
 8002636:	e004      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	4a0c      	ldr	r2, [pc, #48]	; (800266c <HAL_RCC_GetSysClockFreq+0xc0>)
 800263c:	fb02 f303 	mul.w	r3, r2, r3
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	623b      	str	r3, [r7, #32]
      break;
 8002646:	e002      	b.n	800264e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002648:	4b07      	ldr	r3, [pc, #28]	; (8002668 <HAL_RCC_GetSysClockFreq+0xbc>)
 800264a:	623b      	str	r3, [r7, #32]
      break;
 800264c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800264e:	6a3b      	ldr	r3, [r7, #32]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3728      	adds	r7, #40	; 0x28
 8002654:	46bd      	mov	sp, r7
 8002656:	bc90      	pop	{r4, r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	0800691c 	.word	0x0800691c
 8002660:	0800692c 	.word	0x0800692c
 8002664:	40021000 	.word	0x40021000
 8002668:	007a1200 	.word	0x007a1200
 800266c:	003d0900 	.word	0x003d0900

08002670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002674:	4b02      	ldr	r3, [pc, #8]	; (8002680 <HAL_RCC_GetHCLKFreq+0x10>)
 8002676:	681b      	ldr	r3, [r3, #0]
}
 8002678:	4618      	mov	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	20000000 	.word	0x20000000

08002684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002688:	f7ff fff2 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 800268c:	4601      	mov	r1, r0
 800268e:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	4a03      	ldr	r2, [pc, #12]	; (80026a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40021000 	.word	0x40021000
 80026a8:	08006a20 	.word	0x08006a20

080026ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026b0:	f7ff ffde 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 80026b4:	4601      	mov	r1, r0
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	0adb      	lsrs	r3, r3, #11
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	4a03      	ldr	r2, [pc, #12]	; (80026d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026c2:	5cd3      	ldrb	r3, [r2, r3]
 80026c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40021000 	.word	0x40021000
 80026d0:	08006a20 	.word	0x08006a20

080026d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	220f      	movs	r2, #15
 80026e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <HAL_RCC_GetClockConfig+0x58>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80026f0:	4b0e      	ldr	r3, [pc, #56]	; (800272c <HAL_RCC_GetClockConfig+0x58>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_RCC_GetClockConfig+0x58>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_RCC_GetClockConfig+0x58>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002716:	4b06      	ldr	r3, [pc, #24]	; (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0207 	and.w	r2, r3, #7
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr
 800272c:	40021000 	.word	0x40021000
 8002730:	40022000 	.word	0x40022000

08002734 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800273c:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <RCC_Delay+0x34>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a0a      	ldr	r2, [pc, #40]	; (800276c <RCC_Delay+0x38>)
 8002742:	fba2 2303 	umull	r2, r3, r2, r3
 8002746:	0a5b      	lsrs	r3, r3, #9
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	fb02 f303 	mul.w	r3, r2, r3
 800274e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002750:	bf00      	nop
  }
  while (Delay --);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1e5a      	subs	r2, r3, #1
 8002756:	60fa      	str	r2, [r7, #12]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1f9      	bne.n	8002750 <RCC_Delay+0x1c>
}
 800275c:	bf00      	nop
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000000 	.word	0x20000000
 800276c:	10624dd3 	.word	0x10624dd3

08002770 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b00      	cmp	r3, #0
 800278a:	d07d      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800278c:	2300      	movs	r3, #0
 800278e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002790:	4b4f      	ldr	r3, [pc, #316]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10d      	bne.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	4b4c      	ldr	r3, [pc, #304]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	4a4b      	ldr	r2, [pc, #300]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027a6:	61d3      	str	r3, [r2, #28]
 80027a8:	4b49      	ldr	r3, [pc, #292]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b4:	2301      	movs	r3, #1
 80027b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b8:	4b46      	ldr	r3, [pc, #280]	; (80028d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d118      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c4:	4b43      	ldr	r3, [pc, #268]	; (80028d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a42      	ldr	r2, [pc, #264]	; (80028d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d0:	f7fe fcb0 	bl	8001134 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d6:	e008      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d8:	f7fe fcac 	bl	8001134 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e06d      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ea:	4b3a      	ldr	r3, [pc, #232]	; (80028d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027f6:	4b36      	ldr	r3, [pc, #216]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d02e      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	d027      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002814:	4b2e      	ldr	r3, [pc, #184]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800281c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800281e:	4b2e      	ldr	r3, [pc, #184]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002824:	4b2c      	ldr	r3, [pc, #176]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800282a:	4a29      	ldr	r2, [pc, #164]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d014      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7fe fc7b 	bl	8001134 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002840:	e00a      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f7fe fc77 	bl	8001134 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e036      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002858:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0ee      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002864:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	4917      	ldr	r1, [pc, #92]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002872:	4313      	orrs	r3, r2
 8002874:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002876:	7dfb      	ldrb	r3, [r7, #23]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d105      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287c:	4b14      	ldr	r3, [pc, #80]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	4a13      	ldr	r2, [pc, #76]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002882:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002886:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002894:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	490b      	ldr	r1, [pc, #44]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0310 	and.w	r3, r3, #16
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d008      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028b2:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	4904      	ldr	r1, [pc, #16]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3718      	adds	r7, #24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
 80028d4:	40007000 	.word	0x40007000
 80028d8:	42420440 	.word	0x42420440

080028dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80028dc:	b590      	push	{r4, r7, lr}
 80028de:	b08d      	sub	sp, #52	; 0x34
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028e4:	4b55      	ldr	r3, [pc, #340]	; (8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80028e6:	f107 040c 	add.w	r4, r7, #12
 80028ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028f0:	4b53      	ldr	r3, [pc, #332]	; (8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
 80028fa:	2300      	movs	r3, #0
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028fe:	2300      	movs	r3, #0
 8002900:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
 8002906:	2300      	movs	r3, #0
 8002908:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d07f      	beq.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8002910:	2b10      	cmp	r3, #16
 8002912:	d002      	beq.n	800291a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8002914:	2b01      	cmp	r3, #1
 8002916:	d048      	beq.n	80029aa <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002918:	e08b      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800291a:	4b4a      	ldr	r3, [pc, #296]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002920:	4b48      	ldr	r3, [pc, #288]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d07f      	beq.n	8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	0c9b      	lsrs	r3, r3, #18
 8002930:	f003 030f 	and.w	r3, r3, #15
 8002934:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002938:	4413      	add	r3, r2
 800293a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800293e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d018      	beq.n	800297c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800294a:	4b3e      	ldr	r3, [pc, #248]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	0c5b      	lsrs	r3, r3, #17
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002958:	4413      	add	r3, r2
 800295a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00d      	beq.n	8002986 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800296a:	4a37      	ldr	r2, [pc, #220]	; (8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	fb02 f303 	mul.w	r3, r2, r3
 8002978:	62fb      	str	r3, [r7, #44]	; 0x2c
 800297a:	e004      	b.n	8002986 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	4a33      	ldr	r2, [pc, #204]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002980:	fb02 f303 	mul.w	r3, r2, r3
 8002984:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002986:	4b2f      	ldr	r3, [pc, #188]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002992:	d102      	bne.n	800299a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8002994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002996:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002998:	e048      	b.n	8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800299a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	4a2c      	ldr	r2, [pc, #176]	; (8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80029a0:	fba2 2303 	umull	r2, r3, r2, r3
 80029a4:	085b      	lsrs	r3, r3, #1
 80029a6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80029a8:	e040      	b.n	8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80029aa:	4b26      	ldr	r3, [pc, #152]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ba:	d108      	bne.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80029c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80029cc:	e01f      	b.n	8002a0e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d8:	d109      	bne.n	80029ee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80029da:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 80029e6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80029ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80029ec:	e00f      	b.n	8002a0e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029f8:	d11a      	bne.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80029fa:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d014      	beq.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8002a06:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002a0a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002a0c:	e010      	b.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002a0e:	e00f      	b.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002a10:	f7ff fe4c 	bl	80026ac <HAL_RCC_GetPCLK2Freq>
 8002a14:	4602      	mov	r2, r0
 8002a16:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	0b9b      	lsrs	r3, r3, #14
 8002a1c:	f003 0303 	and.w	r3, r3, #3
 8002a20:	3301      	adds	r3, #1
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a28:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002a2a:	e002      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002a2c:	bf00      	nop
 8002a2e:	e000      	b.n	8002a32 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002a30:	bf00      	nop
    }
  }
  return (frequency);
 8002a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3734      	adds	r7, #52	; 0x34
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd90      	pop	{r4, r7, pc}
 8002a3c:	08006930 	.word	0x08006930
 8002a40:	08006940 	.word	0x08006940
 8002a44:	40021000 	.word	0x40021000
 8002a48:	007a1200 	.word	0x007a1200
 8002a4c:	003d0900 	.word	0x003d0900
 8002a50:	aaaaaaab 	.word	0xaaaaaaab

08002a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e041      	b.n	8002aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f839 	bl	8002af2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3304      	adds	r3, #4
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f000 f9b4 	bl	8002e00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d001      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e03a      	b.n	8002b92 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68da      	ldr	r2, [r3, #12]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0201 	orr.w	r2, r2, #1
 8002b32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a18      	ldr	r2, [pc, #96]	; (8002b9c <HAL_TIM_Base_Start_IT+0x98>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00e      	beq.n	8002b5c <HAL_TIM_Base_Start_IT+0x58>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b46:	d009      	beq.n	8002b5c <HAL_TIM_Base_Start_IT+0x58>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a14      	ldr	r2, [pc, #80]	; (8002ba0 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d004      	beq.n	8002b5c <HAL_TIM_Base_Start_IT+0x58>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a13      	ldr	r2, [pc, #76]	; (8002ba4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d111      	bne.n	8002b80 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2b06      	cmp	r3, #6
 8002b6c:	d010      	beq.n	8002b90 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f042 0201 	orr.w	r2, r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b7e:	e007      	b.n	8002b90 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr
 8002b9c:	40012c00 	.word	0x40012c00
 8002ba0:	40000400 	.word	0x40000400
 8002ba4:	40000800 	.word	0x40000800

08002ba8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d122      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d11b      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0202 	mvn.w	r2, #2
 8002bd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8ed 	bl	8002dca <HAL_TIM_IC_CaptureCallback>
 8002bf0:	e005      	b.n	8002bfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f8e0 	bl	8002db8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f8ef 	bl	8002ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d122      	bne.n	8002c58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d11b      	bne.n	8002c58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0204 	mvn.w	r2, #4
 8002c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f8c3 	bl	8002dca <HAL_TIM_IC_CaptureCallback>
 8002c44:	e005      	b.n	8002c52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f8b6 	bl	8002db8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f8c5 	bl	8002ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f003 0308 	and.w	r3, r3, #8
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d122      	bne.n	8002cac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d11b      	bne.n	8002cac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0208 	mvn.w	r2, #8
 8002c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2204      	movs	r2, #4
 8002c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f899 	bl	8002dca <HAL_TIM_IC_CaptureCallback>
 8002c98:	e005      	b.n	8002ca6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f88c 	bl	8002db8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f89b 	bl	8002ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	f003 0310 	and.w	r3, r3, #16
 8002cb6:	2b10      	cmp	r3, #16
 8002cb8:	d122      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d11b      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f06f 0210 	mvn.w	r2, #16
 8002cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2208      	movs	r2, #8
 8002cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f86f 	bl	8002dca <HAL_TIM_IC_CaptureCallback>
 8002cec:	e005      	b.n	8002cfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f862 	bl	8002db8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f871 	bl	8002ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d10e      	bne.n	8002d2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d107      	bne.n	8002d2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f06f 0201 	mvn.w	r2, #1
 8002d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7fd fce2 	bl	80006f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d36:	2b80      	cmp	r3, #128	; 0x80
 8002d38:	d10e      	bne.n	8002d58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d44:	2b80      	cmp	r3, #128	; 0x80
 8002d46:	d107      	bne.n	8002d58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f8bf 	bl	8002ed6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d62:	2b40      	cmp	r3, #64	; 0x40
 8002d64:	d10e      	bne.n	8002d84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d70:	2b40      	cmp	r3, #64	; 0x40
 8002d72:	d107      	bne.n	8002d84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f835 	bl	8002dee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	f003 0320 	and.w	r3, r3, #32
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d10e      	bne.n	8002db0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	f003 0320 	and.w	r3, r3, #32
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d107      	bne.n	8002db0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f06f 0220 	mvn.w	r2, #32
 8002da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f88a 	bl	8002ec4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002db0:	bf00      	nop
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr

08002dca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr

08002dee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a29      	ldr	r2, [pc, #164]	; (8002eb8 <TIM_Base_SetConfig+0xb8>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00b      	beq.n	8002e30 <TIM_Base_SetConfig+0x30>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e1e:	d007      	beq.n	8002e30 <TIM_Base_SetConfig+0x30>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a26      	ldr	r2, [pc, #152]	; (8002ebc <TIM_Base_SetConfig+0xbc>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d003      	beq.n	8002e30 <TIM_Base_SetConfig+0x30>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a25      	ldr	r2, [pc, #148]	; (8002ec0 <TIM_Base_SetConfig+0xc0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d108      	bne.n	8002e42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a1c      	ldr	r2, [pc, #112]	; (8002eb8 <TIM_Base_SetConfig+0xb8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d00b      	beq.n	8002e62 <TIM_Base_SetConfig+0x62>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e50:	d007      	beq.n	8002e62 <TIM_Base_SetConfig+0x62>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a19      	ldr	r2, [pc, #100]	; (8002ebc <TIM_Base_SetConfig+0xbc>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d003      	beq.n	8002e62 <TIM_Base_SetConfig+0x62>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a18      	ldr	r2, [pc, #96]	; (8002ec0 <TIM_Base_SetConfig+0xc0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d108      	bne.n	8002e74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a07      	ldr	r2, [pc, #28]	; (8002eb8 <TIM_Base_SetConfig+0xb8>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d103      	bne.n	8002ea8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	615a      	str	r2, [r3, #20]
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	40012c00 	.word	0x40012c00
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	40000800 	.word	0x40000800

08002ec4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e03f      	b.n	8002f7a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d106      	bne.n	8002f14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7fd fc74 	bl	80007fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2224      	movs	r2, #36	; 0x24
 8002f18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f905 	bl	800313c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695a      	ldr	r2, [r3, #20]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b08a      	sub	sp, #40	; 0x28
 8002f86:	af02      	add	r7, sp, #8
 8002f88:	60f8      	str	r0, [r7, #12]
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	603b      	str	r3, [r7, #0]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b20      	cmp	r3, #32
 8002fa0:	d17c      	bne.n	800309c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <HAL_UART_Transmit+0x2c>
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e075      	b.n	800309e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_UART_Transmit+0x3e>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e06e      	b.n	800309e <HAL_UART_Transmit+0x11c>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2221      	movs	r2, #33	; 0x21
 8002fd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002fd6:	f7fe f8ad 	bl	8001134 <HAL_GetTick>
 8002fda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	88fa      	ldrh	r2, [r7, #6]
 8002fe0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	88fa      	ldrh	r2, [r7, #6]
 8002fe6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff0:	d108      	bne.n	8003004 <HAL_UART_Transmit+0x82>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d104      	bne.n	8003004 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	61bb      	str	r3, [r7, #24]
 8003002:	e003      	b.n	800300c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003008:	2300      	movs	r3, #0
 800300a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003014:	e02a      	b.n	800306c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	2200      	movs	r2, #0
 800301e:	2180      	movs	r1, #128	; 0x80
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 f840 	bl	80030a6 <UART_WaitOnFlagUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e036      	b.n	800309e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10b      	bne.n	800304e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003044:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	3302      	adds	r3, #2
 800304a:	61bb      	str	r3, [r7, #24]
 800304c:	e007      	b.n	800305e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	781a      	ldrb	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	3301      	adds	r3, #1
 800305c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003070:	b29b      	uxth	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1cf      	bne.n	8003016 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2200      	movs	r2, #0
 800307e:	2140      	movs	r1, #64	; 0x40
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 f810 	bl	80030a6 <UART_WaitOnFlagUntilTimeout>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e006      	b.n	800309e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	e000      	b.n	800309e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800309c:	2302      	movs	r3, #2
  }
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3720      	adds	r7, #32
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b084      	sub	sp, #16
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	60f8      	str	r0, [r7, #12]
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	603b      	str	r3, [r7, #0]
 80030b2:	4613      	mov	r3, r2
 80030b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030b6:	e02c      	b.n	8003112 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030be:	d028      	beq.n	8003112 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80030c6:	f7fe f835 	bl	8001134 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d21d      	bcs.n	8003112 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030e4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695a      	ldr	r2, [r3, #20]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0201 	bic.w	r2, r2, #1
 80030f4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e00f      	b.n	8003132 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4013      	ands	r3, r2
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	429a      	cmp	r2, r3
 8003120:	bf0c      	ite	eq
 8003122:	2301      	moveq	r3, #1
 8003124:	2300      	movne	r3, #0
 8003126:	b2db      	uxtb	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	429a      	cmp	r2, r3
 800312e:	d0c3      	beq.n	80030b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689a      	ldr	r2, [r3, #8]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	4313      	orrs	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003176:	f023 030c 	bic.w	r3, r3, #12
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6812      	ldr	r2, [r2, #0]
 800317e:	68b9      	ldr	r1, [r7, #8]
 8003180:	430b      	orrs	r3, r1
 8003182:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699a      	ldr	r2, [r3, #24]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2c      	ldr	r2, [pc, #176]	; (8003250 <UART_SetConfig+0x114>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d103      	bne.n	80031ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031a4:	f7ff fa82 	bl	80026ac <HAL_RCC_GetPCLK2Freq>
 80031a8:	60f8      	str	r0, [r7, #12]
 80031aa:	e002      	b.n	80031b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031ac:	f7ff fa6a 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 80031b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	009a      	lsls	r2, r3, #2
 80031bc:	441a      	add	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c8:	4a22      	ldr	r2, [pc, #136]	; (8003254 <UART_SetConfig+0x118>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	095b      	lsrs	r3, r3, #5
 80031d0:	0119      	lsls	r1, r3, #4
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4613      	mov	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	009a      	lsls	r2, r3, #2
 80031dc:	441a      	add	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e8:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <UART_SetConfig+0x118>)
 80031ea:	fba3 0302 	umull	r0, r3, r3, r2
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2064      	movs	r0, #100	; 0x64
 80031f2:	fb00 f303 	mul.w	r3, r0, r3
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	3332      	adds	r3, #50	; 0x32
 80031fc:	4a15      	ldr	r2, [pc, #84]	; (8003254 <UART_SetConfig+0x118>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003208:	4419      	add	r1, r3
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	009a      	lsls	r2, r3, #2
 8003214:	441a      	add	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <UART_SetConfig+0x118>)
 8003222:	fba3 0302 	umull	r0, r3, r3, r2
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	2064      	movs	r0, #100	; 0x64
 800322a:	fb00 f303 	mul.w	r3, r0, r3
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	011b      	lsls	r3, r3, #4
 8003232:	3332      	adds	r3, #50	; 0x32
 8003234:	4a07      	ldr	r2, [pc, #28]	; (8003254 <UART_SetConfig+0x118>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	f003 020f 	and.w	r2, r3, #15
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	440a      	add	r2, r1
 8003246:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003248:	bf00      	nop
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40013800 	.word	0x40013800
 8003254:	51eb851f 	.word	0x51eb851f

08003258 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800325e:	f3ef 8305 	mrs	r3, IPSR
 8003262:	60bb      	str	r3, [r7, #8]
  return(result);
 8003264:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10f      	bne.n	800328a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800326a:	f3ef 8310 	mrs	r3, PRIMASK
 800326e:	607b      	str	r3, [r7, #4]
  return(result);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <osKernelInitialize+0x32>
 8003276:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <osKernelInitialize+0x60>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b02      	cmp	r3, #2
 800327c:	d109      	bne.n	8003292 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800327e:	f3ef 8311 	mrs	r3, BASEPRI
 8003282:	603b      	str	r3, [r7, #0]
  return(result);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800328a:	f06f 0305 	mvn.w	r3, #5
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	e00c      	b.n	80032ac <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <osKernelInitialize+0x60>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d105      	bne.n	80032a6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <osKernelInitialize+0x60>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	e002      	b.n	80032ac <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80032a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80032ac:	68fb      	ldr	r3, [r7, #12]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr
 80032b8:	20000094 	.word	0x20000094

080032bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032c2:	f3ef 8305 	mrs	r3, IPSR
 80032c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80032c8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10f      	bne.n	80032ee <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ce:	f3ef 8310 	mrs	r3, PRIMASK
 80032d2:	607b      	str	r3, [r7, #4]
  return(result);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <osKernelStart+0x32>
 80032da:	4b11      	ldr	r3, [pc, #68]	; (8003320 <osKernelStart+0x64>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d109      	bne.n	80032f6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80032e2:	f3ef 8311 	mrs	r3, BASEPRI
 80032e6:	603b      	str	r3, [r7, #0]
  return(result);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80032ee:	f06f 0305 	mvn.w	r3, #5
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	e00e      	b.n	8003314 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80032f6:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <osKernelStart+0x64>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d107      	bne.n	800330e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80032fe:	4b08      	ldr	r3, [pc, #32]	; (8003320 <osKernelStart+0x64>)
 8003300:	2202      	movs	r2, #2
 8003302:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003304:	f001 fa8a 	bl	800481c <vTaskStartScheduler>
      stat = osOK;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	e002      	b.n	8003314 <osKernelStart+0x58>
    } else {
      stat = osError;
 800330e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003312:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003314:	68fb      	ldr	r3, [r7, #12]
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000094 	.word	0x20000094

08003324 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003324:	b580      	push	{r7, lr}
 8003326:	b092      	sub	sp, #72	; 0x48
 8003328:	af04      	add	r7, sp, #16
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003334:	f3ef 8305 	mrs	r3, IPSR
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800333a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800333c:	2b00      	cmp	r3, #0
 800333e:	f040 8094 	bne.w	800346a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003342:	f3ef 8310 	mrs	r3, PRIMASK
 8003346:	623b      	str	r3, [r7, #32]
  return(result);
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	2b00      	cmp	r3, #0
 800334c:	f040 808d 	bne.w	800346a <osThreadNew+0x146>
 8003350:	4b48      	ldr	r3, [pc, #288]	; (8003474 <osThreadNew+0x150>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b02      	cmp	r3, #2
 8003356:	d106      	bne.n	8003366 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003358:	f3ef 8311 	mrs	r3, BASEPRI
 800335c:	61fb      	str	r3, [r7, #28]
  return(result);
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	2b00      	cmp	r3, #0
 8003362:	f040 8082 	bne.w	800346a <osThreadNew+0x146>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d07e      	beq.n	800346a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800336c:	2380      	movs	r3, #128	; 0x80
 800336e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003370:	2318      	movs	r3, #24
 8003372:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003374:	2300      	movs	r3, #0
 8003376:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003378:	f107 031b 	add.w	r3, r7, #27
 800337c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800337e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003382:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d045      	beq.n	8003416 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <osThreadNew+0x74>
        name = attr->name;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80033a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d008      	beq.n	80033be <osThreadNew+0x9a>
 80033ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ae:	2b38      	cmp	r3, #56	; 0x38
 80033b0:	d805      	bhi.n	80033be <osThreadNew+0x9a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <osThreadNew+0x9e>
        return (NULL);
 80033be:	2300      	movs	r3, #0
 80033c0:	e054      	b.n	800346c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00e      	beq.n	80033f8 <osThreadNew+0xd4>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	2b5b      	cmp	r3, #91	; 0x5b
 80033e0:	d90a      	bls.n	80033f8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d006      	beq.n	80033f8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <osThreadNew+0xd4>
        mem = 1;
 80033f2:	2301      	movs	r3, #1
 80033f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80033f6:	e010      	b.n	800341a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10c      	bne.n	800341a <osThreadNew+0xf6>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d108      	bne.n	800341a <osThreadNew+0xf6>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d104      	bne.n	800341a <osThreadNew+0xf6>
          mem = 0;
 8003410:	2300      	movs	r3, #0
 8003412:	62bb      	str	r3, [r7, #40]	; 0x28
 8003414:	e001      	b.n	800341a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003416:	2300      	movs	r3, #0
 8003418:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800341a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341c:	2b01      	cmp	r3, #1
 800341e:	d110      	bne.n	8003442 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003428:	9202      	str	r2, [sp, #8]
 800342a:	9301      	str	r3, [sp, #4]
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003434:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f001 f828 	bl	800448c <xTaskCreateStatic>
 800343c:	4603      	mov	r3, r0
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	e013      	b.n	800346a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	2b00      	cmp	r3, #0
 8003446:	d110      	bne.n	800346a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344a:	b29a      	uxth	r2, r3
 800344c:	f107 0314 	add.w	r3, r7, #20
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f001 f86f 	bl	800453e <xTaskCreate>
 8003460:	4603      	mov	r3, r0
 8003462:	2b01      	cmp	r3, #1
 8003464:	d001      	beq.n	800346a <osThreadNew+0x146>
          hTask = NULL;
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800346a:	697b      	ldr	r3, [r7, #20]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3738      	adds	r7, #56	; 0x38
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	20000094 	.word	0x20000094

08003478 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003480:	f3ef 8305 	mrs	r3, IPSR
 8003484:	613b      	str	r3, [r7, #16]
  return(result);
 8003486:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10f      	bne.n	80034ac <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800348c:	f3ef 8310 	mrs	r3, PRIMASK
 8003490:	60fb      	str	r3, [r7, #12]
  return(result);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d109      	bne.n	80034ac <osDelay+0x34>
 8003498:	4b0d      	ldr	r3, [pc, #52]	; (80034d0 <osDelay+0x58>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d109      	bne.n	80034b4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034a0:	f3ef 8311 	mrs	r3, BASEPRI
 80034a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <osDelay+0x3c>
    stat = osErrorISR;
 80034ac:	f06f 0305 	mvn.w	r3, #5
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	e007      	b.n	80034c4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f001 f978 	bl	80047b4 <vTaskDelay>
    }
  }

  return (stat);
 80034c4:	697b      	ldr	r3, [r7, #20]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000094 	.word	0x20000094

080034d4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08c      	sub	sp, #48	; 0x30
 80034d8:	af02      	add	r7, sp, #8
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80034e0:	2300      	movs	r3, #0
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034e4:	f3ef 8305 	mrs	r3, IPSR
 80034e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80034ea:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d170      	bne.n	80035d2 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f0:	f3ef 8310 	mrs	r3, PRIMASK
 80034f4:	617b      	str	r3, [r7, #20]
  return(result);
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d16a      	bne.n	80035d2 <osMessageQueueNew+0xfe>
 80034fc:	4b37      	ldr	r3, [pc, #220]	; (80035dc <osMessageQueueNew+0x108>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b02      	cmp	r3, #2
 8003502:	d105      	bne.n	8003510 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003504:	f3ef 8311 	mrs	r3, BASEPRI
 8003508:	613b      	str	r3, [r7, #16]
  return(result);
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d160      	bne.n	80035d2 <osMessageQueueNew+0xfe>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d05d      	beq.n	80035d2 <osMessageQueueNew+0xfe>
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d05a      	beq.n	80035d2 <osMessageQueueNew+0xfe>
    mem = -1;
 800351c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003520:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d029      	beq.n	800357c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d012      	beq.n	8003556 <osMessageQueueNew+0x82>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	2b4f      	cmp	r3, #79	; 0x4f
 8003536:	d90e      	bls.n	8003556 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	695a      	ldr	r2, [r3, #20]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	fb01 f303 	mul.w	r3, r1, r3
 800354c:	429a      	cmp	r2, r3
 800354e:	d302      	bcc.n	8003556 <osMessageQueueNew+0x82>
        mem = 1;
 8003550:	2301      	movs	r3, #1
 8003552:	623b      	str	r3, [r7, #32]
 8003554:	e014      	b.n	8003580 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d110      	bne.n	8003580 <osMessageQueueNew+0xac>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10c      	bne.n	8003580 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800356a:	2b00      	cmp	r3, #0
 800356c:	d108      	bne.n	8003580 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <osMessageQueueNew+0xac>
          mem = 0;
 8003576:	2300      	movs	r3, #0
 8003578:	623b      	str	r3, [r7, #32]
 800357a:	e001      	b.n	8003580 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10c      	bne.n	80035a0 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691a      	ldr	r2, [r3, #16]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6899      	ldr	r1, [r3, #8]
 800358e:	2300      	movs	r3, #0
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	460b      	mov	r3, r1
 8003594:	68b9      	ldr	r1, [r7, #8]
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fa52 	bl	8003a40 <xQueueGenericCreateStatic>
 800359c:	6278      	str	r0, [r7, #36]	; 0x24
 800359e:	e008      	b.n	80035b2 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d105      	bne.n	80035b2 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80035a6:	2200      	movs	r2, #0
 80035a8:	68b9      	ldr	r1, [r7, #8]
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 faba 	bl	8003b24 <xQueueGenericCreate>
 80035b0:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80035b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00c      	beq.n	80035d2 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <osMessageQueueNew+0xf2>
        name = attr->name;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	61fb      	str	r3, [r7, #28]
 80035c4:	e001      	b.n	80035ca <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80035ca:	69f9      	ldr	r1, [r7, #28]
 80035cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035ce:	f000 ff01 	bl	80043d4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3728      	adds	r7, #40	; 0x28
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	20000094 	.word	0x20000094

080035e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08a      	sub	sp, #40	; 0x28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	603b      	str	r3, [r7, #0]
 80035ec:	4613      	mov	r3, r2
 80035ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035f8:	f3ef 8305 	mrs	r3, IPSR
 80035fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80035fe:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10f      	bne.n	8003624 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003604:	f3ef 8310 	mrs	r3, PRIMASK
 8003608:	61bb      	str	r3, [r7, #24]
  return(result);
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d109      	bne.n	8003624 <osMessageQueuePut+0x44>
 8003610:	4b2b      	ldr	r3, [pc, #172]	; (80036c0 <osMessageQueuePut+0xe0>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d12e      	bne.n	8003676 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003618:	f3ef 8311 	mrs	r3, BASEPRI
 800361c:	617b      	str	r3, [r7, #20]
  return(result);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d028      	beq.n	8003676 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d005      	beq.n	8003636 <osMessageQueuePut+0x56>
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <osMessageQueuePut+0x56>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8003636:	f06f 0303 	mvn.w	r3, #3
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800363c:	e039      	b.n	80036b2 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800363e:	2300      	movs	r3, #0
 8003640:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003642:	f107 0210 	add.w	r2, r7, #16
 8003646:	2300      	movs	r3, #0
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	6a38      	ldr	r0, [r7, #32]
 800364c:	f000 fbc4 	bl	8003dd8 <xQueueGenericSendFromISR>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d003      	beq.n	800365e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8003656:	f06f 0302 	mvn.w	r3, #2
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800365c:	e029      	b.n	80036b2 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d026      	beq.n	80036b2 <osMessageQueuePut+0xd2>
 8003664:	4b17      	ldr	r3, [pc, #92]	; (80036c4 <osMessageQueuePut+0xe4>)
 8003666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	f3bf 8f4f 	dsb	sy
 8003670:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003674:	e01d      	b.n	80036b2 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d002      	beq.n	8003682 <osMessageQueuePut+0xa2>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d103      	bne.n	800368a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8003682:	f06f 0303 	mvn.w	r3, #3
 8003686:	627b      	str	r3, [r7, #36]	; 0x24
 8003688:	e014      	b.n	80036b4 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800368a:	2300      	movs	r3, #0
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	6a38      	ldr	r0, [r7, #32]
 8003692:	f000 faa7 	bl	8003be4 <xQueueGenericSend>
 8003696:	4603      	mov	r3, r0
 8003698:	2b01      	cmp	r3, #1
 800369a:	d00b      	beq.n	80036b4 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80036a2:	f06f 0301 	mvn.w	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
 80036a8:	e004      	b.n	80036b4 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80036aa:	f06f 0302 	mvn.w	r3, #2
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
 80036b0:	e000      	b.n	80036b4 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80036b2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3728      	adds	r7, #40	; 0x28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000094 	.word	0x20000094
 80036c4:	e000ed04 	.word	0xe000ed04

080036c8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	; 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
 80036d4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80036da:	2300      	movs	r3, #0
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036de:	f3ef 8305 	mrs	r3, IPSR
 80036e2:	61fb      	str	r3, [r7, #28]
  return(result);
 80036e4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10f      	bne.n	800370a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ea:	f3ef 8310 	mrs	r3, PRIMASK
 80036ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <osMessageQueueGet+0x42>
 80036f6:	4b2b      	ldr	r3, [pc, #172]	; (80037a4 <osMessageQueueGet+0xdc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d12e      	bne.n	800375c <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80036fe:	f3ef 8311 	mrs	r3, BASEPRI
 8003702:	617b      	str	r3, [r7, #20]
  return(result);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d028      	beq.n	800375c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d005      	beq.n	800371c <osMessageQueueGet+0x54>
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <osMessageQueueGet+0x54>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800371c:	f06f 0303 	mvn.w	r3, #3
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003722:	e038      	b.n	8003796 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8003724:	2300      	movs	r3, #0
 8003726:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003728:	f107 0310 	add.w	r3, r7, #16
 800372c:	461a      	mov	r2, r3
 800372e:	68b9      	ldr	r1, [r7, #8]
 8003730:	6a38      	ldr	r0, [r7, #32]
 8003732:	f000 fcc1 	bl	80040b8 <xQueueReceiveFromISR>
 8003736:	4603      	mov	r3, r0
 8003738:	2b01      	cmp	r3, #1
 800373a:	d003      	beq.n	8003744 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800373c:	f06f 0302 	mvn.w	r3, #2
 8003740:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003742:	e028      	b.n	8003796 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d025      	beq.n	8003796 <osMessageQueueGet+0xce>
 800374a:	4b17      	ldr	r3, [pc, #92]	; (80037a8 <osMessageQueueGet+0xe0>)
 800374c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800375a:	e01c      	b.n	8003796 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d002      	beq.n	8003768 <osMessageQueueGet+0xa0>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d103      	bne.n	8003770 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8003768:	f06f 0303 	mvn.w	r3, #3
 800376c:	627b      	str	r3, [r7, #36]	; 0x24
 800376e:	e013      	b.n	8003798 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	6a38      	ldr	r0, [r7, #32]
 8003776:	f000 fbc3 	bl	8003f00 <xQueueReceive>
 800377a:	4603      	mov	r3, r0
 800377c:	2b01      	cmp	r3, #1
 800377e:	d00b      	beq.n	8003798 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8003786:	f06f 0301 	mvn.w	r3, #1
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
 800378c:	e004      	b.n	8003798 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800378e:	f06f 0302 	mvn.w	r3, #2
 8003792:	627b      	str	r3, [r7, #36]	; 0x24
 8003794:	e000      	b.n	8003798 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003796:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800379a:	4618      	mov	r0, r3
 800379c:	3728      	adds	r7, #40	; 0x28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000094 	.word	0x20000094
 80037a8:	e000ed04 	.word	0xe000ed04

080037ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4a06      	ldr	r2, [pc, #24]	; (80037d4 <vApplicationGetIdleTaskMemory+0x28>)
 80037bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4a05      	ldr	r2, [pc, #20]	; (80037d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80037c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2280      	movs	r2, #128	; 0x80
 80037c8:	601a      	str	r2, [r3, #0]
}
 80037ca:	bf00      	nop
 80037cc:	3714      	adds	r7, #20
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr
 80037d4:	20000098 	.word	0x20000098
 80037d8:	200000f4 	.word	0x200000f4

080037dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4a07      	ldr	r2, [pc, #28]	; (8003808 <vApplicationGetTimerTaskMemory+0x2c>)
 80037ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4a06      	ldr	r2, [pc, #24]	; (800380c <vApplicationGetTimerTaskMemory+0x30>)
 80037f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037fa:	601a      	str	r2, [r3, #0]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	200002f4 	.word	0x200002f4
 800380c:	20000350 	.word	0x20000350

08003810 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f103 0208 	add.w	r2, r3, #8
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003828:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f103 0208 	add.w	r2, r3, #8
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f103 0208 	add.w	r2, r3, #8
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr

08003866 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003866:	b480      	push	{r7}
 8003868:	b085      	sub	sp, #20
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
 800386e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	601a      	str	r2, [r3, #0]
}
 80038a2:	bf00      	nop
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr

080038ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038c2:	d103      	bne.n	80038cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	60fb      	str	r3, [r7, #12]
 80038ca:	e00c      	b.n	80038e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3308      	adds	r3, #8
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	e002      	b.n	80038da <vListInsert+0x2e>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d2f6      	bcs.n	80038d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685a      	ldr	r2, [r3, #4]
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	601a      	str	r2, [r3, #0]
}
 8003912:	bf00      	nop
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr

0800391c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6892      	ldr	r2, [r2, #8]
 8003932:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6852      	ldr	r2, [r2, #4]
 800393c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	429a      	cmp	r2, r3
 8003946:	d103      	bne.n	8003950 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	1e5a      	subs	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	bc80      	pop	{r7}
 800396c:	4770      	bx	lr
	...

08003970 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d109      	bne.n	8003998 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	60bb      	str	r3, [r7, #8]
 8003996:	e7fe      	b.n	8003996 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003998:	f002 f84e 	bl	8005a38 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a4:	68f9      	ldr	r1, [r7, #12]
 80039a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80039a8:	fb01 f303 	mul.w	r3, r1, r3
 80039ac:	441a      	add	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c8:	3b01      	subs	r3, #1
 80039ca:	68f9      	ldr	r1, [r7, #12]
 80039cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80039ce:	fb01 f303 	mul.w	r3, r1, r3
 80039d2:	441a      	add	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	22ff      	movs	r2, #255	; 0xff
 80039dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	22ff      	movs	r2, #255	; 0xff
 80039e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d114      	bne.n	8003a18 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d01a      	beq.n	8003a2c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	3310      	adds	r3, #16
 80039fa:	4618      	mov	r0, r3
 80039fc:	f001 f992 	bl	8004d24 <xTaskRemoveFromEventList>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d012      	beq.n	8003a2c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003a06:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <xQueueGenericReset+0xcc>)
 8003a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	e009      	b.n	8003a2c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3310      	adds	r3, #16
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff fef7 	bl	8003810 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	3324      	adds	r3, #36	; 0x24
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff fef2 	bl	8003810 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003a2c:	f002 f832 	bl	8005a94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003a30:	2301      	movs	r3, #1
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	e000ed04 	.word	0xe000ed04

08003a40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08e      	sub	sp, #56	; 0x38
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
 8003a4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <xQueueGenericCreateStatic+0x28>
 8003a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a66:	e7fe      	b.n	8003a66 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <xQueueGenericCreateStatic+0x42>
 8003a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a72:	f383 8811 	msr	BASEPRI, r3
 8003a76:	f3bf 8f6f 	isb	sy
 8003a7a:	f3bf 8f4f 	dsb	sy
 8003a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a80:	e7fe      	b.n	8003a80 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <xQueueGenericCreateStatic+0x4e>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <xQueueGenericCreateStatic+0x52>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e000      	b.n	8003a94 <xQueueGenericCreateStatic+0x54>
 8003a92:	2300      	movs	r3, #0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d109      	bne.n	8003aac <xQueueGenericCreateStatic+0x6c>
 8003a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a9c:	f383 8811 	msr	BASEPRI, r3
 8003aa0:	f3bf 8f6f 	isb	sy
 8003aa4:	f3bf 8f4f 	dsb	sy
 8003aa8:	623b      	str	r3, [r7, #32]
 8003aaa:	e7fe      	b.n	8003aaa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d102      	bne.n	8003ab8 <xQueueGenericCreateStatic+0x78>
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <xQueueGenericCreateStatic+0x7c>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e000      	b.n	8003abe <xQueueGenericCreateStatic+0x7e>
 8003abc:	2300      	movs	r3, #0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <xQueueGenericCreateStatic+0x96>
 8003ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac6:	f383 8811 	msr	BASEPRI, r3
 8003aca:	f3bf 8f6f 	isb	sy
 8003ace:	f3bf 8f4f 	dsb	sy
 8003ad2:	61fb      	str	r3, [r7, #28]
 8003ad4:	e7fe      	b.n	8003ad4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003ad6:	2350      	movs	r3, #80	; 0x50
 8003ad8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b50      	cmp	r3, #80	; 0x50
 8003ade:	d009      	beq.n	8003af4 <xQueueGenericCreateStatic+0xb4>
 8003ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae4:	f383 8811 	msr	BASEPRI, r3
 8003ae8:	f3bf 8f6f 	isb	sy
 8003aec:	f3bf 8f4f 	dsb	sy
 8003af0:	61bb      	str	r3, [r7, #24]
 8003af2:	e7fe      	b.n	8003af2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00d      	beq.n	8003b1a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b06:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 f842 	bl	8003b9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3730      	adds	r7, #48	; 0x30
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08a      	sub	sp, #40	; 0x28
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d109      	bne.n	8003b4c <xQueueGenericCreate+0x28>
 8003b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b3c:	f383 8811 	msr	BASEPRI, r3
 8003b40:	f3bf 8f6f 	isb	sy
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	e7fe      	b.n	8003b4a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d102      	bne.n	8003b58 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	e004      	b.n	8003b62 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	fb02 f303 	mul.w	r3, r2, r3
 8003b60:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	3350      	adds	r3, #80	; 0x50
 8003b66:	4618      	mov	r0, r3
 8003b68:	f002 f85c 	bl	8005c24 <pvPortMalloc>
 8003b6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00f      	beq.n	8003b94 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	3350      	adds	r3, #80	; 0x50
 8003b78:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b82:	79fa      	ldrb	r2, [r7, #7]
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	68b9      	ldr	r1, [r7, #8]
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 f805 	bl	8003b9e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003b94:	69bb      	ldr	r3, [r7, #24]
	}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3720      	adds	r7, #32
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b084      	sub	sp, #16
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d103      	bne.n	8003bba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	e002      	b.n	8003bc0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003bcc:	2101      	movs	r1, #1
 8003bce:	69b8      	ldr	r0, [r7, #24]
 8003bd0:	f7ff fece 	bl	8003970 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08e      	sub	sp, #56	; 0x38
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d109      	bne.n	8003c14 <xQueueGenericSend+0x30>
 8003c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c12:	e7fe      	b.n	8003c12 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d103      	bne.n	8003c22 <xQueueGenericSend+0x3e>
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <xQueueGenericSend+0x42>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e000      	b.n	8003c28 <xQueueGenericSend+0x44>
 8003c26:	2300      	movs	r3, #0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d109      	bne.n	8003c40 <xQueueGenericSend+0x5c>
 8003c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c30:	f383 8811 	msr	BASEPRI, r3
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c3e:	e7fe      	b.n	8003c3e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d103      	bne.n	8003c4e <xQueueGenericSend+0x6a>
 8003c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <xQueueGenericSend+0x6e>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <xQueueGenericSend+0x70>
 8003c52:	2300      	movs	r3, #0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d109      	bne.n	8003c6c <xQueueGenericSend+0x88>
 8003c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	623b      	str	r3, [r7, #32]
 8003c6a:	e7fe      	b.n	8003c6a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c6c:	f001 fa14 	bl	8005098 <xTaskGetSchedulerState>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d102      	bne.n	8003c7c <xQueueGenericSend+0x98>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <xQueueGenericSend+0x9c>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <xQueueGenericSend+0x9e>
 8003c80:	2300      	movs	r3, #0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <xQueueGenericSend+0xb6>
 8003c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8a:	f383 8811 	msr	BASEPRI, r3
 8003c8e:	f3bf 8f6f 	isb	sy
 8003c92:	f3bf 8f4f 	dsb	sy
 8003c96:	61fb      	str	r3, [r7, #28]
 8003c98:	e7fe      	b.n	8003c98 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c9a:	f001 fecd 	bl	8005a38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d302      	bcc.n	8003cb0 <xQueueGenericSend+0xcc>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d129      	bne.n	8003d04 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003cb6:	f000 fa7c 	bl	80041b2 <prvCopyDataToQueue>
 8003cba:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d010      	beq.n	8003ce6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc6:	3324      	adds	r3, #36	; 0x24
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f001 f82b 	bl	8004d24 <xTaskRemoveFromEventList>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d013      	beq.n	8003cfc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003cd4:	4b3f      	ldr	r3, [pc, #252]	; (8003dd4 <xQueueGenericSend+0x1f0>)
 8003cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	f3bf 8f4f 	dsb	sy
 8003ce0:	f3bf 8f6f 	isb	sy
 8003ce4:	e00a      	b.n	8003cfc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d007      	beq.n	8003cfc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003cec:	4b39      	ldr	r3, [pc, #228]	; (8003dd4 <xQueueGenericSend+0x1f0>)
 8003cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	f3bf 8f4f 	dsb	sy
 8003cf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003cfc:	f001 feca 	bl	8005a94 <vPortExitCritical>
				return pdPASS;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e063      	b.n	8003dcc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d103      	bne.n	8003d12 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d0a:	f001 fec3 	bl	8005a94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e05c      	b.n	8003dcc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d106      	bne.n	8003d26 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d18:	f107 0314 	add.w	r3, r7, #20
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f001 f863 	bl	8004de8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d22:	2301      	movs	r3, #1
 8003d24:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d26:	f001 feb5 	bl	8005a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d2a:	f000 fddb 	bl	80048e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d2e:	f001 fe83 	bl	8005a38 <vPortEnterCritical>
 8003d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d38:	b25b      	sxtb	r3, r3
 8003d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d3e:	d103      	bne.n	8003d48 <xQueueGenericSend+0x164>
 8003d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d4e:	b25b      	sxtb	r3, r3
 8003d50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d54:	d103      	bne.n	8003d5e <xQueueGenericSend+0x17a>
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d5e:	f001 fe99 	bl	8005a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d62:	1d3a      	adds	r2, r7, #4
 8003d64:	f107 0314 	add.w	r3, r7, #20
 8003d68:	4611      	mov	r1, r2
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f001 f852 	bl	8004e14 <xTaskCheckForTimeOut>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d124      	bne.n	8003dc0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d78:	f000 fb13 	bl	80043a2 <prvIsQueueFull>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d018      	beq.n	8003db4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d84:	3310      	adds	r3, #16
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	4611      	mov	r1, r2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 ff7c 	bl	8004c88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d92:	f000 fa9e 	bl	80042d2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d96:	f000 fdb3 	bl	8004900 <xTaskResumeAll>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f47f af7c 	bne.w	8003c9a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003da2:	4b0c      	ldr	r3, [pc, #48]	; (8003dd4 <xQueueGenericSend+0x1f0>)
 8003da4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	f3bf 8f4f 	dsb	sy
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	e772      	b.n	8003c9a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003db4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003db6:	f000 fa8c 	bl	80042d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003dba:	f000 fda1 	bl	8004900 <xTaskResumeAll>
 8003dbe:	e76c      	b.n	8003c9a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003dc2:	f000 fa86 	bl	80042d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dc6:	f000 fd9b 	bl	8004900 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003dca:	2300      	movs	r3, #0
		}
	}
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3738      	adds	r7, #56	; 0x38
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	e000ed04 	.word	0xe000ed04

08003dd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08e      	sub	sp, #56	; 0x38
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d109      	bne.n	8003e04 <xQueueGenericSendFromISR+0x2c>
 8003df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df4:	f383 8811 	msr	BASEPRI, r3
 8003df8:	f3bf 8f6f 	isb	sy
 8003dfc:	f3bf 8f4f 	dsb	sy
 8003e00:	627b      	str	r3, [r7, #36]	; 0x24
 8003e02:	e7fe      	b.n	8003e02 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d103      	bne.n	8003e12 <xQueueGenericSendFromISR+0x3a>
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <xQueueGenericSendFromISR+0x3e>
 8003e12:	2301      	movs	r3, #1
 8003e14:	e000      	b.n	8003e18 <xQueueGenericSendFromISR+0x40>
 8003e16:	2300      	movs	r3, #0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d109      	bne.n	8003e30 <xQueueGenericSendFromISR+0x58>
 8003e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e20:	f383 8811 	msr	BASEPRI, r3
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	f3bf 8f4f 	dsb	sy
 8003e2c:	623b      	str	r3, [r7, #32]
 8003e2e:	e7fe      	b.n	8003e2e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d103      	bne.n	8003e3e <xQueueGenericSendFromISR+0x66>
 8003e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <xQueueGenericSendFromISR+0x6a>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <xQueueGenericSendFromISR+0x6c>
 8003e42:	2300      	movs	r3, #0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d109      	bne.n	8003e5c <xQueueGenericSendFromISR+0x84>
 8003e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4c:	f383 8811 	msr	BASEPRI, r3
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	f3bf 8f4f 	dsb	sy
 8003e58:	61fb      	str	r3, [r7, #28]
 8003e5a:	e7fe      	b.n	8003e5a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e5c:	f001 fea6 	bl	8005bac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e60:	f3ef 8211 	mrs	r2, BASEPRI
 8003e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e68:	f383 8811 	msr	BASEPRI, r3
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	f3bf 8f4f 	dsb	sy
 8003e74:	61ba      	str	r2, [r7, #24]
 8003e76:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e78:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d302      	bcc.n	8003e8e <xQueueGenericSendFromISR+0xb6>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d12c      	bne.n	8003ee8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	68b9      	ldr	r1, [r7, #8]
 8003e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e9e:	f000 f988 	bl	80041b2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003ea2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eaa:	d112      	bne.n	8003ed2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d016      	beq.n	8003ee2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb6:	3324      	adds	r3, #36	; 0x24
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 ff33 	bl	8004d24 <xTaskRemoveFromEventList>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00e      	beq.n	8003ee2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	e007      	b.n	8003ee2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ed2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	b25a      	sxtb	r2, r3
 8003edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003ee6:	e001      	b.n	8003eec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	637b      	str	r3, [r7, #52]	; 0x34
 8003eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3738      	adds	r7, #56	; 0x38
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08c      	sub	sp, #48	; 0x30
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d109      	bne.n	8003f2e <xQueueReceive+0x2e>
	__asm volatile
 8003f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1e:	f383 8811 	msr	BASEPRI, r3
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	f3bf 8f4f 	dsb	sy
 8003f2a:	623b      	str	r3, [r7, #32]
 8003f2c:	e7fe      	b.n	8003f2c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d103      	bne.n	8003f3c <xQueueReceive+0x3c>
 8003f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <xQueueReceive+0x40>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <xQueueReceive+0x42>
 8003f40:	2300      	movs	r3, #0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d109      	bne.n	8003f5a <xQueueReceive+0x5a>
 8003f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	61fb      	str	r3, [r7, #28]
 8003f58:	e7fe      	b.n	8003f58 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f5a:	f001 f89d 	bl	8005098 <xTaskGetSchedulerState>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d102      	bne.n	8003f6a <xQueueReceive+0x6a>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <xQueueReceive+0x6e>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <xQueueReceive+0x70>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d109      	bne.n	8003f88 <xQueueReceive+0x88>
 8003f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	61bb      	str	r3, [r7, #24]
 8003f86:	e7fe      	b.n	8003f86 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f88:	f001 fd56 	bl	8005a38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f90:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d01f      	beq.n	8003fd8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f98:	68b9      	ldr	r1, [r7, #8]
 8003f9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f9c:	f000 f973 	bl	8004286 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa2:	1e5a      	subs	r2, r3, #1
 8003fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00f      	beq.n	8003fd0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb2:	3310      	adds	r3, #16
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 feb5 	bl	8004d24 <xTaskRemoveFromEventList>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d007      	beq.n	8003fd0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003fc0:	4b3c      	ldr	r3, [pc, #240]	; (80040b4 <xQueueReceive+0x1b4>)
 8003fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003fd0:	f001 fd60 	bl	8005a94 <vPortExitCritical>
				return pdPASS;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e069      	b.n	80040ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d103      	bne.n	8003fe6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003fde:	f001 fd59 	bl	8005a94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	e062      	b.n	80040ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d106      	bne.n	8003ffa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fec:	f107 0310 	add.w	r3, r7, #16
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 fef9 	bl	8004de8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ffa:	f001 fd4b 	bl	8005a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ffe:	f000 fc71 	bl	80048e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004002:	f001 fd19 	bl	8005a38 <vPortEnterCritical>
 8004006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004008:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800400c:	b25b      	sxtb	r3, r3
 800400e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004012:	d103      	bne.n	800401c <xQueueReceive+0x11c>
 8004014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800401c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004022:	b25b      	sxtb	r3, r3
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004028:	d103      	bne.n	8004032 <xQueueReceive+0x132>
 800402a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004032:	f001 fd2f 	bl	8005a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004036:	1d3a      	adds	r2, r7, #4
 8004038:	f107 0310 	add.w	r3, r7, #16
 800403c:	4611      	mov	r1, r2
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fee8 	bl	8004e14 <xTaskCheckForTimeOut>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d123      	bne.n	8004092 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800404a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800404c:	f000 f993 	bl	8004376 <prvIsQueueEmpty>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d017      	beq.n	8004086 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004058:	3324      	adds	r3, #36	; 0x24
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4611      	mov	r1, r2
 800405e:	4618      	mov	r0, r3
 8004060:	f000 fe12 	bl	8004c88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004066:	f000 f934 	bl	80042d2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800406a:	f000 fc49 	bl	8004900 <xTaskResumeAll>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d189      	bne.n	8003f88 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004074:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <xQueueReceive+0x1b4>)
 8004076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	f3bf 8f4f 	dsb	sy
 8004080:	f3bf 8f6f 	isb	sy
 8004084:	e780      	b.n	8003f88 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004086:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004088:	f000 f923 	bl	80042d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800408c:	f000 fc38 	bl	8004900 <xTaskResumeAll>
 8004090:	e77a      	b.n	8003f88 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004092:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004094:	f000 f91d 	bl	80042d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004098:	f000 fc32 	bl	8004900 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800409c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800409e:	f000 f96a 	bl	8004376 <prvIsQueueEmpty>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f43f af6f 	beq.w	8003f88 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80040aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3730      	adds	r7, #48	; 0x30
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	e000ed04 	.word	0xe000ed04

080040b8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08e      	sub	sp, #56	; 0x38
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80040c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d109      	bne.n	80040e2 <xQueueReceiveFromISR+0x2a>
 80040ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d2:	f383 8811 	msr	BASEPRI, r3
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	623b      	str	r3, [r7, #32]
 80040e0:	e7fe      	b.n	80040e0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d103      	bne.n	80040f0 <xQueueReceiveFromISR+0x38>
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <xQueueReceiveFromISR+0x3c>
 80040f0:	2301      	movs	r3, #1
 80040f2:	e000      	b.n	80040f6 <xQueueReceiveFromISR+0x3e>
 80040f4:	2300      	movs	r3, #0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d109      	bne.n	800410e <xQueueReceiveFromISR+0x56>
 80040fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	e7fe      	b.n	800410c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800410e:	f001 fd4d 	bl	8005bac <vPortValidateInterruptPriority>
	__asm volatile
 8004112:	f3ef 8211 	mrs	r2, BASEPRI
 8004116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411a:	f383 8811 	msr	BASEPRI, r3
 800411e:	f3bf 8f6f 	isb	sy
 8004122:	f3bf 8f4f 	dsb	sy
 8004126:	61ba      	str	r2, [r7, #24]
 8004128:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800412a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800412c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004132:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004136:	2b00      	cmp	r3, #0
 8004138:	d02f      	beq.n	800419a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800413a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004140:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004148:	f000 f89d 	bl	8004286 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800414c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414e:	1e5a      	subs	r2, r3, #1
 8004150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004152:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004154:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004158:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800415c:	d112      	bne.n	8004184 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800415e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d016      	beq.n	8004194 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004168:	3310      	adds	r3, #16
 800416a:	4618      	mov	r0, r3
 800416c:	f000 fdda 	bl	8004d24 <xTaskRemoveFromEventList>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00e      	beq.n	8004194 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00b      	beq.n	8004194 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	e007      	b.n	8004194 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004184:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004188:	3301      	adds	r3, #1
 800418a:	b2db      	uxtb	r3, r3
 800418c:	b25a      	sxtb	r2, r3
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004194:	2301      	movs	r3, #1
 8004196:	637b      	str	r3, [r7, #52]	; 0x34
 8004198:	e001      	b.n	800419e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800419a:	2300      	movs	r3, #0
 800419c:	637b      	str	r3, [r7, #52]	; 0x34
 800419e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80041a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3738      	adds	r7, #56	; 0x38
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10d      	bne.n	80041ec <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d14d      	bne.n	8004274 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	4618      	mov	r0, r3
 80041de:	f000 ff79 	bl	80050d4 <xTaskPriorityDisinherit>
 80041e2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	605a      	str	r2, [r3, #4]
 80041ea:	e043      	b.n	8004274 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d119      	bne.n	8004226 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6898      	ldr	r0, [r3, #8]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	461a      	mov	r2, r3
 80041fc:	68b9      	ldr	r1, [r7, #8]
 80041fe:	f001 ff0f 	bl	8006020 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	441a      	add	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	429a      	cmp	r2, r3
 800421a:	d32b      	bcc.n	8004274 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	609a      	str	r2, [r3, #8]
 8004224:	e026      	b.n	8004274 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	68d8      	ldr	r0, [r3, #12]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	461a      	mov	r2, r3
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	f001 fef5 	bl	8006020 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	425b      	negs	r3, r3
 8004240:	441a      	add	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	68da      	ldr	r2, [r3, #12]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d207      	bcs.n	8004262 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	425b      	negs	r3, r3
 800425c:	441a      	add	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d105      	bne.n	8004274 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	3b01      	subs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800427c:	697b      	ldr	r3, [r7, #20]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b082      	sub	sp, #8
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d018      	beq.n	80042ca <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	68da      	ldr	r2, [r3, #12]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	441a      	add	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d303      	bcc.n	80042ba <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68d9      	ldr	r1, [r3, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	461a      	mov	r2, r3
 80042c4:	6838      	ldr	r0, [r7, #0]
 80042c6:	f001 feab 	bl	8006020 <memcpy>
	}
}
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b084      	sub	sp, #16
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80042da:	f001 fbad 	bl	8005a38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042e4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042e6:	e011      	b.n	800430c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d012      	beq.n	8004316 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3324      	adds	r3, #36	; 0x24
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 fd15 	bl	8004d24 <xTaskRemoveFromEventList>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004300:	f000 fde8 	bl	8004ed4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004304:	7bfb      	ldrb	r3, [r7, #15]
 8004306:	3b01      	subs	r3, #1
 8004308:	b2db      	uxtb	r3, r3
 800430a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800430c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004310:	2b00      	cmp	r3, #0
 8004312:	dce9      	bgt.n	80042e8 <prvUnlockQueue+0x16>
 8004314:	e000      	b.n	8004318 <prvUnlockQueue+0x46>
					break;
 8004316:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	22ff      	movs	r2, #255	; 0xff
 800431c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004320:	f001 fbb8 	bl	8005a94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004324:	f001 fb88 	bl	8005a38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800432e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004330:	e011      	b.n	8004356 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d012      	beq.n	8004360 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	3310      	adds	r3, #16
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fcf0 	bl	8004d24 <xTaskRemoveFromEventList>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800434a:	f000 fdc3 	bl	8004ed4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800434e:	7bbb      	ldrb	r3, [r7, #14]
 8004350:	3b01      	subs	r3, #1
 8004352:	b2db      	uxtb	r3, r3
 8004354:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004356:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800435a:	2b00      	cmp	r3, #0
 800435c:	dce9      	bgt.n	8004332 <prvUnlockQueue+0x60>
 800435e:	e000      	b.n	8004362 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004360:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	22ff      	movs	r2, #255	; 0xff
 8004366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800436a:	f001 fb93 	bl	8005a94 <vPortExitCritical>
}
 800436e:	bf00      	nop
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b084      	sub	sp, #16
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800437e:	f001 fb5b 	bl	8005a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004386:	2b00      	cmp	r3, #0
 8004388:	d102      	bne.n	8004390 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800438a:	2301      	movs	r3, #1
 800438c:	60fb      	str	r3, [r7, #12]
 800438e:	e001      	b.n	8004394 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004390:	2300      	movs	r3, #0
 8004392:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004394:	f001 fb7e 	bl	8005a94 <vPortExitCritical>

	return xReturn;
 8004398:	68fb      	ldr	r3, [r7, #12]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b084      	sub	sp, #16
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80043aa:	f001 fb45 	bl	8005a38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d102      	bne.n	80043c0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80043ba:	2301      	movs	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e001      	b.n	80043c4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80043c4:	f001 fb66 	bl	8005a94 <vPortExitCritical>

	return xReturn;
 80043c8:	68fb      	ldr	r3, [r7, #12]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043de:	2300      	movs	r3, #0
 80043e0:	60fb      	str	r3, [r7, #12]
 80043e2:	e014      	b.n	800440e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80043e4:	4a0e      	ldr	r2, [pc, #56]	; (8004420 <vQueueAddToRegistry+0x4c>)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10b      	bne.n	8004408 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80043f0:	490b      	ldr	r1, [pc, #44]	; (8004420 <vQueueAddToRegistry+0x4c>)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80043fa:	4a09      	ldr	r2, [pc, #36]	; (8004420 <vQueueAddToRegistry+0x4c>)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4413      	add	r3, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004406:	e005      	b.n	8004414 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	3301      	adds	r3, #1
 800440c:	60fb      	str	r3, [r7, #12]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2b07      	cmp	r3, #7
 8004412:	d9e7      	bls.n	80043e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	20001ab4 	.word	0x20001ab4

08004424 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004434:	f001 fb00 	bl	8005a38 <vPortEnterCritical>
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800443e:	b25b      	sxtb	r3, r3
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004444:	d103      	bne.n	800444e <vQueueWaitForMessageRestricted+0x2a>
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004454:	b25b      	sxtb	r3, r3
 8004456:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800445a:	d103      	bne.n	8004464 <vQueueWaitForMessageRestricted+0x40>
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004464:	f001 fb16 	bl	8005a94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	2b00      	cmp	r3, #0
 800446e:	d106      	bne.n	800447e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3324      	adds	r3, #36	; 0x24
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fc29 	bl	8004cd0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800447e:	6978      	ldr	r0, [r7, #20]
 8004480:	f7ff ff27 	bl	80042d2 <prvUnlockQueue>
	}
 8004484:	bf00      	nop
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08e      	sub	sp, #56	; 0x38
 8004490:	af04      	add	r7, sp, #16
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	2b00      	cmp	r3, #0
 800449e:	d109      	bne.n	80044b4 <xTaskCreateStatic+0x28>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	623b      	str	r3, [r7, #32]
 80044b2:	e7fe      	b.n	80044b2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80044b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d109      	bne.n	80044ce <xTaskCreateStatic+0x42>
 80044ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044be:	f383 8811 	msr	BASEPRI, r3
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	f3bf 8f4f 	dsb	sy
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e7fe      	b.n	80044cc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80044ce:	235c      	movs	r3, #92	; 0x5c
 80044d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b5c      	cmp	r3, #92	; 0x5c
 80044d6:	d009      	beq.n	80044ec <xTaskCreateStatic+0x60>
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	61bb      	str	r3, [r7, #24]
 80044ea:	e7fe      	b.n	80044ea <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80044ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01e      	beq.n	8004530 <xTaskCreateStatic+0xa4>
 80044f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d01b      	beq.n	8004530 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004500:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	2202      	movs	r2, #2
 8004506:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800450a:	2300      	movs	r3, #0
 800450c:	9303      	str	r3, [sp, #12]
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	9302      	str	r3, [sp, #8]
 8004512:	f107 0314 	add.w	r3, r7, #20
 8004516:	9301      	str	r3, [sp, #4]
 8004518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68b9      	ldr	r1, [r7, #8]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f850 	bl	80045c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004528:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800452a:	f000 f8d3 	bl	80046d4 <prvAddNewTaskToReadyList>
 800452e:	e001      	b.n	8004534 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004534:	697b      	ldr	r3, [r7, #20]
	}
 8004536:	4618      	mov	r0, r3
 8004538:	3728      	adds	r7, #40	; 0x28
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800453e:	b580      	push	{r7, lr}
 8004540:	b08c      	sub	sp, #48	; 0x30
 8004542:	af04      	add	r7, sp, #16
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	603b      	str	r3, [r7, #0]
 800454a:	4613      	mov	r3, r2
 800454c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4618      	mov	r0, r3
 8004554:	f001 fb66 	bl	8005c24 <pvPortMalloc>
 8004558:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00e      	beq.n	800457e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004560:	205c      	movs	r0, #92	; 0x5c
 8004562:	f001 fb5f 	bl	8005c24 <pvPortMalloc>
 8004566:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	631a      	str	r2, [r3, #48]	; 0x30
 8004574:	e005      	b.n	8004582 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004576:	6978      	ldr	r0, [r7, #20]
 8004578:	f001 fc16 	bl	8005da8 <vPortFree>
 800457c:	e001      	b.n	8004582 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800457e:	2300      	movs	r3, #0
 8004580:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d017      	beq.n	80045b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004590:	88fa      	ldrh	r2, [r7, #6]
 8004592:	2300      	movs	r3, #0
 8004594:	9303      	str	r3, [sp, #12]
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	9302      	str	r3, [sp, #8]
 800459a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459c:	9301      	str	r3, [sp, #4]
 800459e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	68b9      	ldr	r1, [r7, #8]
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 f80e 	bl	80045c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045ac:	69f8      	ldr	r0, [r7, #28]
 80045ae:	f000 f891 	bl	80046d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80045b2:	2301      	movs	r3, #1
 80045b4:	61bb      	str	r3, [r7, #24]
 80045b6:	e002      	b.n	80045be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80045b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80045be:	69bb      	ldr	r3, [r7, #24]
	}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3720      	adds	r7, #32
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80045d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	461a      	mov	r2, r3
 80045e0:	21a5      	movs	r1, #165	; 0xa5
 80045e2:	f001 fd28 	bl	8006036 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80045e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80045f0:	3b01      	subs	r3, #1
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	f023 0307 	bic.w	r3, r3, #7
 80045fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	2b00      	cmp	r3, #0
 8004608:	d009      	beq.n	800461e <prvInitialiseNewTask+0x56>
 800460a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460e:	f383 8811 	msr	BASEPRI, r3
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	e7fe      	b.n	800461c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800461e:	2300      	movs	r3, #0
 8004620:	61fb      	str	r3, [r7, #28]
 8004622:	e012      	b.n	800464a <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	4413      	add	r3, r2
 800462a:	7819      	ldrb	r1, [r3, #0]
 800462c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	4413      	add	r3, r2
 8004632:	3334      	adds	r3, #52	; 0x34
 8004634:	460a      	mov	r2, r1
 8004636:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	4413      	add	r3, r2
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d006      	beq.n	8004652 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	3301      	adds	r3, #1
 8004648:	61fb      	str	r3, [r7, #28]
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	2b0f      	cmp	r3, #15
 800464e:	d9e9      	bls.n	8004624 <prvInitialiseNewTask+0x5c>
 8004650:	e000      	b.n	8004654 <prvInitialiseNewTask+0x8c>
		{
			break;
 8004652:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800465c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465e:	2b37      	cmp	r3, #55	; 0x37
 8004660:	d901      	bls.n	8004666 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004662:	2337      	movs	r3, #55	; 0x37
 8004664:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004668:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800466a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800466c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004670:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	2200      	movs	r2, #0
 8004676:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467a:	3304      	adds	r3, #4
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff f8e6 	bl	800384e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004684:	3318      	adds	r3, #24
 8004686:	4618      	mov	r0, r3
 8004688:	f7ff f8e1 	bl	800384e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004690:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004694:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800469c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046a0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80046a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a4:	2200      	movs	r2, #0
 80046a6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80046a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	68f9      	ldr	r1, [r7, #12]
 80046b4:	69b8      	ldr	r0, [r7, #24]
 80046b6:	f001 f8d7 	bl	8005868 <pxPortInitialiseStack>
 80046ba:	4602      	mov	r2, r0
 80046bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046be:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80046c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d002      	beq.n	80046cc <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80046c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046cc:	bf00      	nop
 80046ce:	3720      	adds	r7, #32
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80046dc:	f001 f9ac 	bl	8005a38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80046e0:	4b2d      	ldr	r3, [pc, #180]	; (8004798 <prvAddNewTaskToReadyList+0xc4>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3301      	adds	r3, #1
 80046e6:	4a2c      	ldr	r2, [pc, #176]	; (8004798 <prvAddNewTaskToReadyList+0xc4>)
 80046e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80046ea:	4b2c      	ldr	r3, [pc, #176]	; (800479c <prvAddNewTaskToReadyList+0xc8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d109      	bne.n	8004706 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046f2:	4a2a      	ldr	r2, [pc, #168]	; (800479c <prvAddNewTaskToReadyList+0xc8>)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80046f8:	4b27      	ldr	r3, [pc, #156]	; (8004798 <prvAddNewTaskToReadyList+0xc4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d110      	bne.n	8004722 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004700:	f000 fc0c 	bl	8004f1c <prvInitialiseTaskLists>
 8004704:	e00d      	b.n	8004722 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004706:	4b26      	ldr	r3, [pc, #152]	; (80047a0 <prvAddNewTaskToReadyList+0xcc>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d109      	bne.n	8004722 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800470e:	4b23      	ldr	r3, [pc, #140]	; (800479c <prvAddNewTaskToReadyList+0xc8>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004718:	429a      	cmp	r2, r3
 800471a:	d802      	bhi.n	8004722 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800471c:	4a1f      	ldr	r2, [pc, #124]	; (800479c <prvAddNewTaskToReadyList+0xc8>)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004722:	4b20      	ldr	r3, [pc, #128]	; (80047a4 <prvAddNewTaskToReadyList+0xd0>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	3301      	adds	r3, #1
 8004728:	4a1e      	ldr	r2, [pc, #120]	; (80047a4 <prvAddNewTaskToReadyList+0xd0>)
 800472a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800472c:	4b1d      	ldr	r3, [pc, #116]	; (80047a4 <prvAddNewTaskToReadyList+0xd0>)
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004738:	4b1b      	ldr	r3, [pc, #108]	; (80047a8 <prvAddNewTaskToReadyList+0xd4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	429a      	cmp	r2, r3
 800473e:	d903      	bls.n	8004748 <prvAddNewTaskToReadyList+0x74>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	4a18      	ldr	r2, [pc, #96]	; (80047a8 <prvAddNewTaskToReadyList+0xd4>)
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800474c:	4613      	mov	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4a15      	ldr	r2, [pc, #84]	; (80047ac <prvAddNewTaskToReadyList+0xd8>)
 8004756:	441a      	add	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3304      	adds	r3, #4
 800475c:	4619      	mov	r1, r3
 800475e:	4610      	mov	r0, r2
 8004760:	f7ff f881 	bl	8003866 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004764:	f001 f996 	bl	8005a94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004768:	4b0d      	ldr	r3, [pc, #52]	; (80047a0 <prvAddNewTaskToReadyList+0xcc>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00e      	beq.n	800478e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004770:	4b0a      	ldr	r3, [pc, #40]	; (800479c <prvAddNewTaskToReadyList+0xc8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	429a      	cmp	r2, r3
 800477c:	d207      	bcs.n	800478e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800477e:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <prvAddNewTaskToReadyList+0xdc>)
 8004780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800478e:	bf00      	nop
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000c24 	.word	0x20000c24
 800479c:	20000750 	.word	0x20000750
 80047a0:	20000c30 	.word	0x20000c30
 80047a4:	20000c40 	.word	0x20000c40
 80047a8:	20000c2c 	.word	0x20000c2c
 80047ac:	20000754 	.word	0x20000754
 80047b0:	e000ed04 	.word	0xe000ed04

080047b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d016      	beq.n	80047f4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80047c6:	4b13      	ldr	r3, [pc, #76]	; (8004814 <vTaskDelay+0x60>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <vTaskDelay+0x2e>
 80047ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	60bb      	str	r3, [r7, #8]
 80047e0:	e7fe      	b.n	80047e0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80047e2:	f000 f87f 	bl	80048e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047e6:	2100      	movs	r1, #0
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fcdf 	bl	80051ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047ee:	f000 f887 	bl	8004900 <xTaskResumeAll>
 80047f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d107      	bne.n	800480a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80047fa:	4b07      	ldr	r3, [pc, #28]	; (8004818 <vTaskDelay+0x64>)
 80047fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800480a:	bf00      	nop
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	20000c4c 	.word	0x20000c4c
 8004818:	e000ed04 	.word	0xe000ed04

0800481c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b08a      	sub	sp, #40	; 0x28
 8004820:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004822:	2300      	movs	r3, #0
 8004824:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004826:	2300      	movs	r3, #0
 8004828:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800482a:	463a      	mov	r2, r7
 800482c:	1d39      	adds	r1, r7, #4
 800482e:	f107 0308 	add.w	r3, r7, #8
 8004832:	4618      	mov	r0, r3
 8004834:	f7fe ffba 	bl	80037ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004838:	6839      	ldr	r1, [r7, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	9202      	str	r2, [sp, #8]
 8004840:	9301      	str	r3, [sp, #4]
 8004842:	2300      	movs	r3, #0
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	2300      	movs	r3, #0
 8004848:	460a      	mov	r2, r1
 800484a:	4920      	ldr	r1, [pc, #128]	; (80048cc <vTaskStartScheduler+0xb0>)
 800484c:	4820      	ldr	r0, [pc, #128]	; (80048d0 <vTaskStartScheduler+0xb4>)
 800484e:	f7ff fe1d 	bl	800448c <xTaskCreateStatic>
 8004852:	4602      	mov	r2, r0
 8004854:	4b1f      	ldr	r3, [pc, #124]	; (80048d4 <vTaskStartScheduler+0xb8>)
 8004856:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004858:	4b1e      	ldr	r3, [pc, #120]	; (80048d4 <vTaskStartScheduler+0xb8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004860:	2301      	movs	r3, #1
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	e001      	b.n	800486a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d102      	bne.n	8004876 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004870:	f000 fcf0 	bl	8005254 <xTimerCreateTimerTask>
 8004874:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d115      	bne.n	80048a8 <vTaskStartScheduler+0x8c>
 800487c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004880:	f383 8811 	msr	BASEPRI, r3
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800488e:	4b12      	ldr	r3, [pc, #72]	; (80048d8 <vTaskStartScheduler+0xbc>)
 8004890:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004894:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004896:	4b11      	ldr	r3, [pc, #68]	; (80048dc <vTaskStartScheduler+0xc0>)
 8004898:	2201      	movs	r2, #1
 800489a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800489c:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <vTaskStartScheduler+0xc4>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80048a2:	f001 f859 	bl	8005958 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80048a6:	e00d      	b.n	80048c4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048ae:	d109      	bne.n	80048c4 <vTaskStartScheduler+0xa8>
 80048b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b4:	f383 8811 	msr	BASEPRI, r3
 80048b8:	f3bf 8f6f 	isb	sy
 80048bc:	f3bf 8f4f 	dsb	sy
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	e7fe      	b.n	80048c2 <vTaskStartScheduler+0xa6>
}
 80048c4:	bf00      	nop
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	08006944 	.word	0x08006944
 80048d0:	08004eed 	.word	0x08004eed
 80048d4:	20000c48 	.word	0x20000c48
 80048d8:	20000c44 	.word	0x20000c44
 80048dc:	20000c30 	.word	0x20000c30
 80048e0:	20000c28 	.word	0x20000c28

080048e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80048e8:	4b04      	ldr	r3, [pc, #16]	; (80048fc <vTaskSuspendAll+0x18>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3301      	adds	r3, #1
 80048ee:	4a03      	ldr	r2, [pc, #12]	; (80048fc <vTaskSuspendAll+0x18>)
 80048f0:	6013      	str	r3, [r2, #0]
}
 80048f2:	bf00      	nop
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bc80      	pop	{r7}
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	20000c4c 	.word	0x20000c4c

08004900 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800490a:	2300      	movs	r3, #0
 800490c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800490e:	4b41      	ldr	r3, [pc, #260]	; (8004a14 <xTaskResumeAll+0x114>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d109      	bne.n	800492a <xTaskResumeAll+0x2a>
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	603b      	str	r3, [r7, #0]
 8004928:	e7fe      	b.n	8004928 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800492a:	f001 f885 	bl	8005a38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800492e:	4b39      	ldr	r3, [pc, #228]	; (8004a14 <xTaskResumeAll+0x114>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3b01      	subs	r3, #1
 8004934:	4a37      	ldr	r2, [pc, #220]	; (8004a14 <xTaskResumeAll+0x114>)
 8004936:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004938:	4b36      	ldr	r3, [pc, #216]	; (8004a14 <xTaskResumeAll+0x114>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d162      	bne.n	8004a06 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004940:	4b35      	ldr	r3, [pc, #212]	; (8004a18 <xTaskResumeAll+0x118>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d05e      	beq.n	8004a06 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004948:	e02f      	b.n	80049aa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800494a:	4b34      	ldr	r3, [pc, #208]	; (8004a1c <xTaskResumeAll+0x11c>)
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	3318      	adds	r3, #24
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe ffe0 	bl	800391c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	3304      	adds	r3, #4
 8004960:	4618      	mov	r0, r3
 8004962:	f7fe ffdb 	bl	800391c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800496a:	4b2d      	ldr	r3, [pc, #180]	; (8004a20 <xTaskResumeAll+0x120>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d903      	bls.n	800497a <xTaskResumeAll+0x7a>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004976:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <xTaskResumeAll+0x120>)
 8004978:	6013      	str	r3, [r2, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4a27      	ldr	r2, [pc, #156]	; (8004a24 <xTaskResumeAll+0x124>)
 8004988:	441a      	add	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	3304      	adds	r3, #4
 800498e:	4619      	mov	r1, r3
 8004990:	4610      	mov	r0, r2
 8004992:	f7fe ff68 	bl	8003866 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800499a:	4b23      	ldr	r3, [pc, #140]	; (8004a28 <xTaskResumeAll+0x128>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d302      	bcc.n	80049aa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80049a4:	4b21      	ldr	r3, [pc, #132]	; (8004a2c <xTaskResumeAll+0x12c>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049aa:	4b1c      	ldr	r3, [pc, #112]	; (8004a1c <xTaskResumeAll+0x11c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1cb      	bne.n	800494a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80049b8:	f000 fb4a 	bl	8005050 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80049bc:	4b1c      	ldr	r3, [pc, #112]	; (8004a30 <xTaskResumeAll+0x130>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d010      	beq.n	80049ea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80049c8:	f000 f844 	bl	8004a54 <xTaskIncrementTick>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80049d2:	4b16      	ldr	r3, [pc, #88]	; (8004a2c <xTaskResumeAll+0x12c>)
 80049d4:	2201      	movs	r2, #1
 80049d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3b01      	subs	r3, #1
 80049dc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1f1      	bne.n	80049c8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80049e4:	4b12      	ldr	r3, [pc, #72]	; (8004a30 <xTaskResumeAll+0x130>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049ea:	4b10      	ldr	r3, [pc, #64]	; (8004a2c <xTaskResumeAll+0x12c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d009      	beq.n	8004a06 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80049f2:	2301      	movs	r3, #1
 80049f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80049f6:	4b0f      	ldr	r3, [pc, #60]	; (8004a34 <xTaskResumeAll+0x134>)
 80049f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a06:	f001 f845 	bl	8005a94 <vPortExitCritical>

	return xAlreadyYielded;
 8004a0a:	68bb      	ldr	r3, [r7, #8]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	20000c4c 	.word	0x20000c4c
 8004a18:	20000c24 	.word	0x20000c24
 8004a1c:	20000be4 	.word	0x20000be4
 8004a20:	20000c2c 	.word	0x20000c2c
 8004a24:	20000754 	.word	0x20000754
 8004a28:	20000750 	.word	0x20000750
 8004a2c:	20000c38 	.word	0x20000c38
 8004a30:	20000c34 	.word	0x20000c34
 8004a34:	e000ed04 	.word	0xe000ed04

08004a38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a3e:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <xTaskGetTickCount+0x18>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a44:	687b      	ldr	r3, [r7, #4]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr
 8004a50:	20000c28 	.word	0x20000c28

08004a54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a5e:	4b51      	ldr	r3, [pc, #324]	; (8004ba4 <xTaskIncrementTick+0x150>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f040 808d 	bne.w	8004b82 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a68:	4b4f      	ldr	r3, [pc, #316]	; (8004ba8 <xTaskIncrementTick+0x154>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a70:	4a4d      	ldr	r2, [pc, #308]	; (8004ba8 <xTaskIncrementTick+0x154>)
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d11f      	bne.n	8004abc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a7c:	4b4b      	ldr	r3, [pc, #300]	; (8004bac <xTaskIncrementTick+0x158>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <xTaskIncrementTick+0x46>
 8004a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8a:	f383 8811 	msr	BASEPRI, r3
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f3bf 8f4f 	dsb	sy
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	e7fe      	b.n	8004a98 <xTaskIncrementTick+0x44>
 8004a9a:	4b44      	ldr	r3, [pc, #272]	; (8004bac <xTaskIncrementTick+0x158>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	4b43      	ldr	r3, [pc, #268]	; (8004bb0 <xTaskIncrementTick+0x15c>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a41      	ldr	r2, [pc, #260]	; (8004bac <xTaskIncrementTick+0x158>)
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	4a41      	ldr	r2, [pc, #260]	; (8004bb0 <xTaskIncrementTick+0x15c>)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	4b41      	ldr	r3, [pc, #260]	; (8004bb4 <xTaskIncrementTick+0x160>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	4a3f      	ldr	r2, [pc, #252]	; (8004bb4 <xTaskIncrementTick+0x160>)
 8004ab6:	6013      	str	r3, [r2, #0]
 8004ab8:	f000 faca 	bl	8005050 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004abc:	4b3e      	ldr	r3, [pc, #248]	; (8004bb8 <xTaskIncrementTick+0x164>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d34e      	bcc.n	8004b64 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ac6:	4b39      	ldr	r3, [pc, #228]	; (8004bac <xTaskIncrementTick+0x158>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <xTaskIncrementTick+0x80>
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e000      	b.n	8004ad6 <xTaskIncrementTick+0x82>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d004      	beq.n	8004ae4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ada:	4b37      	ldr	r3, [pc, #220]	; (8004bb8 <xTaskIncrementTick+0x164>)
 8004adc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ae0:	601a      	str	r2, [r3, #0]
					break;
 8004ae2:	e03f      	b.n	8004b64 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ae4:	4b31      	ldr	r3, [pc, #196]	; (8004bac <xTaskIncrementTick+0x158>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d203      	bcs.n	8004b04 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004afc:	4a2e      	ldr	r2, [pc, #184]	; (8004bb8 <xTaskIncrementTick+0x164>)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6013      	str	r3, [r2, #0]
						break;
 8004b02:	e02f      	b.n	8004b64 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	3304      	adds	r3, #4
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fe ff07 	bl	800391c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d004      	beq.n	8004b20 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	3318      	adds	r3, #24
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7fe fefe 	bl	800391c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b24:	4b25      	ldr	r3, [pc, #148]	; (8004bbc <xTaskIncrementTick+0x168>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d903      	bls.n	8004b34 <xTaskIncrementTick+0xe0>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	4a22      	ldr	r2, [pc, #136]	; (8004bbc <xTaskIncrementTick+0x168>)
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4a1f      	ldr	r2, [pc, #124]	; (8004bc0 <xTaskIncrementTick+0x16c>)
 8004b42:	441a      	add	r2, r3
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	3304      	adds	r3, #4
 8004b48:	4619      	mov	r1, r3
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	f7fe fe8b 	bl	8003866 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b54:	4b1b      	ldr	r3, [pc, #108]	; (8004bc4 <xTaskIncrementTick+0x170>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d3b3      	bcc.n	8004ac6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b62:	e7b0      	b.n	8004ac6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b64:	4b17      	ldr	r3, [pc, #92]	; (8004bc4 <xTaskIncrementTick+0x170>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b6a:	4915      	ldr	r1, [pc, #84]	; (8004bc0 <xTaskIncrementTick+0x16c>)
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4413      	add	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d907      	bls.n	8004b8c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	e004      	b.n	8004b8c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004b82:	4b11      	ldr	r3, [pc, #68]	; (8004bc8 <xTaskIncrementTick+0x174>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	4a0f      	ldr	r2, [pc, #60]	; (8004bc8 <xTaskIncrementTick+0x174>)
 8004b8a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004b8c:	4b0f      	ldr	r3, [pc, #60]	; (8004bcc <xTaskIncrementTick+0x178>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004b94:	2301      	movs	r3, #1
 8004b96:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004b98:	697b      	ldr	r3, [r7, #20]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	20000c4c 	.word	0x20000c4c
 8004ba8:	20000c28 	.word	0x20000c28
 8004bac:	20000bdc 	.word	0x20000bdc
 8004bb0:	20000be0 	.word	0x20000be0
 8004bb4:	20000c3c 	.word	0x20000c3c
 8004bb8:	20000c44 	.word	0x20000c44
 8004bbc:	20000c2c 	.word	0x20000c2c
 8004bc0:	20000754 	.word	0x20000754
 8004bc4:	20000750 	.word	0x20000750
 8004bc8:	20000c34 	.word	0x20000c34
 8004bcc:	20000c38 	.word	0x20000c38

08004bd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bd6:	4b27      	ldr	r3, [pc, #156]	; (8004c74 <vTaskSwitchContext+0xa4>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004bde:	4b26      	ldr	r3, [pc, #152]	; (8004c78 <vTaskSwitchContext+0xa8>)
 8004be0:	2201      	movs	r2, #1
 8004be2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004be4:	e040      	b.n	8004c68 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004be6:	4b24      	ldr	r3, [pc, #144]	; (8004c78 <vTaskSwitchContext+0xa8>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004bec:	4b23      	ldr	r3, [pc, #140]	; (8004c7c <vTaskSwitchContext+0xac>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	e00f      	b.n	8004c14 <vTaskSwitchContext+0x44>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d109      	bne.n	8004c0e <vTaskSwitchContext+0x3e>
 8004bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfe:	f383 8811 	msr	BASEPRI, r3
 8004c02:	f3bf 8f6f 	isb	sy
 8004c06:	f3bf 8f4f 	dsb	sy
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	e7fe      	b.n	8004c0c <vTaskSwitchContext+0x3c>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	491a      	ldr	r1, [pc, #104]	; (8004c80 <vTaskSwitchContext+0xb0>)
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	440b      	add	r3, r1
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0e5      	beq.n	8004bf4 <vTaskSwitchContext+0x24>
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4a13      	ldr	r2, [pc, #76]	; (8004c80 <vTaskSwitchContext+0xb0>)
 8004c34:	4413      	add	r3, r2
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	605a      	str	r2, [r3, #4]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	3308      	adds	r3, #8
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d104      	bne.n	8004c58 <vTaskSwitchContext+0x88>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	605a      	str	r2, [r3, #4]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	4a09      	ldr	r2, [pc, #36]	; (8004c84 <vTaskSwitchContext+0xb4>)
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	4a06      	ldr	r2, [pc, #24]	; (8004c7c <vTaskSwitchContext+0xac>)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6013      	str	r3, [r2, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bc80      	pop	{r7}
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	20000c4c 	.word	0x20000c4c
 8004c78:	20000c38 	.word	0x20000c38
 8004c7c:	20000c2c 	.word	0x20000c2c
 8004c80:	20000754 	.word	0x20000754
 8004c84:	20000750 	.word	0x20000750

08004c88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d109      	bne.n	8004cac <vTaskPlaceOnEventList+0x24>
 8004c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9c:	f383 8811 	msr	BASEPRI, r3
 8004ca0:	f3bf 8f6f 	isb	sy
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	e7fe      	b.n	8004caa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cac:	4b07      	ldr	r3, [pc, #28]	; (8004ccc <vTaskPlaceOnEventList+0x44>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3318      	adds	r3, #24
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fe fdf9 	bl	80038ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004cba:	2101      	movs	r1, #1
 8004cbc:	6838      	ldr	r0, [r7, #0]
 8004cbe:	f000 fa75 	bl	80051ac <prvAddCurrentTaskToDelayedList>
}
 8004cc2:	bf00      	nop
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000750 	.word	0x20000750

08004cd0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <vTaskPlaceOnEventListRestricted+0x26>
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	617b      	str	r3, [r7, #20]
 8004cf4:	e7fe      	b.n	8004cf4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cf6:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <vTaskPlaceOnEventListRestricted+0x50>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	3318      	adds	r3, #24
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f7fe fdb1 	bl	8003866 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004d0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	68b8      	ldr	r0, [r7, #8]
 8004d14:	f000 fa4a 	bl	80051ac <prvAddCurrentTaskToDelayedList>
	}
 8004d18:	bf00      	nop
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	20000750 	.word	0x20000750

08004d24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d109      	bne.n	8004d4e <xTaskRemoveFromEventList+0x2a>
 8004d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3e:	f383 8811 	msr	BASEPRI, r3
 8004d42:	f3bf 8f6f 	isb	sy
 8004d46:	f3bf 8f4f 	dsb	sy
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	e7fe      	b.n	8004d4c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	3318      	adds	r3, #24
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe fde2 	bl	800391c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d58:	4b1d      	ldr	r3, [pc, #116]	; (8004dd0 <xTaskRemoveFromEventList+0xac>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d11d      	bne.n	8004d9c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	3304      	adds	r3, #4
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fe fdd9 	bl	800391c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d6e:	4b19      	ldr	r3, [pc, #100]	; (8004dd4 <xTaskRemoveFromEventList+0xb0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d903      	bls.n	8004d7e <xTaskRemoveFromEventList+0x5a>
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7a:	4a16      	ldr	r2, [pc, #88]	; (8004dd4 <xTaskRemoveFromEventList+0xb0>)
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d82:	4613      	mov	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4413      	add	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	4a13      	ldr	r2, [pc, #76]	; (8004dd8 <xTaskRemoveFromEventList+0xb4>)
 8004d8c:	441a      	add	r2, r3
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	3304      	adds	r3, #4
 8004d92:	4619      	mov	r1, r3
 8004d94:	4610      	mov	r0, r2
 8004d96:	f7fe fd66 	bl	8003866 <vListInsertEnd>
 8004d9a:	e005      	b.n	8004da8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	3318      	adds	r3, #24
 8004da0:	4619      	mov	r1, r3
 8004da2:	480e      	ldr	r0, [pc, #56]	; (8004ddc <xTaskRemoveFromEventList+0xb8>)
 8004da4:	f7fe fd5f 	bl	8003866 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dac:	4b0c      	ldr	r3, [pc, #48]	; (8004de0 <xTaskRemoveFromEventList+0xbc>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d905      	bls.n	8004dc2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004db6:	2301      	movs	r3, #1
 8004db8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004dba:	4b0a      	ldr	r3, [pc, #40]	; (8004de4 <xTaskRemoveFromEventList+0xc0>)
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	e001      	b.n	8004dc6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004dc6:	697b      	ldr	r3, [r7, #20]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	20000c4c 	.word	0x20000c4c
 8004dd4:	20000c2c 	.word	0x20000c2c
 8004dd8:	20000754 	.word	0x20000754
 8004ddc:	20000be4 	.word	0x20000be4
 8004de0:	20000750 	.word	0x20000750
 8004de4:	20000c38 	.word	0x20000c38

08004de8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004df0:	4b06      	ldr	r3, [pc, #24]	; (8004e0c <vTaskInternalSetTimeOutState+0x24>)
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004df8:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <vTaskInternalSetTimeOutState+0x28>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	605a      	str	r2, [r3, #4]
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	20000c3c 	.word	0x20000c3c
 8004e10:	20000c28 	.word	0x20000c28

08004e14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b088      	sub	sp, #32
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d109      	bne.n	8004e38 <xTaskCheckForTimeOut+0x24>
 8004e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e28:	f383 8811 	msr	BASEPRI, r3
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	f3bf 8f4f 	dsb	sy
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	e7fe      	b.n	8004e36 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d109      	bne.n	8004e52 <xTaskCheckForTimeOut+0x3e>
 8004e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	e7fe      	b.n	8004e50 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004e52:	f000 fdf1 	bl	8005a38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e56:	4b1d      	ldr	r3, [pc, #116]	; (8004ecc <xTaskCheckForTimeOut+0xb8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e6e:	d102      	bne.n	8004e76 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61fb      	str	r3, [r7, #28]
 8004e74:	e023      	b.n	8004ebe <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b15      	ldr	r3, [pc, #84]	; (8004ed0 <xTaskCheckForTimeOut+0xbc>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d007      	beq.n	8004e92 <xTaskCheckForTimeOut+0x7e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d302      	bcc.n	8004e92 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	61fb      	str	r3, [r7, #28]
 8004e90:	e015      	b.n	8004ebe <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d20b      	bcs.n	8004eb4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	1ad2      	subs	r2, r2, r3
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f7ff ff9d 	bl	8004de8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	e004      	b.n	8004ebe <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004ebe:	f000 fde9 	bl	8005a94 <vPortExitCritical>

	return xReturn;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3720      	adds	r7, #32
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20000c28 	.word	0x20000c28
 8004ed0:	20000c3c 	.word	0x20000c3c

08004ed4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ed8:	4b03      	ldr	r3, [pc, #12]	; (8004ee8 <vTaskMissedYield+0x14>)
 8004eda:	2201      	movs	r2, #1
 8004edc:	601a      	str	r2, [r3, #0]
}
 8004ede:	bf00      	nop
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bc80      	pop	{r7}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	20000c38 	.word	0x20000c38

08004eec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ef4:	f000 f852 	bl	8004f9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ef8:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <prvIdleTask+0x28>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d9f9      	bls.n	8004ef4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <prvIdleTask+0x2c>)
 8004f02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f06:	601a      	str	r2, [r3, #0]
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f10:	e7f0      	b.n	8004ef4 <prvIdleTask+0x8>
 8004f12:	bf00      	nop
 8004f14:	20000754 	.word	0x20000754
 8004f18:	e000ed04 	.word	0xe000ed04

08004f1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f22:	2300      	movs	r3, #0
 8004f24:	607b      	str	r3, [r7, #4]
 8004f26:	e00c      	b.n	8004f42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4a12      	ldr	r2, [pc, #72]	; (8004f7c <prvInitialiseTaskLists+0x60>)
 8004f34:	4413      	add	r3, r2
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7fe fc6a 	bl	8003810 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	607b      	str	r3, [r7, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b37      	cmp	r3, #55	; 0x37
 8004f46:	d9ef      	bls.n	8004f28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f48:	480d      	ldr	r0, [pc, #52]	; (8004f80 <prvInitialiseTaskLists+0x64>)
 8004f4a:	f7fe fc61 	bl	8003810 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f4e:	480d      	ldr	r0, [pc, #52]	; (8004f84 <prvInitialiseTaskLists+0x68>)
 8004f50:	f7fe fc5e 	bl	8003810 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f54:	480c      	ldr	r0, [pc, #48]	; (8004f88 <prvInitialiseTaskLists+0x6c>)
 8004f56:	f7fe fc5b 	bl	8003810 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f5a:	480c      	ldr	r0, [pc, #48]	; (8004f8c <prvInitialiseTaskLists+0x70>)
 8004f5c:	f7fe fc58 	bl	8003810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f60:	480b      	ldr	r0, [pc, #44]	; (8004f90 <prvInitialiseTaskLists+0x74>)
 8004f62:	f7fe fc55 	bl	8003810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f66:	4b0b      	ldr	r3, [pc, #44]	; (8004f94 <prvInitialiseTaskLists+0x78>)
 8004f68:	4a05      	ldr	r2, [pc, #20]	; (8004f80 <prvInitialiseTaskLists+0x64>)
 8004f6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	; (8004f98 <prvInitialiseTaskLists+0x7c>)
 8004f6e:	4a05      	ldr	r2, [pc, #20]	; (8004f84 <prvInitialiseTaskLists+0x68>)
 8004f70:	601a      	str	r2, [r3, #0]
}
 8004f72:	bf00      	nop
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000754 	.word	0x20000754
 8004f80:	20000bb4 	.word	0x20000bb4
 8004f84:	20000bc8 	.word	0x20000bc8
 8004f88:	20000be4 	.word	0x20000be4
 8004f8c:	20000bf8 	.word	0x20000bf8
 8004f90:	20000c10 	.word	0x20000c10
 8004f94:	20000bdc 	.word	0x20000bdc
 8004f98:	20000be0 	.word	0x20000be0

08004f9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fa2:	e019      	b.n	8004fd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004fa4:	f000 fd48 	bl	8005a38 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004fa8:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <prvCheckTasksWaitingTermination+0x4c>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7fe fcb1 	bl	800391c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fba:	4b0c      	ldr	r3, [pc, #48]	; (8004fec <prvCheckTasksWaitingTermination+0x50>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	4a0a      	ldr	r2, [pc, #40]	; (8004fec <prvCheckTasksWaitingTermination+0x50>)
 8004fc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fc4:	4b0a      	ldr	r3, [pc, #40]	; (8004ff0 <prvCheckTasksWaitingTermination+0x54>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	4a09      	ldr	r2, [pc, #36]	; (8004ff0 <prvCheckTasksWaitingTermination+0x54>)
 8004fcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004fce:	f000 fd61 	bl	8005a94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f80e 	bl	8004ff4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fd8:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <prvCheckTasksWaitingTermination+0x54>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1e1      	bne.n	8004fa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	20000bf8 	.word	0x20000bf8
 8004fec:	20000c24 	.word	0x20000c24
 8004ff0:	20000c0c 	.word	0x20000c0c

08004ff4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005002:	2b00      	cmp	r3, #0
 8005004:	d108      	bne.n	8005018 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500a:	4618      	mov	r0, r3
 800500c:	f000 fecc 	bl	8005da8 <vPortFree>
				vPortFree( pxTCB );
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 fec9 	bl	8005da8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005016:	e017      	b.n	8005048 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800501e:	2b01      	cmp	r3, #1
 8005020:	d103      	bne.n	800502a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 fec0 	bl	8005da8 <vPortFree>
	}
 8005028:	e00e      	b.n	8005048 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005030:	2b02      	cmp	r3, #2
 8005032:	d009      	beq.n	8005048 <prvDeleteTCB+0x54>
 8005034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005038:	f383 8811 	msr	BASEPRI, r3
 800503c:	f3bf 8f6f 	isb	sy
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	60fb      	str	r3, [r7, #12]
 8005046:	e7fe      	b.n	8005046 <prvDeleteTCB+0x52>
	}
 8005048:	bf00      	nop
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005056:	4b0e      	ldr	r3, [pc, #56]	; (8005090 <prvResetNextTaskUnblockTime+0x40>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <prvResetNextTaskUnblockTime+0x14>
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <prvResetNextTaskUnblockTime+0x16>
 8005064:	2300      	movs	r3, #0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d004      	beq.n	8005074 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800506a:	4b0a      	ldr	r3, [pc, #40]	; (8005094 <prvResetNextTaskUnblockTime+0x44>)
 800506c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005070:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005072:	e008      	b.n	8005086 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005074:	4b06      	ldr	r3, [pc, #24]	; (8005090 <prvResetNextTaskUnblockTime+0x40>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	4a04      	ldr	r2, [pc, #16]	; (8005094 <prvResetNextTaskUnblockTime+0x44>)
 8005084:	6013      	str	r3, [r2, #0]
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr
 8005090:	20000bdc 	.word	0x20000bdc
 8005094:	20000c44 	.word	0x20000c44

08005098 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800509e:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <xTaskGetSchedulerState+0x34>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d102      	bne.n	80050ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050a6:	2301      	movs	r3, #1
 80050a8:	607b      	str	r3, [r7, #4]
 80050aa:	e008      	b.n	80050be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050ac:	4b08      	ldr	r3, [pc, #32]	; (80050d0 <xTaskGetSchedulerState+0x38>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d102      	bne.n	80050ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050b4:	2302      	movs	r3, #2
 80050b6:	607b      	str	r3, [r7, #4]
 80050b8:	e001      	b.n	80050be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050ba:	2300      	movs	r3, #0
 80050bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80050be:	687b      	ldr	r3, [r7, #4]
	}
 80050c0:	4618      	mov	r0, r3
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bc80      	pop	{r7}
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	20000c30 	.word	0x20000c30
 80050d0:	20000c4c 	.word	0x20000c4c

080050d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d054      	beq.n	8005194 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80050ea:	4b2d      	ldr	r3, [pc, #180]	; (80051a0 <xTaskPriorityDisinherit+0xcc>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d009      	beq.n	8005108 <xTaskPriorityDisinherit+0x34>
 80050f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	e7fe      	b.n	8005106 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800510c:	2b00      	cmp	r3, #0
 800510e:	d109      	bne.n	8005124 <xTaskPriorityDisinherit+0x50>
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	60bb      	str	r3, [r7, #8]
 8005122:	e7fe      	b.n	8005122 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005128:	1e5a      	subs	r2, r3, #1
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005136:	429a      	cmp	r2, r3
 8005138:	d02c      	beq.n	8005194 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800513e:	2b00      	cmp	r3, #0
 8005140:	d128      	bne.n	8005194 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	3304      	adds	r3, #4
 8005146:	4618      	mov	r0, r3
 8005148:	f7fe fbe8 	bl	800391c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005158:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005164:	4b0f      	ldr	r3, [pc, #60]	; (80051a4 <xTaskPriorityDisinherit+0xd0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	429a      	cmp	r2, r3
 800516a:	d903      	bls.n	8005174 <xTaskPriorityDisinherit+0xa0>
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005170:	4a0c      	ldr	r2, [pc, #48]	; (80051a4 <xTaskPriorityDisinherit+0xd0>)
 8005172:	6013      	str	r3, [r2, #0]
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4a09      	ldr	r2, [pc, #36]	; (80051a8 <xTaskPriorityDisinherit+0xd4>)
 8005182:	441a      	add	r2, r3
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	3304      	adds	r3, #4
 8005188:	4619      	mov	r1, r3
 800518a:	4610      	mov	r0, r2
 800518c:	f7fe fb6b 	bl	8003866 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005190:	2301      	movs	r3, #1
 8005192:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005194:	697b      	ldr	r3, [r7, #20]
	}
 8005196:	4618      	mov	r0, r3
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000750 	.word	0x20000750
 80051a4:	20000c2c 	.word	0x20000c2c
 80051a8:	20000754 	.word	0x20000754

080051ac <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80051b6:	4b21      	ldr	r3, [pc, #132]	; (800523c <prvAddCurrentTaskToDelayedList+0x90>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051bc:	4b20      	ldr	r3, [pc, #128]	; (8005240 <prvAddCurrentTaskToDelayedList+0x94>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3304      	adds	r3, #4
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7fe fbaa 	bl	800391c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051ce:	d10a      	bne.n	80051e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d007      	beq.n	80051e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051d6:	4b1a      	ldr	r3, [pc, #104]	; (8005240 <prvAddCurrentTaskToDelayedList+0x94>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3304      	adds	r3, #4
 80051dc:	4619      	mov	r1, r3
 80051de:	4819      	ldr	r0, [pc, #100]	; (8005244 <prvAddCurrentTaskToDelayedList+0x98>)
 80051e0:	f7fe fb41 	bl	8003866 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051e4:	e026      	b.n	8005234 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4413      	add	r3, r2
 80051ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80051ee:	4b14      	ldr	r3, [pc, #80]	; (8005240 <prvAddCurrentTaskToDelayedList+0x94>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d209      	bcs.n	8005212 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051fe:	4b12      	ldr	r3, [pc, #72]	; (8005248 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	4b0f      	ldr	r3, [pc, #60]	; (8005240 <prvAddCurrentTaskToDelayedList+0x94>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3304      	adds	r3, #4
 8005208:	4619      	mov	r1, r3
 800520a:	4610      	mov	r0, r2
 800520c:	f7fe fb4e 	bl	80038ac <vListInsert>
}
 8005210:	e010      	b.n	8005234 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005212:	4b0e      	ldr	r3, [pc, #56]	; (800524c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	4b0a      	ldr	r3, [pc, #40]	; (8005240 <prvAddCurrentTaskToDelayedList+0x94>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3304      	adds	r3, #4
 800521c:	4619      	mov	r1, r3
 800521e:	4610      	mov	r0, r2
 8005220:	f7fe fb44 	bl	80038ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005224:	4b0a      	ldr	r3, [pc, #40]	; (8005250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	429a      	cmp	r2, r3
 800522c:	d202      	bcs.n	8005234 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800522e:	4a08      	ldr	r2, [pc, #32]	; (8005250 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	6013      	str	r3, [r2, #0]
}
 8005234:	bf00      	nop
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	20000c28 	.word	0x20000c28
 8005240:	20000750 	.word	0x20000750
 8005244:	20000c10 	.word	0x20000c10
 8005248:	20000be0 	.word	0x20000be0
 800524c:	20000bdc 	.word	0x20000bdc
 8005250:	20000c44 	.word	0x20000c44

08005254 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08a      	sub	sp, #40	; 0x28
 8005258:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800525e:	f000 fac3 	bl	80057e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005262:	4b1c      	ldr	r3, [pc, #112]	; (80052d4 <xTimerCreateTimerTask+0x80>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d021      	beq.n	80052ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800526a:	2300      	movs	r3, #0
 800526c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800526e:	2300      	movs	r3, #0
 8005270:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005272:	1d3a      	adds	r2, r7, #4
 8005274:	f107 0108 	add.w	r1, r7, #8
 8005278:	f107 030c 	add.w	r3, r7, #12
 800527c:	4618      	mov	r0, r3
 800527e:	f7fe faad 	bl	80037dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	9202      	str	r2, [sp, #8]
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	2302      	movs	r3, #2
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	2300      	movs	r3, #0
 8005292:	460a      	mov	r2, r1
 8005294:	4910      	ldr	r1, [pc, #64]	; (80052d8 <xTimerCreateTimerTask+0x84>)
 8005296:	4811      	ldr	r0, [pc, #68]	; (80052dc <xTimerCreateTimerTask+0x88>)
 8005298:	f7ff f8f8 	bl	800448c <xTaskCreateStatic>
 800529c:	4602      	mov	r2, r0
 800529e:	4b10      	ldr	r3, [pc, #64]	; (80052e0 <xTimerCreateTimerTask+0x8c>)
 80052a0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80052a2:	4b0f      	ldr	r3, [pc, #60]	; (80052e0 <xTimerCreateTimerTask+0x8c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80052aa:	2301      	movs	r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d109      	bne.n	80052c8 <xTimerCreateTimerTask+0x74>
 80052b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b8:	f383 8811 	msr	BASEPRI, r3
 80052bc:	f3bf 8f6f 	isb	sy
 80052c0:	f3bf 8f4f 	dsb	sy
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	e7fe      	b.n	80052c6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80052c8:	697b      	ldr	r3, [r7, #20]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3718      	adds	r7, #24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000c80 	.word	0x20000c80
 80052d8:	0800694c 	.word	0x0800694c
 80052dc:	080053fd 	.word	0x080053fd
 80052e0:	20000c84 	.word	0x20000c84

080052e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08a      	sub	sp, #40	; 0x28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80052f2:	2300      	movs	r3, #0
 80052f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d109      	bne.n	8005310 <xTimerGenericCommand+0x2c>
 80052fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	623b      	str	r3, [r7, #32]
 800530e:	e7fe      	b.n	800530e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005310:	4b19      	ldr	r3, [pc, #100]	; (8005378 <xTimerGenericCommand+0x94>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d02a      	beq.n	800536e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b05      	cmp	r3, #5
 8005328:	dc18      	bgt.n	800535c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800532a:	f7ff feb5 	bl	8005098 <xTaskGetSchedulerState>
 800532e:	4603      	mov	r3, r0
 8005330:	2b02      	cmp	r3, #2
 8005332:	d109      	bne.n	8005348 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005334:	4b10      	ldr	r3, [pc, #64]	; (8005378 <xTimerGenericCommand+0x94>)
 8005336:	6818      	ldr	r0, [r3, #0]
 8005338:	f107 0110 	add.w	r1, r7, #16
 800533c:	2300      	movs	r3, #0
 800533e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005340:	f7fe fc50 	bl	8003be4 <xQueueGenericSend>
 8005344:	6278      	str	r0, [r7, #36]	; 0x24
 8005346:	e012      	b.n	800536e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005348:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <xTimerGenericCommand+0x94>)
 800534a:	6818      	ldr	r0, [r3, #0]
 800534c:	f107 0110 	add.w	r1, r7, #16
 8005350:	2300      	movs	r3, #0
 8005352:	2200      	movs	r2, #0
 8005354:	f7fe fc46 	bl	8003be4 <xQueueGenericSend>
 8005358:	6278      	str	r0, [r7, #36]	; 0x24
 800535a:	e008      	b.n	800536e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <xTimerGenericCommand+0x94>)
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	f107 0110 	add.w	r1, r7, #16
 8005364:	2300      	movs	r3, #0
 8005366:	683a      	ldr	r2, [r7, #0]
 8005368:	f7fe fd36 	bl	8003dd8 <xQueueGenericSendFromISR>
 800536c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800536e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005370:	4618      	mov	r0, r3
 8005372:	3728      	adds	r7, #40	; 0x28
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	20000c80 	.word	0x20000c80

0800537c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af02      	add	r7, sp, #8
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005386:	4b1c      	ldr	r3, [pc, #112]	; (80053f8 <prvProcessExpiredTimer+0x7c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	3304      	adds	r3, #4
 8005394:	4618      	mov	r0, r3
 8005396:	f7fe fac1 	bl	800391c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d121      	bne.n	80053e6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	18d1      	adds	r1, r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	6978      	ldr	r0, [r7, #20]
 80053b0:	f000 f8c8 	bl	8005544 <prvInsertTimerInActiveList>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d015      	beq.n	80053e6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80053ba:	2300      	movs	r3, #0
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	2300      	movs	r3, #0
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	2100      	movs	r1, #0
 80053c4:	6978      	ldr	r0, [r7, #20]
 80053c6:	f7ff ff8d 	bl	80052e4 <xTimerGenericCommand>
 80053ca:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d109      	bne.n	80053e6 <prvProcessExpiredTimer+0x6a>
 80053d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	e7fe      	b.n	80053e4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ea:	6978      	ldr	r0, [r7, #20]
 80053ec:	4798      	blx	r3
}
 80053ee:	bf00      	nop
 80053f0:	3718      	adds	r7, #24
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	20000c78 	.word	0x20000c78

080053fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005404:	f107 0308 	add.w	r3, r7, #8
 8005408:	4618      	mov	r0, r3
 800540a:	f000 f857 	bl	80054bc <prvGetNextExpireTime>
 800540e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	4619      	mov	r1, r3
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 f803 	bl	8005420 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800541a:	f000 f8d5 	bl	80055c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800541e:	e7f1      	b.n	8005404 <prvTimerTask+0x8>

08005420 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800542a:	f7ff fa5b 	bl	80048e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800542e:	f107 0308 	add.w	r3, r7, #8
 8005432:	4618      	mov	r0, r3
 8005434:	f000 f866 	bl	8005504 <prvSampleTimeNow>
 8005438:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d130      	bne.n	80054a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10a      	bne.n	800545c <prvProcessTimerOrBlockTask+0x3c>
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	429a      	cmp	r2, r3
 800544c:	d806      	bhi.n	800545c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800544e:	f7ff fa57 	bl	8004900 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005452:	68f9      	ldr	r1, [r7, #12]
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f7ff ff91 	bl	800537c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800545a:	e024      	b.n	80054a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d008      	beq.n	8005474 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005462:	4b13      	ldr	r3, [pc, #76]	; (80054b0 <prvProcessTimerOrBlockTask+0x90>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	bf0c      	ite	eq
 800546c:	2301      	moveq	r3, #1
 800546e:	2300      	movne	r3, #0
 8005470:	b2db      	uxtb	r3, r3
 8005472:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005474:	4b0f      	ldr	r3, [pc, #60]	; (80054b4 <prvProcessTimerOrBlockTask+0x94>)
 8005476:	6818      	ldr	r0, [r3, #0]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	4619      	mov	r1, r3
 8005482:	f7fe ffcf 	bl	8004424 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005486:	f7ff fa3b 	bl	8004900 <xTaskResumeAll>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10a      	bne.n	80054a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005490:	4b09      	ldr	r3, [pc, #36]	; (80054b8 <prvProcessTimerOrBlockTask+0x98>)
 8005492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	f3bf 8f4f 	dsb	sy
 800549c:	f3bf 8f6f 	isb	sy
}
 80054a0:	e001      	b.n	80054a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80054a2:	f7ff fa2d 	bl	8004900 <xTaskResumeAll>
}
 80054a6:	bf00      	nop
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000c7c 	.word	0x20000c7c
 80054b4:	20000c80 	.word	0x20000c80
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80054c4:	4b0e      	ldr	r3, [pc, #56]	; (8005500 <prvGetNextExpireTime+0x44>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	bf0c      	ite	eq
 80054ce:	2301      	moveq	r3, #1
 80054d0:	2300      	movne	r3, #0
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	461a      	mov	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d105      	bne.n	80054ee <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054e2:	4b07      	ldr	r3, [pc, #28]	; (8005500 <prvGetNextExpireTime+0x44>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	e001      	b.n	80054f2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80054ee:	2300      	movs	r3, #0
 80054f0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80054f2:	68fb      	ldr	r3, [r7, #12]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20000c78 	.word	0x20000c78

08005504 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800550c:	f7ff fa94 	bl	8004a38 <xTaskGetTickCount>
 8005510:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005512:	4b0b      	ldr	r3, [pc, #44]	; (8005540 <prvSampleTimeNow+0x3c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	429a      	cmp	r2, r3
 800551a:	d205      	bcs.n	8005528 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800551c:	f000 f904 	bl	8005728 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	e002      	b.n	800552e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800552e:	4a04      	ldr	r2, [pc, #16]	; (8005540 <prvSampleTimeNow+0x3c>)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005534:	68fb      	ldr	r3, [r7, #12]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000c88 	.word	0x20000c88

08005544 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
 8005550:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005552:	2300      	movs	r3, #0
 8005554:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	429a      	cmp	r2, r3
 8005568:	d812      	bhi.n	8005590 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	1ad2      	subs	r2, r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	429a      	cmp	r2, r3
 8005576:	d302      	bcc.n	800557e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005578:	2301      	movs	r3, #1
 800557a:	617b      	str	r3, [r7, #20]
 800557c:	e01b      	b.n	80055b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800557e:	4b10      	ldr	r3, [pc, #64]	; (80055c0 <prvInsertTimerInActiveList+0x7c>)
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3304      	adds	r3, #4
 8005586:	4619      	mov	r1, r3
 8005588:	4610      	mov	r0, r2
 800558a:	f7fe f98f 	bl	80038ac <vListInsert>
 800558e:	e012      	b.n	80055b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d206      	bcs.n	80055a6 <prvInsertTimerInActiveList+0x62>
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	429a      	cmp	r2, r3
 800559e:	d302      	bcc.n	80055a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80055a0:	2301      	movs	r3, #1
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	e007      	b.n	80055b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055a6:	4b07      	ldr	r3, [pc, #28]	; (80055c4 <prvInsertTimerInActiveList+0x80>)
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	3304      	adds	r3, #4
 80055ae:	4619      	mov	r1, r3
 80055b0:	4610      	mov	r0, r2
 80055b2:	f7fe f97b 	bl	80038ac <vListInsert>
		}
	}

	return xProcessTimerNow;
 80055b6:	697b      	ldr	r3, [r7, #20]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3718      	adds	r7, #24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	20000c7c 	.word	0x20000c7c
 80055c4:	20000c78 	.word	0x20000c78

080055c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08e      	sub	sp, #56	; 0x38
 80055cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80055ce:	e099      	b.n	8005704 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da17      	bge.n	8005606 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80055d6:	1d3b      	adds	r3, r7, #4
 80055d8:	3304      	adds	r3, #4
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d109      	bne.n	80055f6 <prvProcessReceivedCommands+0x2e>
 80055e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e6:	f383 8811 	msr	BASEPRI, r3
 80055ea:	f3bf 8f6f 	isb	sy
 80055ee:	f3bf 8f4f 	dsb	sy
 80055f2:	61fb      	str	r3, [r7, #28]
 80055f4:	e7fe      	b.n	80055f4 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80055f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055fc:	6850      	ldr	r0, [r2, #4]
 80055fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005600:	6892      	ldr	r2, [r2, #8]
 8005602:	4611      	mov	r1, r2
 8005604:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	db7a      	blt.n	8005702 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d004      	beq.n	8005622 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561a:	3304      	adds	r3, #4
 800561c:	4618      	mov	r0, r3
 800561e:	f7fe f97d 	bl	800391c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005622:	463b      	mov	r3, r7
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff6d 	bl	8005504 <prvSampleTimeNow>
 800562a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b09      	cmp	r3, #9
 8005630:	d868      	bhi.n	8005704 <prvProcessReceivedCommands+0x13c>
 8005632:	a201      	add	r2, pc, #4	; (adr r2, 8005638 <prvProcessReceivedCommands+0x70>)
 8005634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005638:	08005661 	.word	0x08005661
 800563c:	08005661 	.word	0x08005661
 8005640:	08005661 	.word	0x08005661
 8005644:	08005705 	.word	0x08005705
 8005648:	080056bb 	.word	0x080056bb
 800564c:	080056f1 	.word	0x080056f1
 8005650:	08005661 	.word	0x08005661
 8005654:	08005661 	.word	0x08005661
 8005658:	08005705 	.word	0x08005705
 800565c:	080056bb 	.word	0x080056bb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	18d1      	adds	r1, r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800566c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800566e:	f7ff ff69 	bl	8005544 <prvInsertTimerInActiveList>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d045      	beq.n	8005704 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800567e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d13d      	bne.n	8005704 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	441a      	add	r2, r3
 8005690:	2300      	movs	r3, #0
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	2300      	movs	r3, #0
 8005696:	2100      	movs	r1, #0
 8005698:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800569a:	f7ff fe23 	bl	80052e4 <xTimerGenericCommand>
 800569e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80056a0:	6a3b      	ldr	r3, [r7, #32]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d12e      	bne.n	8005704 <prvProcessReceivedCommands+0x13c>
 80056a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056aa:	f383 8811 	msr	BASEPRI, r3
 80056ae:	f3bf 8f6f 	isb	sy
 80056b2:	f3bf 8f4f 	dsb	sy
 80056b6:	61bb      	str	r3, [r7, #24]
 80056b8:	e7fe      	b.n	80056b8 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80056c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d109      	bne.n	80056dc <prvProcessReceivedCommands+0x114>
 80056c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056cc:	f383 8811 	msr	BASEPRI, r3
 80056d0:	f3bf 8f6f 	isb	sy
 80056d4:	f3bf 8f4f 	dsb	sy
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	e7fe      	b.n	80056da <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80056dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e2:	18d1      	adds	r1, r2, r3
 80056e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056ea:	f7ff ff2b 	bl	8005544 <prvInsertTimerInActiveList>
					break;
 80056ee:	e009      	b.n	8005704 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80056f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d104      	bne.n	8005704 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80056fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056fc:	f000 fb54 	bl	8005da8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005700:	e000      	b.n	8005704 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005702:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005704:	4b07      	ldr	r3, [pc, #28]	; (8005724 <prvProcessReceivedCommands+0x15c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	1d39      	adds	r1, r7, #4
 800570a:	2200      	movs	r2, #0
 800570c:	4618      	mov	r0, r3
 800570e:	f7fe fbf7 	bl	8003f00 <xQueueReceive>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	f47f af5b 	bne.w	80055d0 <prvProcessReceivedCommands+0x8>
	}
}
 800571a:	bf00      	nop
 800571c:	3730      	adds	r7, #48	; 0x30
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000c80 	.word	0x20000c80

08005728 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b088      	sub	sp, #32
 800572c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800572e:	e044      	b.n	80057ba <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005730:	4b2b      	ldr	r3, [pc, #172]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800573a:	4b29      	ldr	r3, [pc, #164]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3304      	adds	r3, #4
 8005748:	4618      	mov	r0, r3
 800574a:	f7fe f8e7 	bl	800391c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d12d      	bne.n	80057ba <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	4413      	add	r3, r2
 8005766:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005768:	68ba      	ldr	r2, [r7, #8]
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	429a      	cmp	r2, r3
 800576e:	d90e      	bls.n	800578e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800577c:	4b18      	ldr	r3, [pc, #96]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	3304      	adds	r3, #4
 8005784:	4619      	mov	r1, r3
 8005786:	4610      	mov	r0, r2
 8005788:	f7fe f890 	bl	80038ac <vListInsert>
 800578c:	e015      	b.n	80057ba <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800578e:	2300      	movs	r3, #0
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	2300      	movs	r3, #0
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	2100      	movs	r1, #0
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f7ff fda3 	bl	80052e4 <xTimerGenericCommand>
 800579e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <prvSwitchTimerLists+0x92>
 80057a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	603b      	str	r3, [r7, #0]
 80057b8:	e7fe      	b.n	80057b8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057ba:	4b09      	ldr	r3, [pc, #36]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1b5      	bne.n	8005730 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80057c4:	4b06      	ldr	r3, [pc, #24]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80057ca:	4b06      	ldr	r3, [pc, #24]	; (80057e4 <prvSwitchTimerLists+0xbc>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a04      	ldr	r2, [pc, #16]	; (80057e0 <prvSwitchTimerLists+0xb8>)
 80057d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80057d2:	4a04      	ldr	r2, [pc, #16]	; (80057e4 <prvSwitchTimerLists+0xbc>)
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	6013      	str	r3, [r2, #0]
}
 80057d8:	bf00      	nop
 80057da:	3718      	adds	r7, #24
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	20000c78 	.word	0x20000c78
 80057e4:	20000c7c 	.word	0x20000c7c

080057e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80057ee:	f000 f923 	bl	8005a38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80057f2:	4b15      	ldr	r3, [pc, #84]	; (8005848 <prvCheckForValidListAndQueue+0x60>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d120      	bne.n	800583c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80057fa:	4814      	ldr	r0, [pc, #80]	; (800584c <prvCheckForValidListAndQueue+0x64>)
 80057fc:	f7fe f808 	bl	8003810 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005800:	4813      	ldr	r0, [pc, #76]	; (8005850 <prvCheckForValidListAndQueue+0x68>)
 8005802:	f7fe f805 	bl	8003810 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005806:	4b13      	ldr	r3, [pc, #76]	; (8005854 <prvCheckForValidListAndQueue+0x6c>)
 8005808:	4a10      	ldr	r2, [pc, #64]	; (800584c <prvCheckForValidListAndQueue+0x64>)
 800580a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800580c:	4b12      	ldr	r3, [pc, #72]	; (8005858 <prvCheckForValidListAndQueue+0x70>)
 800580e:	4a10      	ldr	r2, [pc, #64]	; (8005850 <prvCheckForValidListAndQueue+0x68>)
 8005810:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005812:	2300      	movs	r3, #0
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	4b11      	ldr	r3, [pc, #68]	; (800585c <prvCheckForValidListAndQueue+0x74>)
 8005818:	4a11      	ldr	r2, [pc, #68]	; (8005860 <prvCheckForValidListAndQueue+0x78>)
 800581a:	2110      	movs	r1, #16
 800581c:	200a      	movs	r0, #10
 800581e:	f7fe f90f 	bl	8003a40 <xQueueGenericCreateStatic>
 8005822:	4602      	mov	r2, r0
 8005824:	4b08      	ldr	r3, [pc, #32]	; (8005848 <prvCheckForValidListAndQueue+0x60>)
 8005826:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005828:	4b07      	ldr	r3, [pc, #28]	; (8005848 <prvCheckForValidListAndQueue+0x60>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005830:	4b05      	ldr	r3, [pc, #20]	; (8005848 <prvCheckForValidListAndQueue+0x60>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	490b      	ldr	r1, [pc, #44]	; (8005864 <prvCheckForValidListAndQueue+0x7c>)
 8005836:	4618      	mov	r0, r3
 8005838:	f7fe fdcc 	bl	80043d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800583c:	f000 f92a 	bl	8005a94 <vPortExitCritical>
}
 8005840:	bf00      	nop
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	20000c80 	.word	0x20000c80
 800584c:	20000c50 	.word	0x20000c50
 8005850:	20000c64 	.word	0x20000c64
 8005854:	20000c78 	.word	0x20000c78
 8005858:	20000c7c 	.word	0x20000c7c
 800585c:	20000d2c 	.word	0x20000d2c
 8005860:	20000c8c 	.word	0x20000c8c
 8005864:	08006954 	.word	0x08006954

08005868 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	3b04      	subs	r3, #4
 8005878:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005880:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3b04      	subs	r3, #4
 8005886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f023 0201 	bic.w	r2, r3, #1
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	3b04      	subs	r3, #4
 8005896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005898:	4a08      	ldr	r2, [pc, #32]	; (80058bc <pxPortInitialiseStack+0x54>)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3b14      	subs	r3, #20
 80058a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	3b20      	subs	r3, #32
 80058ae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058b0:	68fb      	ldr	r3, [r7, #12]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bc80      	pop	{r7}
 80058ba:	4770      	bx	lr
 80058bc:	080058c1 	.word	0x080058c1

080058c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80058c6:	2300      	movs	r3, #0
 80058c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80058ca:	4b10      	ldr	r3, [pc, #64]	; (800590c <prvTaskExitError+0x4c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058d2:	d009      	beq.n	80058e8 <prvTaskExitError+0x28>
 80058d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	60fb      	str	r3, [r7, #12]
 80058e6:	e7fe      	b.n	80058e6 <prvTaskExitError+0x26>
 80058e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80058fa:	bf00      	nop
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0fc      	beq.n	80058fc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005902:	bf00      	nop
 8005904:	3714      	adds	r7, #20
 8005906:	46bd      	mov	sp, r7
 8005908:	bc80      	pop	{r7}
 800590a:	4770      	bx	lr
 800590c:	2000000c 	.word	0x2000000c

08005910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005910:	4b07      	ldr	r3, [pc, #28]	; (8005930 <pxCurrentTCBConst2>)
 8005912:	6819      	ldr	r1, [r3, #0]
 8005914:	6808      	ldr	r0, [r1, #0]
 8005916:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800591a:	f380 8809 	msr	PSP, r0
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f380 8811 	msr	BASEPRI, r0
 800592a:	f04e 0e0d 	orr.w	lr, lr, #13
 800592e:	4770      	bx	lr

08005930 <pxCurrentTCBConst2>:
 8005930:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop

08005938 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005938:	4806      	ldr	r0, [pc, #24]	; (8005954 <prvPortStartFirstTask+0x1c>)
 800593a:	6800      	ldr	r0, [r0, #0]
 800593c:	6800      	ldr	r0, [r0, #0]
 800593e:	f380 8808 	msr	MSP, r0
 8005942:	b662      	cpsie	i
 8005944:	b661      	cpsie	f
 8005946:	f3bf 8f4f 	dsb	sy
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	df00      	svc	0
 8005950:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005952:	bf00      	nop
 8005954:	e000ed08 	.word	0xe000ed08

08005958 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800595e:	4b31      	ldr	r3, [pc, #196]	; (8005a24 <xPortStartScheduler+0xcc>)
 8005960:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	b2db      	uxtb	r3, r3
 8005968:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	22ff      	movs	r2, #255	; 0xff
 800596e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	b2db      	uxtb	r3, r3
 8005976:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	b2db      	uxtb	r3, r3
 800597c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005980:	b2da      	uxtb	r2, r3
 8005982:	4b29      	ldr	r3, [pc, #164]	; (8005a28 <xPortStartScheduler+0xd0>)
 8005984:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005986:	4b29      	ldr	r3, [pc, #164]	; (8005a2c <xPortStartScheduler+0xd4>)
 8005988:	2207      	movs	r2, #7
 800598a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800598c:	e009      	b.n	80059a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800598e:	4b27      	ldr	r3, [pc, #156]	; (8005a2c <xPortStartScheduler+0xd4>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3b01      	subs	r3, #1
 8005994:	4a25      	ldr	r2, [pc, #148]	; (8005a2c <xPortStartScheduler+0xd4>)
 8005996:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	b2db      	uxtb	r3, r3
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059a2:	78fb      	ldrb	r3, [r7, #3]
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059aa:	2b80      	cmp	r3, #128	; 0x80
 80059ac:	d0ef      	beq.n	800598e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059ae:	4b1f      	ldr	r3, [pc, #124]	; (8005a2c <xPortStartScheduler+0xd4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f1c3 0307 	rsb	r3, r3, #7
 80059b6:	2b04      	cmp	r3, #4
 80059b8:	d009      	beq.n	80059ce <xPortStartScheduler+0x76>
 80059ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059be:	f383 8811 	msr	BASEPRI, r3
 80059c2:	f3bf 8f6f 	isb	sy
 80059c6:	f3bf 8f4f 	dsb	sy
 80059ca:	60bb      	str	r3, [r7, #8]
 80059cc:	e7fe      	b.n	80059cc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80059ce:	4b17      	ldr	r3, [pc, #92]	; (8005a2c <xPortStartScheduler+0xd4>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	4a15      	ldr	r2, [pc, #84]	; (8005a2c <xPortStartScheduler+0xd4>)
 80059d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80059d8:	4b14      	ldr	r3, [pc, #80]	; (8005a2c <xPortStartScheduler+0xd4>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80059e0:	4a12      	ldr	r2, [pc, #72]	; (8005a2c <xPortStartScheduler+0xd4>)
 80059e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80059ec:	4b10      	ldr	r3, [pc, #64]	; (8005a30 <xPortStartScheduler+0xd8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a0f      	ldr	r2, [pc, #60]	; (8005a30 <xPortStartScheduler+0xd8>)
 80059f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80059f8:	4b0d      	ldr	r3, [pc, #52]	; (8005a30 <xPortStartScheduler+0xd8>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a0c      	ldr	r2, [pc, #48]	; (8005a30 <xPortStartScheduler+0xd8>)
 80059fe:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005a02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a04:	f000 f8b0 	bl	8005b68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a08:	4b0a      	ldr	r3, [pc, #40]	; (8005a34 <xPortStartScheduler+0xdc>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a0e:	f7ff ff93 	bl	8005938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a12:	f7ff f8dd 	bl	8004bd0 <vTaskSwitchContext>
	prvTaskExitError();
 8005a16:	f7ff ff53 	bl	80058c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	e000e400 	.word	0xe000e400
 8005a28:	20000d7c 	.word	0x20000d7c
 8005a2c:	20000d80 	.word	0x20000d80
 8005a30:	e000ed20 	.word	0xe000ed20
 8005a34:	2000000c 	.word	0x2000000c

08005a38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005a50:	4b0e      	ldr	r3, [pc, #56]	; (8005a8c <vPortEnterCritical+0x54>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3301      	adds	r3, #1
 8005a56:	4a0d      	ldr	r2, [pc, #52]	; (8005a8c <vPortEnterCritical+0x54>)
 8005a58:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005a5a:	4b0c      	ldr	r3, [pc, #48]	; (8005a8c <vPortEnterCritical+0x54>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d10e      	bne.n	8005a80 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a62:	4b0b      	ldr	r3, [pc, #44]	; (8005a90 <vPortEnterCritical+0x58>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d009      	beq.n	8005a80 <vPortEnterCritical+0x48>
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	603b      	str	r3, [r7, #0]
 8005a7e:	e7fe      	b.n	8005a7e <vPortEnterCritical+0x46>
	}
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bc80      	pop	{r7}
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	2000000c 	.word	0x2000000c
 8005a90:	e000ed04 	.word	0xe000ed04

08005a94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a9a:	4b10      	ldr	r3, [pc, #64]	; (8005adc <vPortExitCritical+0x48>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d109      	bne.n	8005ab6 <vPortExitCritical+0x22>
 8005aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa6:	f383 8811 	msr	BASEPRI, r3
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	607b      	str	r3, [r7, #4]
 8005ab4:	e7fe      	b.n	8005ab4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005ab6:	4b09      	ldr	r3, [pc, #36]	; (8005adc <vPortExitCritical+0x48>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	4a07      	ldr	r2, [pc, #28]	; (8005adc <vPortExitCritical+0x48>)
 8005abe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <vPortExitCritical+0x48>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d104      	bne.n	8005ad2 <vPortExitCritical+0x3e>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bc80      	pop	{r7}
 8005ada:	4770      	bx	lr
 8005adc:	2000000c 	.word	0x2000000c

08005ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005ae0:	f3ef 8009 	mrs	r0, PSP
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	4b0d      	ldr	r3, [pc, #52]	; (8005b20 <pxCurrentTCBConst>)
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005af0:	6010      	str	r0, [r2, #0]
 8005af2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005af6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005afa:	f380 8811 	msr	BASEPRI, r0
 8005afe:	f7ff f867 	bl	8004bd0 <vTaskSwitchContext>
 8005b02:	f04f 0000 	mov.w	r0, #0
 8005b06:	f380 8811 	msr	BASEPRI, r0
 8005b0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005b0e:	6819      	ldr	r1, [r3, #0]
 8005b10:	6808      	ldr	r0, [r1, #0]
 8005b12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b16:	f380 8809 	msr	PSP, r0
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	4770      	bx	lr

08005b20 <pxCurrentTCBConst>:
 8005b20:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop

08005b28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005b40:	f7fe ff88 	bl	8004a54 <xTaskIncrementTick>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b4a:	4b06      	ldr	r3, [pc, #24]	; (8005b64 <SysTick_Handler+0x3c>)
 8005b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	2300      	movs	r3, #0
 8005b54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005b5c:	bf00      	nop
 8005b5e:	3708      	adds	r7, #8
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	e000ed04 	.word	0xe000ed04

08005b68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	; (8005b98 <vPortSetupTimerInterrupt+0x30>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b72:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <vPortSetupTimerInterrupt+0x34>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b78:	4b09      	ldr	r3, [pc, #36]	; (8005ba0 <vPortSetupTimerInterrupt+0x38>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a09      	ldr	r2, [pc, #36]	; (8005ba4 <vPortSetupTimerInterrupt+0x3c>)
 8005b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b82:	099b      	lsrs	r3, r3, #6
 8005b84:	4a08      	ldr	r2, [pc, #32]	; (8005ba8 <vPortSetupTimerInterrupt+0x40>)
 8005b86:	3b01      	subs	r3, #1
 8005b88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b8a:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <vPortSetupTimerInterrupt+0x30>)
 8005b8c:	2207      	movs	r2, #7
 8005b8e:	601a      	str	r2, [r3, #0]
}
 8005b90:	bf00      	nop
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bc80      	pop	{r7}
 8005b96:	4770      	bx	lr
 8005b98:	e000e010 	.word	0xe000e010
 8005b9c:	e000e018 	.word	0xe000e018
 8005ba0:	20000000 	.word	0x20000000
 8005ba4:	10624dd3 	.word	0x10624dd3
 8005ba8:	e000e014 	.word	0xe000e014

08005bac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005bb2:	f3ef 8305 	mrs	r3, IPSR
 8005bb6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2b0f      	cmp	r3, #15
 8005bbc:	d913      	bls.n	8005be6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005bbe:	4a15      	ldr	r2, [pc, #84]	; (8005c14 <vPortValidateInterruptPriority+0x68>)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005bc8:	4b13      	ldr	r3, [pc, #76]	; (8005c18 <vPortValidateInterruptPriority+0x6c>)
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	7afa      	ldrb	r2, [r7, #11]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d209      	bcs.n	8005be6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	607b      	str	r3, [r7, #4]
 8005be4:	e7fe      	b.n	8005be4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005be6:	4b0d      	ldr	r3, [pc, #52]	; (8005c1c <vPortValidateInterruptPriority+0x70>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005bee:	4b0c      	ldr	r3, [pc, #48]	; (8005c20 <vPortValidateInterruptPriority+0x74>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d909      	bls.n	8005c0a <vPortValidateInterruptPriority+0x5e>
 8005bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	e7fe      	b.n	8005c08 <vPortValidateInterruptPriority+0x5c>
	}
 8005c0a:	bf00      	nop
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bc80      	pop	{r7}
 8005c12:	4770      	bx	lr
 8005c14:	e000e3f0 	.word	0xe000e3f0
 8005c18:	20000d7c 	.word	0x20000d7c
 8005c1c:	e000ed0c 	.word	0xe000ed0c
 8005c20:	20000d80 	.word	0x20000d80

08005c24 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	; 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c30:	f7fe fe58 	bl	80048e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c34:	4b57      	ldr	r3, [pc, #348]	; (8005d94 <pvPortMalloc+0x170>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005c3c:	f000 f90c 	bl	8005e58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c40:	4b55      	ldr	r3, [pc, #340]	; (8005d98 <pvPortMalloc+0x174>)
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4013      	ands	r3, r2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f040 808c 	bne.w	8005d66 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01c      	beq.n	8005c8e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005c54:	2208      	movs	r2, #8
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4413      	add	r3, r2
 8005c5a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d013      	beq.n	8005c8e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f023 0307 	bic.w	r3, r3, #7
 8005c6c:	3308      	adds	r3, #8
 8005c6e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f003 0307 	and.w	r3, r3, #7
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d009      	beq.n	8005c8e <pvPortMalloc+0x6a>
 8005c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	617b      	str	r3, [r7, #20]
 8005c8c:	e7fe      	b.n	8005c8c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d068      	beq.n	8005d66 <pvPortMalloc+0x142>
 8005c94:	4b41      	ldr	r3, [pc, #260]	; (8005d9c <pvPortMalloc+0x178>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d863      	bhi.n	8005d66 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c9e:	4b40      	ldr	r3, [pc, #256]	; (8005da0 <pvPortMalloc+0x17c>)
 8005ca0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ca2:	4b3f      	ldr	r3, [pc, #252]	; (8005da0 <pvPortMalloc+0x17c>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ca8:	e004      	b.n	8005cb4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d903      	bls.n	8005cc6 <pvPortMalloc+0xa2>
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1f1      	bne.n	8005caa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005cc6:	4b33      	ldr	r3, [pc, #204]	; (8005d94 <pvPortMalloc+0x170>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d04a      	beq.n	8005d66 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2208      	movs	r2, #8
 8005cd6:	4413      	add	r3, r2
 8005cd8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	1ad2      	subs	r2, r2, r3
 8005cea:	2308      	movs	r3, #8
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d91e      	bls.n	8005d30 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d009      	beq.n	8005d18 <pvPortMalloc+0xf4>
 8005d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d08:	f383 8811 	msr	BASEPRI, r3
 8005d0c:	f3bf 8f6f 	isb	sy
 8005d10:	f3bf 8f4f 	dsb	sy
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e7fe      	b.n	8005d16 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	1ad2      	subs	r2, r2, r3
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d2a:	69b8      	ldr	r0, [r7, #24]
 8005d2c:	f000 f8f6 	bl	8005f1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d30:	4b1a      	ldr	r3, [pc, #104]	; (8005d9c <pvPortMalloc+0x178>)
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	4a18      	ldr	r2, [pc, #96]	; (8005d9c <pvPortMalloc+0x178>)
 8005d3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d3e:	4b17      	ldr	r3, [pc, #92]	; (8005d9c <pvPortMalloc+0x178>)
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	4b18      	ldr	r3, [pc, #96]	; (8005da4 <pvPortMalloc+0x180>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d203      	bcs.n	8005d52 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005d4a:	4b14      	ldr	r3, [pc, #80]	; (8005d9c <pvPortMalloc+0x178>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <pvPortMalloc+0x180>)
 8005d50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	4b10      	ldr	r3, [pc, #64]	; (8005d98 <pvPortMalloc+0x174>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d66:	f7fe fdcb 	bl	8004900 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d009      	beq.n	8005d88 <pvPortMalloc+0x164>
 8005d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	e7fe      	b.n	8005d86 <pvPortMalloc+0x162>
	return pvReturn;
 8005d88:	69fb      	ldr	r3, [r7, #28]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3728      	adds	r7, #40	; 0x28
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	2000198c 	.word	0x2000198c
 8005d98:	20001998 	.word	0x20001998
 8005d9c:	20001990 	.word	0x20001990
 8005da0:	20001984 	.word	0x20001984
 8005da4:	20001994 	.word	0x20001994

08005da8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d046      	beq.n	8005e48 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005dba:	2308      	movs	r3, #8
 8005dbc:	425b      	negs	r3, r3
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	4b20      	ldr	r3, [pc, #128]	; (8005e50 <vPortFree+0xa8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d109      	bne.n	8005dea <vPortFree+0x42>
 8005dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	e7fe      	b.n	8005de8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d009      	beq.n	8005e06 <vPortFree+0x5e>
 8005df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	60bb      	str	r3, [r7, #8]
 8005e04:	e7fe      	b.n	8005e04 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	685a      	ldr	r2, [r3, #4]
 8005e0a:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <vPortFree+0xa8>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d019      	beq.n	8005e48 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d115      	bne.n	8005e48 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	685a      	ldr	r2, [r3, #4]
 8005e20:	4b0b      	ldr	r3, [pc, #44]	; (8005e50 <vPortFree+0xa8>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	43db      	mvns	r3, r3
 8005e26:	401a      	ands	r2, r3
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005e2c:	f7fe fd5a 	bl	80048e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	685a      	ldr	r2, [r3, #4]
 8005e34:	4b07      	ldr	r3, [pc, #28]	; (8005e54 <vPortFree+0xac>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4413      	add	r3, r2
 8005e3a:	4a06      	ldr	r2, [pc, #24]	; (8005e54 <vPortFree+0xac>)
 8005e3c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e3e:	6938      	ldr	r0, [r7, #16]
 8005e40:	f000 f86c 	bl	8005f1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005e44:	f7fe fd5c 	bl	8004900 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e48:	bf00      	nop
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20001998 	.word	0x20001998
 8005e54:	20001990 	.word	0x20001990

08005e58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e64:	4b27      	ldr	r3, [pc, #156]	; (8005f04 <prvHeapInit+0xac>)
 8005e66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f003 0307 	and.w	r3, r3, #7
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00c      	beq.n	8005e8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	3307      	adds	r3, #7
 8005e76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0307 	bic.w	r3, r3, #7
 8005e7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	4a1f      	ldr	r2, [pc, #124]	; (8005f04 <prvHeapInit+0xac>)
 8005e88:	4413      	add	r3, r2
 8005e8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e90:	4a1d      	ldr	r2, [pc, #116]	; (8005f08 <prvHeapInit+0xb0>)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e96:	4b1c      	ldr	r3, [pc, #112]	; (8005f08 <prvHeapInit+0xb0>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ea4:	2208      	movs	r2, #8
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	1a9b      	subs	r3, r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0307 	bic.w	r3, r3, #7
 8005eb2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4a15      	ldr	r2, [pc, #84]	; (8005f0c <prvHeapInit+0xb4>)
 8005eb8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005eba:	4b14      	ldr	r3, [pc, #80]	; (8005f0c <prvHeapInit+0xb4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ec2:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <prvHeapInit+0xb4>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	1ad2      	subs	r2, r2, r3
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ed8:	4b0c      	ldr	r3, [pc, #48]	; (8005f0c <prvHeapInit+0xb4>)
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	4a0a      	ldr	r2, [pc, #40]	; (8005f10 <prvHeapInit+0xb8>)
 8005ee6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	4a09      	ldr	r2, [pc, #36]	; (8005f14 <prvHeapInit+0xbc>)
 8005eee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ef0:	4b09      	ldr	r3, [pc, #36]	; (8005f18 <prvHeapInit+0xc0>)
 8005ef2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ef6:	601a      	str	r2, [r3, #0]
}
 8005ef8:	bf00      	nop
 8005efa:	3714      	adds	r7, #20
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	20000d84 	.word	0x20000d84
 8005f08:	20001984 	.word	0x20001984
 8005f0c:	2000198c 	.word	0x2000198c
 8005f10:	20001994 	.word	0x20001994
 8005f14:	20001990 	.word	0x20001990
 8005f18:	20001998 	.word	0x20001998

08005f1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005f24:	4b27      	ldr	r3, [pc, #156]	; (8005fc4 <prvInsertBlockIntoFreeList+0xa8>)
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	e002      	b.n	8005f30 <prvInsertBlockIntoFreeList+0x14>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d8f7      	bhi.n	8005f2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	4413      	add	r3, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d108      	bne.n	8005f5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	441a      	add	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	441a      	add	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d118      	bne.n	8005fa4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	4b14      	ldr	r3, [pc, #80]	; (8005fc8 <prvInsertBlockIntoFreeList+0xac>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d00d      	beq.n	8005f9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685a      	ldr	r2, [r3, #4]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	441a      	add	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	e008      	b.n	8005fac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f9a:	4b0b      	ldr	r3, [pc, #44]	; (8005fc8 <prvInsertBlockIntoFreeList+0xac>)
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	e003      	b.n	8005fac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d002      	beq.n	8005fba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fba:	bf00      	nop
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr
 8005fc4:	20001984 	.word	0x20001984
 8005fc8:	2000198c 	.word	0x2000198c

08005fcc <__errno>:
 8005fcc:	4b01      	ldr	r3, [pc, #4]	; (8005fd4 <__errno+0x8>)
 8005fce:	6818      	ldr	r0, [r3, #0]
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	20000010 	.word	0x20000010

08005fd8 <__libc_init_array>:
 8005fd8:	b570      	push	{r4, r5, r6, lr}
 8005fda:	2500      	movs	r5, #0
 8005fdc:	4e0c      	ldr	r6, [pc, #48]	; (8006010 <__libc_init_array+0x38>)
 8005fde:	4c0d      	ldr	r4, [pc, #52]	; (8006014 <__libc_init_array+0x3c>)
 8005fe0:	1ba4      	subs	r4, r4, r6
 8005fe2:	10a4      	asrs	r4, r4, #2
 8005fe4:	42a5      	cmp	r5, r4
 8005fe6:	d109      	bne.n	8005ffc <__libc_init_array+0x24>
 8005fe8:	f000 fc3e 	bl	8006868 <_init>
 8005fec:	2500      	movs	r5, #0
 8005fee:	4e0a      	ldr	r6, [pc, #40]	; (8006018 <__libc_init_array+0x40>)
 8005ff0:	4c0a      	ldr	r4, [pc, #40]	; (800601c <__libc_init_array+0x44>)
 8005ff2:	1ba4      	subs	r4, r4, r6
 8005ff4:	10a4      	asrs	r4, r4, #2
 8005ff6:	42a5      	cmp	r5, r4
 8005ff8:	d105      	bne.n	8006006 <__libc_init_array+0x2e>
 8005ffa:	bd70      	pop	{r4, r5, r6, pc}
 8005ffc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006000:	4798      	blx	r3
 8006002:	3501      	adds	r5, #1
 8006004:	e7ee      	b.n	8005fe4 <__libc_init_array+0xc>
 8006006:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800600a:	4798      	blx	r3
 800600c:	3501      	adds	r5, #1
 800600e:	e7f2      	b.n	8005ff6 <__libc_init_array+0x1e>
 8006010:	08006a5c 	.word	0x08006a5c
 8006014:	08006a5c 	.word	0x08006a5c
 8006018:	08006a5c 	.word	0x08006a5c
 800601c:	08006a60 	.word	0x08006a60

08006020 <memcpy>:
 8006020:	b510      	push	{r4, lr}
 8006022:	1e43      	subs	r3, r0, #1
 8006024:	440a      	add	r2, r1
 8006026:	4291      	cmp	r1, r2
 8006028:	d100      	bne.n	800602c <memcpy+0xc>
 800602a:	bd10      	pop	{r4, pc}
 800602c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006030:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006034:	e7f7      	b.n	8006026 <memcpy+0x6>

08006036 <memset>:
 8006036:	4603      	mov	r3, r0
 8006038:	4402      	add	r2, r0
 800603a:	4293      	cmp	r3, r2
 800603c:	d100      	bne.n	8006040 <memset+0xa>
 800603e:	4770      	bx	lr
 8006040:	f803 1b01 	strb.w	r1, [r3], #1
 8006044:	e7f9      	b.n	800603a <memset+0x4>
	...

08006048 <siprintf>:
 8006048:	b40e      	push	{r1, r2, r3}
 800604a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800604e:	b500      	push	{lr}
 8006050:	b09c      	sub	sp, #112	; 0x70
 8006052:	ab1d      	add	r3, sp, #116	; 0x74
 8006054:	9002      	str	r0, [sp, #8]
 8006056:	9006      	str	r0, [sp, #24]
 8006058:	9107      	str	r1, [sp, #28]
 800605a:	9104      	str	r1, [sp, #16]
 800605c:	4808      	ldr	r0, [pc, #32]	; (8006080 <siprintf+0x38>)
 800605e:	4909      	ldr	r1, [pc, #36]	; (8006084 <siprintf+0x3c>)
 8006060:	f853 2b04 	ldr.w	r2, [r3], #4
 8006064:	9105      	str	r1, [sp, #20]
 8006066:	6800      	ldr	r0, [r0, #0]
 8006068:	a902      	add	r1, sp, #8
 800606a:	9301      	str	r3, [sp, #4]
 800606c:	f000 f86e 	bl	800614c <_svfiprintf_r>
 8006070:	2200      	movs	r2, #0
 8006072:	9b02      	ldr	r3, [sp, #8]
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	b01c      	add	sp, #112	; 0x70
 8006078:	f85d eb04 	ldr.w	lr, [sp], #4
 800607c:	b003      	add	sp, #12
 800607e:	4770      	bx	lr
 8006080:	20000010 	.word	0x20000010
 8006084:	ffff0208 	.word	0xffff0208

08006088 <strcpy>:
 8006088:	4603      	mov	r3, r0
 800608a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800608e:	f803 2b01 	strb.w	r2, [r3], #1
 8006092:	2a00      	cmp	r2, #0
 8006094:	d1f9      	bne.n	800608a <strcpy+0x2>
 8006096:	4770      	bx	lr

08006098 <__ssputs_r>:
 8006098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	688e      	ldr	r6, [r1, #8]
 800609e:	4682      	mov	sl, r0
 80060a0:	429e      	cmp	r6, r3
 80060a2:	460c      	mov	r4, r1
 80060a4:	4690      	mov	r8, r2
 80060a6:	4699      	mov	r9, r3
 80060a8:	d837      	bhi.n	800611a <__ssputs_r+0x82>
 80060aa:	898a      	ldrh	r2, [r1, #12]
 80060ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060b0:	d031      	beq.n	8006116 <__ssputs_r+0x7e>
 80060b2:	2302      	movs	r3, #2
 80060b4:	6825      	ldr	r5, [r4, #0]
 80060b6:	6909      	ldr	r1, [r1, #16]
 80060b8:	1a6f      	subs	r7, r5, r1
 80060ba:	6965      	ldr	r5, [r4, #20]
 80060bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80060c4:	f109 0301 	add.w	r3, r9, #1
 80060c8:	443b      	add	r3, r7
 80060ca:	429d      	cmp	r5, r3
 80060cc:	bf38      	it	cc
 80060ce:	461d      	movcc	r5, r3
 80060d0:	0553      	lsls	r3, r2, #21
 80060d2:	d530      	bpl.n	8006136 <__ssputs_r+0x9e>
 80060d4:	4629      	mov	r1, r5
 80060d6:	f000 fb2d 	bl	8006734 <_malloc_r>
 80060da:	4606      	mov	r6, r0
 80060dc:	b950      	cbnz	r0, 80060f4 <__ssputs_r+0x5c>
 80060de:	230c      	movs	r3, #12
 80060e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060e4:	f8ca 3000 	str.w	r3, [sl]
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060ee:	81a3      	strh	r3, [r4, #12]
 80060f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f4:	463a      	mov	r2, r7
 80060f6:	6921      	ldr	r1, [r4, #16]
 80060f8:	f7ff ff92 	bl	8006020 <memcpy>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	6126      	str	r6, [r4, #16]
 800610a:	443e      	add	r6, r7
 800610c:	6026      	str	r6, [r4, #0]
 800610e:	464e      	mov	r6, r9
 8006110:	6165      	str	r5, [r4, #20]
 8006112:	1bed      	subs	r5, r5, r7
 8006114:	60a5      	str	r5, [r4, #8]
 8006116:	454e      	cmp	r6, r9
 8006118:	d900      	bls.n	800611c <__ssputs_r+0x84>
 800611a:	464e      	mov	r6, r9
 800611c:	4632      	mov	r2, r6
 800611e:	4641      	mov	r1, r8
 8006120:	6820      	ldr	r0, [r4, #0]
 8006122:	f000 faa1 	bl	8006668 <memmove>
 8006126:	68a3      	ldr	r3, [r4, #8]
 8006128:	2000      	movs	r0, #0
 800612a:	1b9b      	subs	r3, r3, r6
 800612c:	60a3      	str	r3, [r4, #8]
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	441e      	add	r6, r3
 8006132:	6026      	str	r6, [r4, #0]
 8006134:	e7dc      	b.n	80060f0 <__ssputs_r+0x58>
 8006136:	462a      	mov	r2, r5
 8006138:	f000 fb56 	bl	80067e8 <_realloc_r>
 800613c:	4606      	mov	r6, r0
 800613e:	2800      	cmp	r0, #0
 8006140:	d1e2      	bne.n	8006108 <__ssputs_r+0x70>
 8006142:	6921      	ldr	r1, [r4, #16]
 8006144:	4650      	mov	r0, sl
 8006146:	f000 faa9 	bl	800669c <_free_r>
 800614a:	e7c8      	b.n	80060de <__ssputs_r+0x46>

0800614c <_svfiprintf_r>:
 800614c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006150:	461d      	mov	r5, r3
 8006152:	898b      	ldrh	r3, [r1, #12]
 8006154:	b09d      	sub	sp, #116	; 0x74
 8006156:	061f      	lsls	r7, r3, #24
 8006158:	4680      	mov	r8, r0
 800615a:	460c      	mov	r4, r1
 800615c:	4616      	mov	r6, r2
 800615e:	d50f      	bpl.n	8006180 <_svfiprintf_r+0x34>
 8006160:	690b      	ldr	r3, [r1, #16]
 8006162:	b96b      	cbnz	r3, 8006180 <_svfiprintf_r+0x34>
 8006164:	2140      	movs	r1, #64	; 0x40
 8006166:	f000 fae5 	bl	8006734 <_malloc_r>
 800616a:	6020      	str	r0, [r4, #0]
 800616c:	6120      	str	r0, [r4, #16]
 800616e:	b928      	cbnz	r0, 800617c <_svfiprintf_r+0x30>
 8006170:	230c      	movs	r3, #12
 8006172:	f8c8 3000 	str.w	r3, [r8]
 8006176:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800617a:	e0c8      	b.n	800630e <_svfiprintf_r+0x1c2>
 800617c:	2340      	movs	r3, #64	; 0x40
 800617e:	6163      	str	r3, [r4, #20]
 8006180:	2300      	movs	r3, #0
 8006182:	9309      	str	r3, [sp, #36]	; 0x24
 8006184:	2320      	movs	r3, #32
 8006186:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800618a:	2330      	movs	r3, #48	; 0x30
 800618c:	f04f 0b01 	mov.w	fp, #1
 8006190:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006194:	9503      	str	r5, [sp, #12]
 8006196:	4637      	mov	r7, r6
 8006198:	463d      	mov	r5, r7
 800619a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800619e:	b10b      	cbz	r3, 80061a4 <_svfiprintf_r+0x58>
 80061a0:	2b25      	cmp	r3, #37	; 0x25
 80061a2:	d13e      	bne.n	8006222 <_svfiprintf_r+0xd6>
 80061a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80061a8:	d00b      	beq.n	80061c2 <_svfiprintf_r+0x76>
 80061aa:	4653      	mov	r3, sl
 80061ac:	4632      	mov	r2, r6
 80061ae:	4621      	mov	r1, r4
 80061b0:	4640      	mov	r0, r8
 80061b2:	f7ff ff71 	bl	8006098 <__ssputs_r>
 80061b6:	3001      	adds	r0, #1
 80061b8:	f000 80a4 	beq.w	8006304 <_svfiprintf_r+0x1b8>
 80061bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061be:	4453      	add	r3, sl
 80061c0:	9309      	str	r3, [sp, #36]	; 0x24
 80061c2:	783b      	ldrb	r3, [r7, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 809d 	beq.w	8006304 <_svfiprintf_r+0x1b8>
 80061ca:	2300      	movs	r3, #0
 80061cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	9307      	str	r3, [sp, #28]
 80061d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061dc:	931a      	str	r3, [sp, #104]	; 0x68
 80061de:	462f      	mov	r7, r5
 80061e0:	2205      	movs	r2, #5
 80061e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80061e6:	4850      	ldr	r0, [pc, #320]	; (8006328 <_svfiprintf_r+0x1dc>)
 80061e8:	f000 fa30 	bl	800664c <memchr>
 80061ec:	9b04      	ldr	r3, [sp, #16]
 80061ee:	b9d0      	cbnz	r0, 8006226 <_svfiprintf_r+0xda>
 80061f0:	06d9      	lsls	r1, r3, #27
 80061f2:	bf44      	itt	mi
 80061f4:	2220      	movmi	r2, #32
 80061f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80061fa:	071a      	lsls	r2, r3, #28
 80061fc:	bf44      	itt	mi
 80061fe:	222b      	movmi	r2, #43	; 0x2b
 8006200:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006204:	782a      	ldrb	r2, [r5, #0]
 8006206:	2a2a      	cmp	r2, #42	; 0x2a
 8006208:	d015      	beq.n	8006236 <_svfiprintf_r+0xea>
 800620a:	462f      	mov	r7, r5
 800620c:	2000      	movs	r0, #0
 800620e:	250a      	movs	r5, #10
 8006210:	9a07      	ldr	r2, [sp, #28]
 8006212:	4639      	mov	r1, r7
 8006214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006218:	3b30      	subs	r3, #48	; 0x30
 800621a:	2b09      	cmp	r3, #9
 800621c:	d94d      	bls.n	80062ba <_svfiprintf_r+0x16e>
 800621e:	b1b8      	cbz	r0, 8006250 <_svfiprintf_r+0x104>
 8006220:	e00f      	b.n	8006242 <_svfiprintf_r+0xf6>
 8006222:	462f      	mov	r7, r5
 8006224:	e7b8      	b.n	8006198 <_svfiprintf_r+0x4c>
 8006226:	4a40      	ldr	r2, [pc, #256]	; (8006328 <_svfiprintf_r+0x1dc>)
 8006228:	463d      	mov	r5, r7
 800622a:	1a80      	subs	r0, r0, r2
 800622c:	fa0b f000 	lsl.w	r0, fp, r0
 8006230:	4318      	orrs	r0, r3
 8006232:	9004      	str	r0, [sp, #16]
 8006234:	e7d3      	b.n	80061de <_svfiprintf_r+0x92>
 8006236:	9a03      	ldr	r2, [sp, #12]
 8006238:	1d11      	adds	r1, r2, #4
 800623a:	6812      	ldr	r2, [r2, #0]
 800623c:	9103      	str	r1, [sp, #12]
 800623e:	2a00      	cmp	r2, #0
 8006240:	db01      	blt.n	8006246 <_svfiprintf_r+0xfa>
 8006242:	9207      	str	r2, [sp, #28]
 8006244:	e004      	b.n	8006250 <_svfiprintf_r+0x104>
 8006246:	4252      	negs	r2, r2
 8006248:	f043 0302 	orr.w	r3, r3, #2
 800624c:	9207      	str	r2, [sp, #28]
 800624e:	9304      	str	r3, [sp, #16]
 8006250:	783b      	ldrb	r3, [r7, #0]
 8006252:	2b2e      	cmp	r3, #46	; 0x2e
 8006254:	d10c      	bne.n	8006270 <_svfiprintf_r+0x124>
 8006256:	787b      	ldrb	r3, [r7, #1]
 8006258:	2b2a      	cmp	r3, #42	; 0x2a
 800625a:	d133      	bne.n	80062c4 <_svfiprintf_r+0x178>
 800625c:	9b03      	ldr	r3, [sp, #12]
 800625e:	3702      	adds	r7, #2
 8006260:	1d1a      	adds	r2, r3, #4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	9203      	str	r2, [sp, #12]
 8006266:	2b00      	cmp	r3, #0
 8006268:	bfb8      	it	lt
 800626a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800626e:	9305      	str	r3, [sp, #20]
 8006270:	4d2e      	ldr	r5, [pc, #184]	; (800632c <_svfiprintf_r+0x1e0>)
 8006272:	2203      	movs	r2, #3
 8006274:	7839      	ldrb	r1, [r7, #0]
 8006276:	4628      	mov	r0, r5
 8006278:	f000 f9e8 	bl	800664c <memchr>
 800627c:	b138      	cbz	r0, 800628e <_svfiprintf_r+0x142>
 800627e:	2340      	movs	r3, #64	; 0x40
 8006280:	1b40      	subs	r0, r0, r5
 8006282:	fa03 f000 	lsl.w	r0, r3, r0
 8006286:	9b04      	ldr	r3, [sp, #16]
 8006288:	3701      	adds	r7, #1
 800628a:	4303      	orrs	r3, r0
 800628c:	9304      	str	r3, [sp, #16]
 800628e:	7839      	ldrb	r1, [r7, #0]
 8006290:	2206      	movs	r2, #6
 8006292:	4827      	ldr	r0, [pc, #156]	; (8006330 <_svfiprintf_r+0x1e4>)
 8006294:	1c7e      	adds	r6, r7, #1
 8006296:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800629a:	f000 f9d7 	bl	800664c <memchr>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d038      	beq.n	8006314 <_svfiprintf_r+0x1c8>
 80062a2:	4b24      	ldr	r3, [pc, #144]	; (8006334 <_svfiprintf_r+0x1e8>)
 80062a4:	bb13      	cbnz	r3, 80062ec <_svfiprintf_r+0x1a0>
 80062a6:	9b03      	ldr	r3, [sp, #12]
 80062a8:	3307      	adds	r3, #7
 80062aa:	f023 0307 	bic.w	r3, r3, #7
 80062ae:	3308      	adds	r3, #8
 80062b0:	9303      	str	r3, [sp, #12]
 80062b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b4:	444b      	add	r3, r9
 80062b6:	9309      	str	r3, [sp, #36]	; 0x24
 80062b8:	e76d      	b.n	8006196 <_svfiprintf_r+0x4a>
 80062ba:	fb05 3202 	mla	r2, r5, r2, r3
 80062be:	2001      	movs	r0, #1
 80062c0:	460f      	mov	r7, r1
 80062c2:	e7a6      	b.n	8006212 <_svfiprintf_r+0xc6>
 80062c4:	2300      	movs	r3, #0
 80062c6:	250a      	movs	r5, #10
 80062c8:	4619      	mov	r1, r3
 80062ca:	3701      	adds	r7, #1
 80062cc:	9305      	str	r3, [sp, #20]
 80062ce:	4638      	mov	r0, r7
 80062d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062d4:	3a30      	subs	r2, #48	; 0x30
 80062d6:	2a09      	cmp	r2, #9
 80062d8:	d903      	bls.n	80062e2 <_svfiprintf_r+0x196>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0c8      	beq.n	8006270 <_svfiprintf_r+0x124>
 80062de:	9105      	str	r1, [sp, #20]
 80062e0:	e7c6      	b.n	8006270 <_svfiprintf_r+0x124>
 80062e2:	fb05 2101 	mla	r1, r5, r1, r2
 80062e6:	2301      	movs	r3, #1
 80062e8:	4607      	mov	r7, r0
 80062ea:	e7f0      	b.n	80062ce <_svfiprintf_r+0x182>
 80062ec:	ab03      	add	r3, sp, #12
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	4622      	mov	r2, r4
 80062f2:	4b11      	ldr	r3, [pc, #68]	; (8006338 <_svfiprintf_r+0x1ec>)
 80062f4:	a904      	add	r1, sp, #16
 80062f6:	4640      	mov	r0, r8
 80062f8:	f3af 8000 	nop.w
 80062fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006300:	4681      	mov	r9, r0
 8006302:	d1d6      	bne.n	80062b2 <_svfiprintf_r+0x166>
 8006304:	89a3      	ldrh	r3, [r4, #12]
 8006306:	065b      	lsls	r3, r3, #25
 8006308:	f53f af35 	bmi.w	8006176 <_svfiprintf_r+0x2a>
 800630c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800630e:	b01d      	add	sp, #116	; 0x74
 8006310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006314:	ab03      	add	r3, sp, #12
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	4622      	mov	r2, r4
 800631a:	4b07      	ldr	r3, [pc, #28]	; (8006338 <_svfiprintf_r+0x1ec>)
 800631c:	a904      	add	r1, sp, #16
 800631e:	4640      	mov	r0, r8
 8006320:	f000 f882 	bl	8006428 <_printf_i>
 8006324:	e7ea      	b.n	80062fc <_svfiprintf_r+0x1b0>
 8006326:	bf00      	nop
 8006328:	08006a28 	.word	0x08006a28
 800632c:	08006a2e 	.word	0x08006a2e
 8006330:	08006a32 	.word	0x08006a32
 8006334:	00000000 	.word	0x00000000
 8006338:	08006099 	.word	0x08006099

0800633c <_printf_common>:
 800633c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	4691      	mov	r9, r2
 8006342:	461f      	mov	r7, r3
 8006344:	688a      	ldr	r2, [r1, #8]
 8006346:	690b      	ldr	r3, [r1, #16]
 8006348:	4606      	mov	r6, r0
 800634a:	4293      	cmp	r3, r2
 800634c:	bfb8      	it	lt
 800634e:	4613      	movlt	r3, r2
 8006350:	f8c9 3000 	str.w	r3, [r9]
 8006354:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006358:	460c      	mov	r4, r1
 800635a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800635e:	b112      	cbz	r2, 8006366 <_printf_common+0x2a>
 8006360:	3301      	adds	r3, #1
 8006362:	f8c9 3000 	str.w	r3, [r9]
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	0699      	lsls	r1, r3, #26
 800636a:	bf42      	ittt	mi
 800636c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006370:	3302      	addmi	r3, #2
 8006372:	f8c9 3000 	strmi.w	r3, [r9]
 8006376:	6825      	ldr	r5, [r4, #0]
 8006378:	f015 0506 	ands.w	r5, r5, #6
 800637c:	d107      	bne.n	800638e <_printf_common+0x52>
 800637e:	f104 0a19 	add.w	sl, r4, #25
 8006382:	68e3      	ldr	r3, [r4, #12]
 8006384:	f8d9 2000 	ldr.w	r2, [r9]
 8006388:	1a9b      	subs	r3, r3, r2
 800638a:	42ab      	cmp	r3, r5
 800638c:	dc29      	bgt.n	80063e2 <_printf_common+0xa6>
 800638e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006392:	6822      	ldr	r2, [r4, #0]
 8006394:	3300      	adds	r3, #0
 8006396:	bf18      	it	ne
 8006398:	2301      	movne	r3, #1
 800639a:	0692      	lsls	r2, r2, #26
 800639c:	d42e      	bmi.n	80063fc <_printf_common+0xc0>
 800639e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063a2:	4639      	mov	r1, r7
 80063a4:	4630      	mov	r0, r6
 80063a6:	47c0      	blx	r8
 80063a8:	3001      	adds	r0, #1
 80063aa:	d021      	beq.n	80063f0 <_printf_common+0xb4>
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	68e5      	ldr	r5, [r4, #12]
 80063b0:	f003 0306 	and.w	r3, r3, #6
 80063b4:	2b04      	cmp	r3, #4
 80063b6:	bf18      	it	ne
 80063b8:	2500      	movne	r5, #0
 80063ba:	f8d9 2000 	ldr.w	r2, [r9]
 80063be:	f04f 0900 	mov.w	r9, #0
 80063c2:	bf08      	it	eq
 80063c4:	1aad      	subeq	r5, r5, r2
 80063c6:	68a3      	ldr	r3, [r4, #8]
 80063c8:	6922      	ldr	r2, [r4, #16]
 80063ca:	bf08      	it	eq
 80063cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063d0:	4293      	cmp	r3, r2
 80063d2:	bfc4      	itt	gt
 80063d4:	1a9b      	subgt	r3, r3, r2
 80063d6:	18ed      	addgt	r5, r5, r3
 80063d8:	341a      	adds	r4, #26
 80063da:	454d      	cmp	r5, r9
 80063dc:	d11a      	bne.n	8006414 <_printf_common+0xd8>
 80063de:	2000      	movs	r0, #0
 80063e0:	e008      	b.n	80063f4 <_printf_common+0xb8>
 80063e2:	2301      	movs	r3, #1
 80063e4:	4652      	mov	r2, sl
 80063e6:	4639      	mov	r1, r7
 80063e8:	4630      	mov	r0, r6
 80063ea:	47c0      	blx	r8
 80063ec:	3001      	adds	r0, #1
 80063ee:	d103      	bne.n	80063f8 <_printf_common+0xbc>
 80063f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f8:	3501      	adds	r5, #1
 80063fa:	e7c2      	b.n	8006382 <_printf_common+0x46>
 80063fc:	2030      	movs	r0, #48	; 0x30
 80063fe:	18e1      	adds	r1, r4, r3
 8006400:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006404:	1c5a      	adds	r2, r3, #1
 8006406:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800640a:	4422      	add	r2, r4
 800640c:	3302      	adds	r3, #2
 800640e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006412:	e7c4      	b.n	800639e <_printf_common+0x62>
 8006414:	2301      	movs	r3, #1
 8006416:	4622      	mov	r2, r4
 8006418:	4639      	mov	r1, r7
 800641a:	4630      	mov	r0, r6
 800641c:	47c0      	blx	r8
 800641e:	3001      	adds	r0, #1
 8006420:	d0e6      	beq.n	80063f0 <_printf_common+0xb4>
 8006422:	f109 0901 	add.w	r9, r9, #1
 8006426:	e7d8      	b.n	80063da <_printf_common+0x9e>

08006428 <_printf_i>:
 8006428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800642c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006430:	460c      	mov	r4, r1
 8006432:	7e09      	ldrb	r1, [r1, #24]
 8006434:	b085      	sub	sp, #20
 8006436:	296e      	cmp	r1, #110	; 0x6e
 8006438:	4617      	mov	r7, r2
 800643a:	4606      	mov	r6, r0
 800643c:	4698      	mov	r8, r3
 800643e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006440:	f000 80b3 	beq.w	80065aa <_printf_i+0x182>
 8006444:	d822      	bhi.n	800648c <_printf_i+0x64>
 8006446:	2963      	cmp	r1, #99	; 0x63
 8006448:	d036      	beq.n	80064b8 <_printf_i+0x90>
 800644a:	d80a      	bhi.n	8006462 <_printf_i+0x3a>
 800644c:	2900      	cmp	r1, #0
 800644e:	f000 80b9 	beq.w	80065c4 <_printf_i+0x19c>
 8006452:	2958      	cmp	r1, #88	; 0x58
 8006454:	f000 8083 	beq.w	800655e <_printf_i+0x136>
 8006458:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800645c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006460:	e032      	b.n	80064c8 <_printf_i+0xa0>
 8006462:	2964      	cmp	r1, #100	; 0x64
 8006464:	d001      	beq.n	800646a <_printf_i+0x42>
 8006466:	2969      	cmp	r1, #105	; 0x69
 8006468:	d1f6      	bne.n	8006458 <_printf_i+0x30>
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	6813      	ldr	r3, [r2, #0]
 800646e:	0605      	lsls	r5, r0, #24
 8006470:	f103 0104 	add.w	r1, r3, #4
 8006474:	d52a      	bpl.n	80064cc <_printf_i+0xa4>
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6011      	str	r1, [r2, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	da03      	bge.n	8006486 <_printf_i+0x5e>
 800647e:	222d      	movs	r2, #45	; 0x2d
 8006480:	425b      	negs	r3, r3
 8006482:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006486:	486f      	ldr	r0, [pc, #444]	; (8006644 <_printf_i+0x21c>)
 8006488:	220a      	movs	r2, #10
 800648a:	e039      	b.n	8006500 <_printf_i+0xd8>
 800648c:	2973      	cmp	r1, #115	; 0x73
 800648e:	f000 809d 	beq.w	80065cc <_printf_i+0x1a4>
 8006492:	d808      	bhi.n	80064a6 <_printf_i+0x7e>
 8006494:	296f      	cmp	r1, #111	; 0x6f
 8006496:	d020      	beq.n	80064da <_printf_i+0xb2>
 8006498:	2970      	cmp	r1, #112	; 0x70
 800649a:	d1dd      	bne.n	8006458 <_printf_i+0x30>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	f043 0320 	orr.w	r3, r3, #32
 80064a2:	6023      	str	r3, [r4, #0]
 80064a4:	e003      	b.n	80064ae <_printf_i+0x86>
 80064a6:	2975      	cmp	r1, #117	; 0x75
 80064a8:	d017      	beq.n	80064da <_printf_i+0xb2>
 80064aa:	2978      	cmp	r1, #120	; 0x78
 80064ac:	d1d4      	bne.n	8006458 <_printf_i+0x30>
 80064ae:	2378      	movs	r3, #120	; 0x78
 80064b0:	4865      	ldr	r0, [pc, #404]	; (8006648 <_printf_i+0x220>)
 80064b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064b6:	e055      	b.n	8006564 <_printf_i+0x13c>
 80064b8:	6813      	ldr	r3, [r2, #0]
 80064ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064be:	1d19      	adds	r1, r3, #4
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6011      	str	r1, [r2, #0]
 80064c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064c8:	2301      	movs	r3, #1
 80064ca:	e08c      	b.n	80065e6 <_printf_i+0x1be>
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064d2:	6011      	str	r1, [r2, #0]
 80064d4:	bf18      	it	ne
 80064d6:	b21b      	sxthne	r3, r3
 80064d8:	e7cf      	b.n	800647a <_printf_i+0x52>
 80064da:	6813      	ldr	r3, [r2, #0]
 80064dc:	6825      	ldr	r5, [r4, #0]
 80064de:	1d18      	adds	r0, r3, #4
 80064e0:	6010      	str	r0, [r2, #0]
 80064e2:	0628      	lsls	r0, r5, #24
 80064e4:	d501      	bpl.n	80064ea <_printf_i+0xc2>
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	e002      	b.n	80064f0 <_printf_i+0xc8>
 80064ea:	0668      	lsls	r0, r5, #25
 80064ec:	d5fb      	bpl.n	80064e6 <_printf_i+0xbe>
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	296f      	cmp	r1, #111	; 0x6f
 80064f2:	bf14      	ite	ne
 80064f4:	220a      	movne	r2, #10
 80064f6:	2208      	moveq	r2, #8
 80064f8:	4852      	ldr	r0, [pc, #328]	; (8006644 <_printf_i+0x21c>)
 80064fa:	2100      	movs	r1, #0
 80064fc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006500:	6865      	ldr	r5, [r4, #4]
 8006502:	2d00      	cmp	r5, #0
 8006504:	60a5      	str	r5, [r4, #8]
 8006506:	f2c0 8095 	blt.w	8006634 <_printf_i+0x20c>
 800650a:	6821      	ldr	r1, [r4, #0]
 800650c:	f021 0104 	bic.w	r1, r1, #4
 8006510:	6021      	str	r1, [r4, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d13d      	bne.n	8006592 <_printf_i+0x16a>
 8006516:	2d00      	cmp	r5, #0
 8006518:	f040 808e 	bne.w	8006638 <_printf_i+0x210>
 800651c:	4665      	mov	r5, ip
 800651e:	2a08      	cmp	r2, #8
 8006520:	d10b      	bne.n	800653a <_printf_i+0x112>
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	07db      	lsls	r3, r3, #31
 8006526:	d508      	bpl.n	800653a <_printf_i+0x112>
 8006528:	6923      	ldr	r3, [r4, #16]
 800652a:	6862      	ldr	r2, [r4, #4]
 800652c:	429a      	cmp	r2, r3
 800652e:	bfde      	ittt	le
 8006530:	2330      	movle	r3, #48	; 0x30
 8006532:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006536:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800653a:	ebac 0305 	sub.w	r3, ip, r5
 800653e:	6123      	str	r3, [r4, #16]
 8006540:	f8cd 8000 	str.w	r8, [sp]
 8006544:	463b      	mov	r3, r7
 8006546:	aa03      	add	r2, sp, #12
 8006548:	4621      	mov	r1, r4
 800654a:	4630      	mov	r0, r6
 800654c:	f7ff fef6 	bl	800633c <_printf_common>
 8006550:	3001      	adds	r0, #1
 8006552:	d14d      	bne.n	80065f0 <_printf_i+0x1c8>
 8006554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006558:	b005      	add	sp, #20
 800655a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800655e:	4839      	ldr	r0, [pc, #228]	; (8006644 <_printf_i+0x21c>)
 8006560:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006564:	6813      	ldr	r3, [r2, #0]
 8006566:	6821      	ldr	r1, [r4, #0]
 8006568:	1d1d      	adds	r5, r3, #4
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6015      	str	r5, [r2, #0]
 800656e:	060a      	lsls	r2, r1, #24
 8006570:	d50b      	bpl.n	800658a <_printf_i+0x162>
 8006572:	07ca      	lsls	r2, r1, #31
 8006574:	bf44      	itt	mi
 8006576:	f041 0120 	orrmi.w	r1, r1, #32
 800657a:	6021      	strmi	r1, [r4, #0]
 800657c:	b91b      	cbnz	r3, 8006586 <_printf_i+0x15e>
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	f022 0220 	bic.w	r2, r2, #32
 8006584:	6022      	str	r2, [r4, #0]
 8006586:	2210      	movs	r2, #16
 8006588:	e7b7      	b.n	80064fa <_printf_i+0xd2>
 800658a:	064d      	lsls	r5, r1, #25
 800658c:	bf48      	it	mi
 800658e:	b29b      	uxthmi	r3, r3
 8006590:	e7ef      	b.n	8006572 <_printf_i+0x14a>
 8006592:	4665      	mov	r5, ip
 8006594:	fbb3 f1f2 	udiv	r1, r3, r2
 8006598:	fb02 3311 	mls	r3, r2, r1, r3
 800659c:	5cc3      	ldrb	r3, [r0, r3]
 800659e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80065a2:	460b      	mov	r3, r1
 80065a4:	2900      	cmp	r1, #0
 80065a6:	d1f5      	bne.n	8006594 <_printf_i+0x16c>
 80065a8:	e7b9      	b.n	800651e <_printf_i+0xf6>
 80065aa:	6813      	ldr	r3, [r2, #0]
 80065ac:	6825      	ldr	r5, [r4, #0]
 80065ae:	1d18      	adds	r0, r3, #4
 80065b0:	6961      	ldr	r1, [r4, #20]
 80065b2:	6010      	str	r0, [r2, #0]
 80065b4:	0628      	lsls	r0, r5, #24
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	d501      	bpl.n	80065be <_printf_i+0x196>
 80065ba:	6019      	str	r1, [r3, #0]
 80065bc:	e002      	b.n	80065c4 <_printf_i+0x19c>
 80065be:	066a      	lsls	r2, r5, #25
 80065c0:	d5fb      	bpl.n	80065ba <_printf_i+0x192>
 80065c2:	8019      	strh	r1, [r3, #0]
 80065c4:	2300      	movs	r3, #0
 80065c6:	4665      	mov	r5, ip
 80065c8:	6123      	str	r3, [r4, #16]
 80065ca:	e7b9      	b.n	8006540 <_printf_i+0x118>
 80065cc:	6813      	ldr	r3, [r2, #0]
 80065ce:	1d19      	adds	r1, r3, #4
 80065d0:	6011      	str	r1, [r2, #0]
 80065d2:	681d      	ldr	r5, [r3, #0]
 80065d4:	6862      	ldr	r2, [r4, #4]
 80065d6:	2100      	movs	r1, #0
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 f837 	bl	800664c <memchr>
 80065de:	b108      	cbz	r0, 80065e4 <_printf_i+0x1bc>
 80065e0:	1b40      	subs	r0, r0, r5
 80065e2:	6060      	str	r0, [r4, #4]
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	6123      	str	r3, [r4, #16]
 80065e8:	2300      	movs	r3, #0
 80065ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ee:	e7a7      	b.n	8006540 <_printf_i+0x118>
 80065f0:	6923      	ldr	r3, [r4, #16]
 80065f2:	462a      	mov	r2, r5
 80065f4:	4639      	mov	r1, r7
 80065f6:	4630      	mov	r0, r6
 80065f8:	47c0      	blx	r8
 80065fa:	3001      	adds	r0, #1
 80065fc:	d0aa      	beq.n	8006554 <_printf_i+0x12c>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	079b      	lsls	r3, r3, #30
 8006602:	d413      	bmi.n	800662c <_printf_i+0x204>
 8006604:	68e0      	ldr	r0, [r4, #12]
 8006606:	9b03      	ldr	r3, [sp, #12]
 8006608:	4298      	cmp	r0, r3
 800660a:	bfb8      	it	lt
 800660c:	4618      	movlt	r0, r3
 800660e:	e7a3      	b.n	8006558 <_printf_i+0x130>
 8006610:	2301      	movs	r3, #1
 8006612:	464a      	mov	r2, r9
 8006614:	4639      	mov	r1, r7
 8006616:	4630      	mov	r0, r6
 8006618:	47c0      	blx	r8
 800661a:	3001      	adds	r0, #1
 800661c:	d09a      	beq.n	8006554 <_printf_i+0x12c>
 800661e:	3501      	adds	r5, #1
 8006620:	68e3      	ldr	r3, [r4, #12]
 8006622:	9a03      	ldr	r2, [sp, #12]
 8006624:	1a9b      	subs	r3, r3, r2
 8006626:	42ab      	cmp	r3, r5
 8006628:	dcf2      	bgt.n	8006610 <_printf_i+0x1e8>
 800662a:	e7eb      	b.n	8006604 <_printf_i+0x1dc>
 800662c:	2500      	movs	r5, #0
 800662e:	f104 0919 	add.w	r9, r4, #25
 8006632:	e7f5      	b.n	8006620 <_printf_i+0x1f8>
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1ac      	bne.n	8006592 <_printf_i+0x16a>
 8006638:	7803      	ldrb	r3, [r0, #0]
 800663a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800663e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006642:	e76c      	b.n	800651e <_printf_i+0xf6>
 8006644:	08006a39 	.word	0x08006a39
 8006648:	08006a4a 	.word	0x08006a4a

0800664c <memchr>:
 800664c:	b510      	push	{r4, lr}
 800664e:	b2c9      	uxtb	r1, r1
 8006650:	4402      	add	r2, r0
 8006652:	4290      	cmp	r0, r2
 8006654:	4603      	mov	r3, r0
 8006656:	d101      	bne.n	800665c <memchr+0x10>
 8006658:	2300      	movs	r3, #0
 800665a:	e003      	b.n	8006664 <memchr+0x18>
 800665c:	781c      	ldrb	r4, [r3, #0]
 800665e:	3001      	adds	r0, #1
 8006660:	428c      	cmp	r4, r1
 8006662:	d1f6      	bne.n	8006652 <memchr+0x6>
 8006664:	4618      	mov	r0, r3
 8006666:	bd10      	pop	{r4, pc}

08006668 <memmove>:
 8006668:	4288      	cmp	r0, r1
 800666a:	b510      	push	{r4, lr}
 800666c:	eb01 0302 	add.w	r3, r1, r2
 8006670:	d807      	bhi.n	8006682 <memmove+0x1a>
 8006672:	1e42      	subs	r2, r0, #1
 8006674:	4299      	cmp	r1, r3
 8006676:	d00a      	beq.n	800668e <memmove+0x26>
 8006678:	f811 4b01 	ldrb.w	r4, [r1], #1
 800667c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006680:	e7f8      	b.n	8006674 <memmove+0xc>
 8006682:	4283      	cmp	r3, r0
 8006684:	d9f5      	bls.n	8006672 <memmove+0xa>
 8006686:	1881      	adds	r1, r0, r2
 8006688:	1ad2      	subs	r2, r2, r3
 800668a:	42d3      	cmn	r3, r2
 800668c:	d100      	bne.n	8006690 <memmove+0x28>
 800668e:	bd10      	pop	{r4, pc}
 8006690:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006694:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006698:	e7f7      	b.n	800668a <memmove+0x22>
	...

0800669c <_free_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4605      	mov	r5, r0
 80066a0:	2900      	cmp	r1, #0
 80066a2:	d043      	beq.n	800672c <_free_r+0x90>
 80066a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066a8:	1f0c      	subs	r4, r1, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	bfb8      	it	lt
 80066ae:	18e4      	addlt	r4, r4, r3
 80066b0:	f000 f8d0 	bl	8006854 <__malloc_lock>
 80066b4:	4a1e      	ldr	r2, [pc, #120]	; (8006730 <_free_r+0x94>)
 80066b6:	6813      	ldr	r3, [r2, #0]
 80066b8:	4610      	mov	r0, r2
 80066ba:	b933      	cbnz	r3, 80066ca <_free_r+0x2e>
 80066bc:	6063      	str	r3, [r4, #4]
 80066be:	6014      	str	r4, [r2, #0]
 80066c0:	4628      	mov	r0, r5
 80066c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066c6:	f000 b8c6 	b.w	8006856 <__malloc_unlock>
 80066ca:	42a3      	cmp	r3, r4
 80066cc:	d90b      	bls.n	80066e6 <_free_r+0x4a>
 80066ce:	6821      	ldr	r1, [r4, #0]
 80066d0:	1862      	adds	r2, r4, r1
 80066d2:	4293      	cmp	r3, r2
 80066d4:	bf01      	itttt	eq
 80066d6:	681a      	ldreq	r2, [r3, #0]
 80066d8:	685b      	ldreq	r3, [r3, #4]
 80066da:	1852      	addeq	r2, r2, r1
 80066dc:	6022      	streq	r2, [r4, #0]
 80066de:	6063      	str	r3, [r4, #4]
 80066e0:	6004      	str	r4, [r0, #0]
 80066e2:	e7ed      	b.n	80066c0 <_free_r+0x24>
 80066e4:	4613      	mov	r3, r2
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	b10a      	cbz	r2, 80066ee <_free_r+0x52>
 80066ea:	42a2      	cmp	r2, r4
 80066ec:	d9fa      	bls.n	80066e4 <_free_r+0x48>
 80066ee:	6819      	ldr	r1, [r3, #0]
 80066f0:	1858      	adds	r0, r3, r1
 80066f2:	42a0      	cmp	r0, r4
 80066f4:	d10b      	bne.n	800670e <_free_r+0x72>
 80066f6:	6820      	ldr	r0, [r4, #0]
 80066f8:	4401      	add	r1, r0
 80066fa:	1858      	adds	r0, r3, r1
 80066fc:	4282      	cmp	r2, r0
 80066fe:	6019      	str	r1, [r3, #0]
 8006700:	d1de      	bne.n	80066c0 <_free_r+0x24>
 8006702:	6810      	ldr	r0, [r2, #0]
 8006704:	6852      	ldr	r2, [r2, #4]
 8006706:	4401      	add	r1, r0
 8006708:	6019      	str	r1, [r3, #0]
 800670a:	605a      	str	r2, [r3, #4]
 800670c:	e7d8      	b.n	80066c0 <_free_r+0x24>
 800670e:	d902      	bls.n	8006716 <_free_r+0x7a>
 8006710:	230c      	movs	r3, #12
 8006712:	602b      	str	r3, [r5, #0]
 8006714:	e7d4      	b.n	80066c0 <_free_r+0x24>
 8006716:	6820      	ldr	r0, [r4, #0]
 8006718:	1821      	adds	r1, r4, r0
 800671a:	428a      	cmp	r2, r1
 800671c:	bf01      	itttt	eq
 800671e:	6811      	ldreq	r1, [r2, #0]
 8006720:	6852      	ldreq	r2, [r2, #4]
 8006722:	1809      	addeq	r1, r1, r0
 8006724:	6021      	streq	r1, [r4, #0]
 8006726:	6062      	str	r2, [r4, #4]
 8006728:	605c      	str	r4, [r3, #4]
 800672a:	e7c9      	b.n	80066c0 <_free_r+0x24>
 800672c:	bd38      	pop	{r3, r4, r5, pc}
 800672e:	bf00      	nop
 8006730:	2000199c 	.word	0x2000199c

08006734 <_malloc_r>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	1ccd      	adds	r5, r1, #3
 8006738:	f025 0503 	bic.w	r5, r5, #3
 800673c:	3508      	adds	r5, #8
 800673e:	2d0c      	cmp	r5, #12
 8006740:	bf38      	it	cc
 8006742:	250c      	movcc	r5, #12
 8006744:	2d00      	cmp	r5, #0
 8006746:	4606      	mov	r6, r0
 8006748:	db01      	blt.n	800674e <_malloc_r+0x1a>
 800674a:	42a9      	cmp	r1, r5
 800674c:	d903      	bls.n	8006756 <_malloc_r+0x22>
 800674e:	230c      	movs	r3, #12
 8006750:	6033      	str	r3, [r6, #0]
 8006752:	2000      	movs	r0, #0
 8006754:	bd70      	pop	{r4, r5, r6, pc}
 8006756:	f000 f87d 	bl	8006854 <__malloc_lock>
 800675a:	4a21      	ldr	r2, [pc, #132]	; (80067e0 <_malloc_r+0xac>)
 800675c:	6814      	ldr	r4, [r2, #0]
 800675e:	4621      	mov	r1, r4
 8006760:	b991      	cbnz	r1, 8006788 <_malloc_r+0x54>
 8006762:	4c20      	ldr	r4, [pc, #128]	; (80067e4 <_malloc_r+0xb0>)
 8006764:	6823      	ldr	r3, [r4, #0]
 8006766:	b91b      	cbnz	r3, 8006770 <_malloc_r+0x3c>
 8006768:	4630      	mov	r0, r6
 800676a:	f000 f863 	bl	8006834 <_sbrk_r>
 800676e:	6020      	str	r0, [r4, #0]
 8006770:	4629      	mov	r1, r5
 8006772:	4630      	mov	r0, r6
 8006774:	f000 f85e 	bl	8006834 <_sbrk_r>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d124      	bne.n	80067c6 <_malloc_r+0x92>
 800677c:	230c      	movs	r3, #12
 800677e:	4630      	mov	r0, r6
 8006780:	6033      	str	r3, [r6, #0]
 8006782:	f000 f868 	bl	8006856 <__malloc_unlock>
 8006786:	e7e4      	b.n	8006752 <_malloc_r+0x1e>
 8006788:	680b      	ldr	r3, [r1, #0]
 800678a:	1b5b      	subs	r3, r3, r5
 800678c:	d418      	bmi.n	80067c0 <_malloc_r+0x8c>
 800678e:	2b0b      	cmp	r3, #11
 8006790:	d90f      	bls.n	80067b2 <_malloc_r+0x7e>
 8006792:	600b      	str	r3, [r1, #0]
 8006794:	18cc      	adds	r4, r1, r3
 8006796:	50cd      	str	r5, [r1, r3]
 8006798:	4630      	mov	r0, r6
 800679a:	f000 f85c 	bl	8006856 <__malloc_unlock>
 800679e:	f104 000b 	add.w	r0, r4, #11
 80067a2:	1d23      	adds	r3, r4, #4
 80067a4:	f020 0007 	bic.w	r0, r0, #7
 80067a8:	1ac3      	subs	r3, r0, r3
 80067aa:	d0d3      	beq.n	8006754 <_malloc_r+0x20>
 80067ac:	425a      	negs	r2, r3
 80067ae:	50e2      	str	r2, [r4, r3]
 80067b0:	e7d0      	b.n	8006754 <_malloc_r+0x20>
 80067b2:	684b      	ldr	r3, [r1, #4]
 80067b4:	428c      	cmp	r4, r1
 80067b6:	bf16      	itet	ne
 80067b8:	6063      	strne	r3, [r4, #4]
 80067ba:	6013      	streq	r3, [r2, #0]
 80067bc:	460c      	movne	r4, r1
 80067be:	e7eb      	b.n	8006798 <_malloc_r+0x64>
 80067c0:	460c      	mov	r4, r1
 80067c2:	6849      	ldr	r1, [r1, #4]
 80067c4:	e7cc      	b.n	8006760 <_malloc_r+0x2c>
 80067c6:	1cc4      	adds	r4, r0, #3
 80067c8:	f024 0403 	bic.w	r4, r4, #3
 80067cc:	42a0      	cmp	r0, r4
 80067ce:	d005      	beq.n	80067dc <_malloc_r+0xa8>
 80067d0:	1a21      	subs	r1, r4, r0
 80067d2:	4630      	mov	r0, r6
 80067d4:	f000 f82e 	bl	8006834 <_sbrk_r>
 80067d8:	3001      	adds	r0, #1
 80067da:	d0cf      	beq.n	800677c <_malloc_r+0x48>
 80067dc:	6025      	str	r5, [r4, #0]
 80067de:	e7db      	b.n	8006798 <_malloc_r+0x64>
 80067e0:	2000199c 	.word	0x2000199c
 80067e4:	200019a0 	.word	0x200019a0

080067e8 <_realloc_r>:
 80067e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ea:	4607      	mov	r7, r0
 80067ec:	4614      	mov	r4, r2
 80067ee:	460e      	mov	r6, r1
 80067f0:	b921      	cbnz	r1, 80067fc <_realloc_r+0x14>
 80067f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80067f6:	4611      	mov	r1, r2
 80067f8:	f7ff bf9c 	b.w	8006734 <_malloc_r>
 80067fc:	b922      	cbnz	r2, 8006808 <_realloc_r+0x20>
 80067fe:	f7ff ff4d 	bl	800669c <_free_r>
 8006802:	4625      	mov	r5, r4
 8006804:	4628      	mov	r0, r5
 8006806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006808:	f000 f826 	bl	8006858 <_malloc_usable_size_r>
 800680c:	42a0      	cmp	r0, r4
 800680e:	d20f      	bcs.n	8006830 <_realloc_r+0x48>
 8006810:	4621      	mov	r1, r4
 8006812:	4638      	mov	r0, r7
 8006814:	f7ff ff8e 	bl	8006734 <_malloc_r>
 8006818:	4605      	mov	r5, r0
 800681a:	2800      	cmp	r0, #0
 800681c:	d0f2      	beq.n	8006804 <_realloc_r+0x1c>
 800681e:	4631      	mov	r1, r6
 8006820:	4622      	mov	r2, r4
 8006822:	f7ff fbfd 	bl	8006020 <memcpy>
 8006826:	4631      	mov	r1, r6
 8006828:	4638      	mov	r0, r7
 800682a:	f7ff ff37 	bl	800669c <_free_r>
 800682e:	e7e9      	b.n	8006804 <_realloc_r+0x1c>
 8006830:	4635      	mov	r5, r6
 8006832:	e7e7      	b.n	8006804 <_realloc_r+0x1c>

08006834 <_sbrk_r>:
 8006834:	b538      	push	{r3, r4, r5, lr}
 8006836:	2300      	movs	r3, #0
 8006838:	4c05      	ldr	r4, [pc, #20]	; (8006850 <_sbrk_r+0x1c>)
 800683a:	4605      	mov	r5, r0
 800683c:	4608      	mov	r0, r1
 800683e:	6023      	str	r3, [r4, #0]
 8006840:	f7fa f89e 	bl	8000980 <_sbrk>
 8006844:	1c43      	adds	r3, r0, #1
 8006846:	d102      	bne.n	800684e <_sbrk_r+0x1a>
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	b103      	cbz	r3, 800684e <_sbrk_r+0x1a>
 800684c:	602b      	str	r3, [r5, #0]
 800684e:	bd38      	pop	{r3, r4, r5, pc}
 8006850:	20001af4 	.word	0x20001af4

08006854 <__malloc_lock>:
 8006854:	4770      	bx	lr

08006856 <__malloc_unlock>:
 8006856:	4770      	bx	lr

08006858 <_malloc_usable_size_r>:
 8006858:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800685c:	1f18      	subs	r0, r3, #4
 800685e:	2b00      	cmp	r3, #0
 8006860:	bfbc      	itt	lt
 8006862:	580b      	ldrlt	r3, [r1, r0]
 8006864:	18c0      	addlt	r0, r0, r3
 8006866:	4770      	bx	lr

08006868 <_init>:
 8006868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800686a:	bf00      	nop
 800686c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800686e:	bc08      	pop	{r3}
 8006870:	469e      	mov	lr, r3
 8006872:	4770      	bx	lr

08006874 <_fini>:
 8006874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006876:	bf00      	nop
 8006878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800687a:	bc08      	pop	{r3}
 800687c:	469e      	mov	lr, r3
 800687e:	4770      	bx	lr
