# Reading D:/SOFTWARES/components/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SOFTWARES/components/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/centerLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:28 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 20:25:28 on Jul 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/meta.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:29 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/meta.sv 
# -- Compiling module meta
# -- Compiling module meta_testbench
# 
# Top level modules:
# 	meta_testbench
# End time: 20:25:29 on Jul 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/normalLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:29 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 20:25:30 on Jul 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/decideWin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:30 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/decideWin.sv 
# -- Compiling module decideWin
# -- Compiling module decide_testbench
# 
# Top level modules:
# 	decide_testbench
# End time: 20:25:30 on Jul 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:30 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/userInput.sv 
# -- Compiling module userInput
# -- Compiling module User_testbench
# 
# Top level modules:
# 	User_testbench
# End time: 20:25:30 on Jul 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:30 on Jul 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/10737/Desktop/lab4" C:/Users/10737/Desktop/lab4/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# ** Error (suppressible): (vlog-7061) C:/Users/10737/Desktop/lab4/DE1_SoC.sv(71): Variable 'divided_clocks' driven in an always_ff block, may not be driven by any other process. See C:/Users/10737/Desktop/lab4/DE1_SoC.sv(67).
# -- Compiling module DE1_SoC_testbench
# End time: 20:25:30 on Jul 18,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/SOFTWARES/components/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 13
# D:/SOFTWARES/components/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/10737/Desktop/lab4 {C:/Users/10737/Desktop/lab4/DE1_SoC.sv}"
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 20:25:33 on Jul 18,2018
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.meta
# Loading work.userInput
# Loading work.normalLight
# Loading work.centerLight
# Loading work.decideWin
# ** Warning: (vsim-3015) C:/Users/10737/Desktop/lab4/DE1_SoC.sv(31): [PCDPC] - Port size (1) does not match connection size (32) for port 'NL'. The port definition is at: C:/Users/10737/Desktop/lab4/normalLight.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/nm9 File: C:/Users/10737/Desktop/lab4/normalLight.sv
# ** Warning: (vsim-3015) C:/Users/10737/Desktop/lab4/DE1_SoC.sv(47): [PCDPC] - Port size (1) does not match connection size (32) for port 'NR'. The port definition is at: C:/Users/10737/Desktop/lab4/normalLight.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/nm1 File: C:/Users/10737/Desktop/lab4/normalLight.sv
add wave -position end  sim:/DE1_SoC_testbench/KEY[3]
add wave -position end  sim:/DE1_SoC_testbench/KEY[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/HEX0
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/DE1_SoC.sv(153)
#    Time: 5550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/10737/Desktop/lab4/DE1_SoC.sv line 153
vsim work.meta_testbench
# End time: 21:11:21 on Jul 18,2018, Elapsed time: 0:45:48
# Errors: 0, Warnings: 2
# vsim work.meta_testbench 
# Start time: 21:11:22 on Jul 18,2018
# Loading sv_std.std
# Loading work.meta_testbench
# Loading work.meta
add wave -position end  sim:/meta_testbench/w1
add wave -position end  sim:/meta_testbench/out1
add wave -position end  sim:/meta_testbench/out2
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/meta.sv(43)
#    Time: 1350 ps  Iteration: 1  Instance: /meta_testbench
# Break in Module meta_testbench at C:/Users/10737/Desktop/lab4/meta.sv line 43
vsim work.User_testbench
# End time: 21:24:00 on Jul 18,2018, Elapsed time: 0:12:38
# Errors: 0, Warnings: 0
# vsim work.User_testbench 
# Start time: 21:24:01 on Jul 18,2018
# Loading sv_std.std
# Loading work.User_testbench
# Loading work.userInput
add wave -position end  sim:/User_testbench/w1
add wave -position 0  sim:/User_testbench/reset
add wave -position end  sim:/User_testbench/out
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/userInput.sv(81)
#    Time: 1650 ps  Iteration: 1  Instance: /User_testbench
# Break in Module User_testbench at C:/Users/10737/Desktop/lab4/userInput.sv line 81
vsim work.centerLight_testbench
# End time: 21:28:03 on Jul 18,2018, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
# vsim work.centerLight_testbench 
# Start time: 21:28:03 on Jul 18,2018
# Loading sv_std.std
# Loading work.centerLight_testbench
# Loading work.centerLight
add wave -position end  sim:/centerLight_testbench/reset
add wave -position end  sim:/centerLight_testbench/w1
add wave -position end  sim:/centerLight_testbench/w0
add wave -position end  sim:/centerLight_testbench/nw1
add wave -position end  sim:/centerLight_testbench/nw0
add wave -position end  sim:/centerLight_testbench/out
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/centerLight.sv(69)
#    Time: 1850 ps  Iteration: 1  Instance: /centerLight_testbench
# Break in Module centerLight_testbench at C:/Users/10737/Desktop/lab4/centerLight.sv line 69
vsim work.normalLight_testbench
# End time: 21:48:15 on Jul 18,2018, Elapsed time: 0:20:12
# Errors: 0, Warnings: 0
# vsim work.normalLight_testbench 
# Start time: 21:48:15 on Jul 18,2018
# Loading sv_std.std
# Loading work.normalLight_testbench
# Loading work.normalLight
add wave -position end  sim:/normalLight_testbench/reset
add wave -position end  sim:/normalLight_testbench/w1
add wave -position end  sim:/normalLight_testbench/w0
add wave -position end  sim:/normalLight_testbench/nw1
add wave -position end  sim:/normalLight_testbench/nw0
add wave -position end  sim:/normalLight_testbench/out
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/normalLight.sv(69)
#    Time: 1850 ps  Iteration: 1  Instance: /normalLight_testbench
# Break in Module normalLight_testbench at C:/Users/10737/Desktop/lab4/normalLight.sv line 69
vsim work.decide_testbench
# End time: 21:52:41 on Jul 18,2018, Elapsed time: 0:04:26
# Errors: 0, Warnings: 0
# vsim work.decide_testbench 
# Start time: 21:52:41 on Jul 18,2018
# Loading sv_std.std
# Loading work.decide_testbench
# Loading work.decideWin
# ** Warning: (vsim-3015) C:/Users/10737/Desktop/lab4/decideWin.sv(51): [PCDPC] - Port size (7) does not match connection size (1) for port 'display'. The port definition is at: C:/Users/10737/Desktop/lab4/decideWin.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /decide_testbench/h File: C:/Users/10737/Desktop/lab4/decideWin.sv
add wave -position end  sim:/decide_testbench/reset
add wave -position end  sim:/decide_testbench/L
add wave -position end  sim:/decide_testbench/R
add wave -position end  sim:/decide_testbench/NL
add wave -position end  sim:/decide_testbench/NR
add wave -position end  sim:/decide_testbench/out
run -all
# ** Note: $stop    : C:/Users/10737/Desktop/lab4/decideWin.sv(77)
#    Time: 1450 ps  Iteration: 1  Instance: /decide_testbench
# Break in Module decide_testbench at C:/Users/10737/Desktop/lab4/decideWin.sv line 77
# End time: 22:04:32 on Jul 18,2018, Elapsed time: 0:11:51
# Errors: 0, Warnings: 1
