// Seed: 2418796746
module module_0 (
    input tri  id_0,
    input wire id_1,
    input wor  id_2
);
  parameter id_4 = -1'b0;
  reg id_5;
  for (id_6 = id_5; id_6; id_5 = -1) begin : LABEL_0
    logic id_7;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd81,
    parameter id_17 = 32'd75
) (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri1 _id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16,
    input tri1 _id_17,
    input supply0 id_18,
    input wire id_19
);
  wire id_21;
  wire [-1 : id_17  -  id_13] id_22;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_11
  );
  assign modCall_1.id_0 = 0;
  assign id_9 = id_19;
endmodule
