/*******************************************************************************
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * Symbol table file for the BCMI_TSCD_XGXS.
 * This symbol table is used by the Broadcom debug shell.
 *
 ******************************************************************************/


#include <phymod/chip/bcmi_tscd_xgxs_defs.h>
#include <phymod/phymod_symbols.h>

/* No symbols will be compiled unless this is defined. */
#if PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
/*******************************************************************************
 *
 * If PHYMOD_CONFIG_INCLUDE_FIELD_INFO is 1, then symbol information
 * necessary to encode and decode the individual fields of a register or memory
 * will be available.
 *
 * Without it, only the register and memory names will be symbolically available
 * and their values will be displayed as raw data only. 
 *
 * Field information can be compiled out in the interest of saving code space.
 *
 ******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS

static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r_fields[] =
{
    /* AN_PRIORITY_100G_CR4:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 1, 0),
    /* AN_PRIORITY_100G_HG2_CR4:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 3, 2),
    /* AN_PRIORITY_100G_KR4:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 5, 4),
    /* AN_PRIORITY_100G_HG2_KR4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 7, 6),
    /* AN_PRIORITY_40G_CR4:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 9, 8),
    /* AN_PRIORITY_40G_HG2_CR4:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 11, 10),
    /* AN_PRIORITY_40G_KR4:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(109, 13, 12),
    /* AN_PRIORITY_40G_HG2_KR4:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(107, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r_fields[] =
{
    /* AN_PRIORITY_50G_CR4:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(111, 1, 0),
    /* AN_PRIORITY_50G_HG2_CR4:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(113, 3, 2),
    /* AN_PRIORITY_50G_KR4:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(117, 5, 4),
    /* AN_PRIORITY_50G_HG2_KR4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(115, 7, 6),
    /* AN_PRIORITY_50G_CR2:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(110, 9, 8),
    /* AN_PRIORITY_50G_HG2_CR2:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(112, 11, 10),
    /* AN_PRIORITY_50G_KR2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(116, 13, 12),
    /* AN_PRIORITY_50G_HG2_KR2:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(114, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r_fields[] =
{
    /* AN_PRIORITY_40G_CR2:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 1, 0),
    /* AN_PRIORITY_40G_HG2_CR2:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 3, 2),
    /* AN_PRIORITY_40G_KR2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(108, 5, 4),
    /* AN_PRIORITY_40G_HG2_KR2:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(106, 7, 6),
    /* AN_PRIORITY_25G_CR1:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 9, 8),
    /* AN_PRIORITY_25G_HG2_CR1:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 11, 10),
    /* AN_PRIORITY_25G_KR1:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 13, 12),
    /* AN_PRIORITY_25G_HG2_KR1:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(97, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r_fields[] =
{
    /* AN_PRIORITY_20G_CR1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 1, 0),
    /* AN_PRIORITY_20G_HG2_CR1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 3, 2),
    /* AN_PRIORITY_20G_KR1:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(91, 5, 4),
    /* AN_PRIORITY_20G_HG2_KR1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 7, 6),
    /* AN_PRIORITY_20G_CR2:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 9, 8),
    /* AN_PRIORITY_20G_HG2_CR2:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 11, 10),
    /* AN_PRIORITY_20G_KR2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(92, 13, 12),
    /* AN_PRIORITY_20G_HG2_KR2:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(90, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r_fields[] =
{
    /* AN_PRIORITY_10G_KR1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 1, 0),
    /* AN_PRIORITY_10G_HG2_KR1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 3, 2),
    /* AN_PRIORITY_1G_KX1:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 5, 4),
    /* AN_PRIORITY_2P5G_KX1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 7, 6),
    /* AN_PRIORITY_5G_KR1:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(118, 9, 8)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr_fields[] =
{
    /* CL73_BREAK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(489, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr_fields[] =
{
    /* PD_DME_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2677, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_ERRr_fields[] =
{
    /* CL73_ERROR_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(491, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr_fields[] =
{
    /* CL73_PAGE_TEST_MIN_TIMER:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(497, 6, 0),
    /* CL73_PAGE_TEST_MAX_TIMER:7:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(496, 13, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_GLB_INTr_fields[] =
{
    /* INT_PORT0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2536, 0, 0),
    /* INT_PORT1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2538, 1, 1),
    /* INT_PORT2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2540, 2, 2),
    /* INT_PORT3:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2542, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_GLB_MASKr_fields[] =
{
    /* INT_PORT0_MASK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2537, 0, 0),
    /* INT_PORT1_MASK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2539, 1, 1),
    /* INT_PORT2_MASK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2541, 2, 2),
    /* INT_PORT3_MASK:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2543, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r_fields[] =
{
    /* AN_PRIORITY_25G_CR1_IEEE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(94, 1, 0),
    /* AN_PRIORITY_25G_CRS1_IEEE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 3, 2),
    /* AN_PRIORITY_25G_KR1_IEEE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 5, 4),
    /* AN_PRIORITY_25G_KRS1_IEEE:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(100, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr_fields[] =
{
    /* IGNORE_LINK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2534, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2581, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2582, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_OUI_LWRr_fields[] =
{
    /* OUI_LOWER_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2669, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_OUI_UPRr_fields[] =
{
    /* OUI_UPPER_DATA:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2670, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr_fields[] =
{
    /* PD_SD_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2680, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_CL72:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 0, 0),
    /* AN_HCD_FEC:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(70, 1, 1),
    /* AN_HCD_SPEED:2:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 9, 2),
    /* AN_HCD_PAUSE:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 11, 10),
    /* AN_HCD_DUPLEX:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 12, 12),
    /* HCD_CL91_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2512, 13, 13),
    /* HCD_DBG_CL74_UP_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2514, 14, 14),
    /* HCD_DBG_CL74_BASE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2513, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr_fields[] =
{
    /* PD_SPEED_STATUS_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2681, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2678, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(60, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2676, 7, 7),
    /* SPEED_FORCE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4506, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(119, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(55, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_CL73_CFGr_fields[] =
{
    /* CL73_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(485, 0, 0),
    /* AD_TO_CL73_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2, 2, 2),
    /* BAM_TO_HPAM_AD_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(135, 3, 3),
    /* CL73_NONCE_MATCH_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(495, 5, 5),
    /* CL73_NONCE_MATCH_OVER:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(494, 6, 6),
    /* CL73_ENABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(490, 8, 8),
    /* CL73_HPAM_ENABLE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(493, 9, 9),
    /* CL73_BAM_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(487, 10, 10),
    /* NUM_ADVERTISED_LANES:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2645, 12, 11),
    /* DISABLE_REMOTE_FAULT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2099, 13, 13)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr_fields[] =
{
    /* PD_2P5G_KX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2674, 0, 0),
    /* PD_KX_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2679, 1, 1),
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2580, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2579, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(61, 9, 6),
    /* AN_OUI_OVERRIDE_HPAM_DET:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 12, 12),
    /* AN_OUI_OVERRIDE_HPAM_ADV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 13, 13),
    /* AN_OUI_OVERRIDE_BAM73_DET:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 14, 14),
    /* AN_OUI_OVERRIDE_BAM73_ADV:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(74, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_INTr_fields[] =
{
    /* LP_PAGE_RDY_INT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2620, 0, 0),
    /* LD_PAGE_REQ_INT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2577, 1, 1),
    /* AN_COMPLETED_SW_INT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(58, 2, 2),
    /* AN_GOOD_CHK_INT:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(66, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_INT_ENr_fields[] =
{
    /* LP_PAGE_RDY_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2619, 0, 0),
    /* LD_PAGE_REQ_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2576, 1, 1),
    /* AN_COMPLETED_SW_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 2, 2),
    /* AN_GOOD_CHK_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(65, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr_fields[] =
{
    /* CL73_BAM_CODE:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(486, 8, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r_fields[] =
{
    /* CL73_BASE_SELECTOR:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(488, 4, 0),
    /* TX_NONCE:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4720, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r_fields[] =
{
    /* BASE_10G_KR1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(138, 0, 0),
    /* BASE_40G_KR4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(151, 1, 1),
    /* BASE_40G_CR4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(150, 2, 2),
    /* BASE_100G_KR4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(137, 3, 3),
    /* BASE_100G_CR4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(136, 4, 4),
    /* BASE_1G_KX1:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(139, 5, 5),
    /* CL73_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(498, 7, 6),
    /* FEC_REQ:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2473, 9, 8),
    /* NEXT_PAGE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2643, 10, 10),
    /* CL73_REMOTE_FAULT:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(499, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r_fields[] =
{
    /* BASE_50G_CR2_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(152, 0, 0),
    /* BASE_50G_CR2_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(153, 5, 1),
    /* BASE_50G_KR2_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(154, 6, 6),
    /* BASE_50G_KR2_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(155, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r_fields[] =
{
    /* BASE_25G_CR1_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(140, 0, 0),
    /* BASE_25G_CR1_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(141, 5, 1),
    /* BASE_25G_KR1_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(144, 6, 6),
    /* BASE_25G_KR1_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(145, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r_fields[] =
{
    /* BASE_25G_CRS1_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(142, 0, 0),
    /* BASE_25G_CRS1_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(143, 5, 1),
    /* BASE_25G_KRS1_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(146, 6, 6),
    /* BASE_25G_KRS1_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(147, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r_fields[] =
{
    /* BASE_2P5G_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(148, 0, 0),
    /* BASE_2P5G_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(149, 5, 1),
    /* BASE_5P0G_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(156, 6, 6),
    /* BASE_5P0G_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(157, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_CTLr_fields[] =
{
    /* AN_HCD_RES_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 0, 0),
    /* AN_TYPE_SW:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(120, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr_fields[] =
{
    /* RS_FEC_REQ_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3357, 0, 0),
    /* RS_FEC_REQ_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3358, 5, 1),
    /* BASE_R_FEC_REQ_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(158, 6, 6),
    /* BASE_R_FEC_REQ_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(159, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2572, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2573, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2574, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r_fields[] =
{
    /* BAM_20G_KR2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(125, 0, 0),
    /* BAM_20G_CR2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(123, 1, 1),
    /* BAM_40G_KR2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(129, 2, 2),
    /* BAM_40G_CR2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(128, 3, 3),
    /* BAM_50G_KR2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(132, 6, 6),
    /* BAM_50G_CR2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(130, 7, 7),
    /* BAM_50G_KR4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(133, 8, 8),
    /* BAM_50G_CR4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(131, 9, 9),
    /* BAM_HG2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(134, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r_fields[] =
{
    /* BAM_20G_KR1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(124, 1, 1),
    /* BAM_20G_CR1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(122, 2, 2),
    /* BAM_25G_KR1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(127, 3, 3),
    /* BAM_25G_CR1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(126, 4, 4),
    /* CL91_REQ:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(589, 13, 12),
    /* CL74_REQ:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(506, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE1r_fields[] =
{
    /* LP_BASE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2607, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE2r_fields[] =
{
    /* LP_BASE2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2608, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE3r_fields[] =
{
    /* LP_BASE3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2609, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r_fields[] =
{
    /* LP_OUI_UP1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2610, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r_fields[] =
{
    /* LP_OUI_UP2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2611, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r_fields[] =
{
    /* LP_OUI_UP3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2612, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r_fields[] =
{
    /* LP_OUI_UP4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2613, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r_fields[] =
{
    /* LP_OUI_UP5:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2614, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2615, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2616, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2617, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr_fields[] =
{
    /* REMOTE_FAULT_SET:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3337, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr_fields[] =
{
    /* HP_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2525, 0, 0),
    /* RX_BP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3697, 1, 1),
    /* RX_NP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4112, 2, 2),
    /* RX_MP_NULL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4109, 3, 3),
    /* RX_MP_OUI:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4110, 4, 4),
    /* RX_MP_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4108, 5, 5),
    /* RX_UP_OUI_MISMATCH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4320, 6, 6),
    /* RX_UP_OUI_MATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4319, 7, 7),
    /* RX_INVALID_SEQ:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3892, 8, 8),
    /* RX_NP_TOGGLE_ERR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4113, 9, 9),
    /* CL73_AN_COMPLETE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(484, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PXNG_STSr_fields[] =
{
    /* CONSISTENCY_MISMATCH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(597, 0, 0),
    /* COMPLETE_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(596, 1, 1),
    /* ACK_DETECT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1, 2, 2),
    /* ABILITY_DETECT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(0, 3, 3),
    /* AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(59, 4, 4),
    /* ERROR_STATE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2427, 5, 5),
    /* TRANSMIT_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4594, 6, 6),
    /* NEXT_PAGE_WAIT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2644, 7, 7),
    /* AN_GOOD_CHECK:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(63, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_RES_ERRr_fields[] =
{
    /* RESOLUTION_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3345, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr_fields[] =
{
    /* DME_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2132, 1, 0),
    /* DME_PAGE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2131, 2, 2),
    /* DME_MV_PAIR:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2130, 3, 3),
    /* CLK_TRANS_MISS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(591, 4, 4),
    /* PAGE_TOO_LONG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2671, 5, 5),
    /* PAGE_TOO_SHORT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2672, 6, 6),
    /* PULSE_TOO_LONG:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3324, 7, 7),
    /* PULSE_TOO_MODERATE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3325, 8, 8),
    /* PULSE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3326, 9, 9),
    /* DME_LOCKED:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2129, 10, 10),
    /* CL73_FIFO_FULL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(492, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r_fields[] =
{
    /* SW_AN_BP_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4543, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r_fields[] =
{
    /* SW_AN_BP_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4544, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r_fields[] =
{
    /* SW_AN_BP_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4545, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4588, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2675, 8, 8),
    /* PD_SPEED_STATUS_1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2682, 9, 9),
    /* LD_SEQ_RESTART:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2578, 11, 11),
    /* LP_PAGE_RDY:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2618, 12, 12),
    /* LD_PAGE_REQ:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2575, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2571, 14, 14),
    /* AN_COMPLETED:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(56, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_SEQ_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4589, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr_fields[] =
{
    /* RX_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4318, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr_fields[] =
{
    /* WAIT_FOR_ACK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5004, 0, 0),
    /* SEND_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4417, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_CDR0r_fields[] =
{
    /* CDR_PGAIN_VAL:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(363, 4, 0),
    /* CDR_IGAIN_VAL:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(254, 9, 5),
    /* CDR_PGAIN_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(362, 10, 10),
    /* CDR_IGAIN_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(253, 11, 11),
    /* CDR_GSHFT_ST_VAL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 12, 12),
    /* CDR_GSHFT_ST_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(243, 13, 13),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_PSDEL_G3:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(370, 18, 16),
    /* CDR_ISDEL_G3:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(306, 21, 19),
    /* CDR_PSSTEP_G3:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(394, 24, 22),
    /* CDR_ISSTEP_G3:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(340, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR10r_fields[] =
{
    /* CDR_QSKEW_REG_G2:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(414, 6, 0),
    /* CDR_QSKEW_REG_G1:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(412, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_QSKEW_REG_G4_FAST:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(422, 22, 16),
    /* CDR_QSKEW_REG_G4_NOM:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(424, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR12r_fields[] =
{
    /* CDR_QSKEW_REG_G4_SLOW:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(426, 6, 0),
    /* RESERVED1:7:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 7),
    /* CDR_QSKEW_REG_G3_FAST:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(416, 22, 16),
    /* CDR_QSKEW_REG_G3_NOM:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(418, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR14r_fields[] =
{
    /* CDR_QSKEW_REG_G3_SLOW:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(420, 6, 0),
    /* RESERVED1:7:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 7),
    /* CDR_RSKEW_REG:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 22, 16),
    /* CDR_RSKEW_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(440, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_CDR16r_fields[] =
{
    /* RX_RX_IDLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4274, 0, 0),
    /* RX_RX_INV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4276, 1, 1),
    /* RX_BA_POL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3667, 2, 2),
    /* RX_BA_SWRST:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3668, 3, 3),
    /* RX_COMDET_MODE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3758, 4, 4),
    /* RX_COMDETS_CLR:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3757, 5, 5),
    /* RX_RX_IDLE_OV:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4275, 6, 6),
    /* RESERVED1:7:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 7),
    /* RX_BA_CHAR:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3665, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR18r_fields[] =
{
    /* RX_BA_MASK:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3666, 9, 0),
    /* RESERVED0:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 10),
    /* RX_IQSA_LM_ENA_VAL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3898, 16, 16),
    /* RX_IQSA_RM_ENA_VAL:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3901, 17, 17),
    /* RX_IQSA_LRM_ENA_OV:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3900, 18, 18),
    /* RX_IQSA_THRS_HIGH_REG:19:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3902, 22, 19),
    /* RX_IQSA_THRS_LOW_REG:23:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3903, 26, 23),
    /* RX_IQSA_ENA_VAL:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3897, 27, 27),
    /* RX_IQSA_ENA_OV:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3896, 28, 28),
    /* RX_IQSA_ACC_ENA_VAL:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3895, 29, 29),
    /* RX_IQSA_ACC_ENA_OV:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3894, 30, 30),
    /* RX_IQSA_LM_NYQUIST_ENA:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3899, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR2r_fields[] =
{
    /* CDR_PSDEL_G2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(368, 2, 0),
    /* CDR_ISDEL_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(304, 5, 3),
    /* CDR_PSSTEP_G2:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(392, 8, 6),
    /* CDR_ISSTEP_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(338, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSDEL_G1:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(366, 18, 16),
    /* CDR_ISDEL_G1:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(302, 21, 19),
    /* CDR_PSSTEP_G1:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(390, 24, 22),
    /* CDR_ISSTEP_G1:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(336, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR20r_fields[] =
{
    /* CDR_IQSA_RESET:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(287, 0, 0),
    /* CDR_IQSA_FOREVER:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(271, 1, 1),
    /* CDR_IQSA_START_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(294, 2, 2),
    /* CDR_IQSA_BCA_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(264, 3, 3),
    /* CDR_IQSA_BCA_OV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(263, 4, 4),
    /* CDR_IQSA_QSKEW_ENA:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(280, 5, 5),
    /* CDR_IQSA_H1ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(272, 6, 6),
    /* CDR_IQSA_H2ENABLE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(274, 7, 7),
    /* RX_QSKEW_L2R_WALK_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4240, 8, 8),
    /* CDR_IQSA_H1_SEL_POL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(273, 9, 9),
    /* CDR_IQSA_H2_SEL_POL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(275, 10, 10),
    /* CDR_IQSA_RM_NYQ_H2_ENA_REG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(291, 11, 11),
    /* CDR_IQSA_RM_LONG_NYQ_H2_ENA_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(288, 12, 12),
    /* CDR_IQSA_RM_NYQUIST_H2_ENA_REG:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 13, 13),
    /* CDR_IQSA_RM_NYQUIST_H2_ENA_OV:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 14, 14),
    /* RX_CDR_IQMAP_DISABLE:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3700, 15, 15),
    /* CDR_IQSA_START_TIMER:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(295, 17, 16),
    /* CDR_IQSA_IDLE_TIMER:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(276, 19, 18),
    /* CDR_IQSA_DITHER_THRS:20:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(268, 22, 20),
    /* IQSA_IS_PARKED_REG:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2550, 23, 23),
    /* IQSA_IS_PARKED_OV:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2549, 24, 24),
    /* IQSA_PARK_REQ_REG:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2552, 25, 25),
    /* IQSA_PARK_REQ_OV:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2551, 26, 26),
    /* CDR_IQSA_CNTL_VAL:27:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(266, 28, 27),
    /* CDR_IQSA_CNTL_OV:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(265, 29, 29),
    /* CDR_IQSA_RECUR:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(285, 30, 30),
    /* RXD_PE_QSKEW_WALK_ENA:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3439, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR22r_fields[] =
{
    /* CDR_IQSA_RUN_TIMER:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(292, 15, 0),
    /* CDR_IQSA_THRS_HIGH_INIT:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(296, 19, 16),
    /* CDR_IQSA_THRS_LOW_INIT:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(297, 23, 20),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_CDR24r_fields[] =
{
    /* CDR_IQSKEW_P_ROAMVOFF:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(299, 9, 0),
    /* RESERVED0:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 10),
    /* CDR_IQSA_LOOP_CNT:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(277, 23, 16),
    /* CDR_IQSA_RECUR_CNT:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(286, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_CDR26r_fields[] =
{
    /* EYE_RM:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2444, 6, 0),
    /* EYE_LM:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2443, 13, 7),
    /* RESERVED2:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 14),
    /* IQSA_DONE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2548, 16, 16),
    /* BCA_WAIT_TIMER_DONE:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 17, 17),
    /* RESERVED1:18:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 18),
    /* RXD_PE_QSKEW:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3438, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR28r_fields[] =
{
    /* IQSA_QSKEW:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2553, 6, 0),
    /* RESERVED1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 7),
    /* RX_DCOREIN_SPARE:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3838, 15, 8),
    /* RXD_COMDETS:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3411, 16, 16),
    /* CDR_GSHFT_DONE:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(242, 17, 17),
    /* RXD_IRCAL_ERROR:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3425, 18, 18),
    /* RXD_IRCAL_DONE:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3423, 19, 19),
    /* RXD_IRPHASE_OFF_REG:20:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3430, 26, 20),
    /* RXD_RM_PHASE_DIV2_READ:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3452, 27, 27),
    /* RXD_RM_PHASE_DIV4_READ:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3453, 28, 28),
    /* RXD_RM_PHASE_ALIGN_DONE:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3451, 29, 29),
    /* RXD_RM_PHASE_DIV8_READ:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3454, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR30r_fields[] =
{
    /* RX_DCOREOUT_SPARE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3839, 7, 0),
    /* RX_PD_ROAM_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4142, 8, 8),
    /* RX_PD_ROAM_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4140, 9, 9),
    /* RX_RM_PHASE_DIV8_DET_ENA_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4257, 10, 10),
    /* RX_RM_PHASE_DIV8_DET_ENA_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4256, 11, 11),
    /* RXD_RPHASE_INIT_WALK_DIS:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3455, 12, 12),
    /* RESERVED0:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 13),
    /* RX_II_CMP_HOLD_REG:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3891, 16, 16),
    /* RX_II_CMP_HOLD_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3890, 17, 17),
    /* RX_QQ_CMP_HOLD_REG:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4239, 18, 18),
    /* RX_QQ_CMP_HOLD_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4238, 19, 19),
    /* RX_PD_ROAM_EXTRA_DLY_ENA:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4138, 20, 20),
    /* RX_LOCK_TO_REF_REG:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3922, 21, 21),
    /* RX_LOCK_TO_REF_OV:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3921, 22, 22),
    /* RXD_RM_PHASE_ALIGN_DIS_REG:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3450, 23, 23),
    /* RXD_RM_PHASE_ALIGN_DIS_OV:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3449, 24, 24),
    /* RXD_PCIE_GEN4_REG:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3434, 25, 25),
    /* RXD_PCIE_GEN4_OV:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3433, 26, 26),
    /* RXD_PCIE_GEN5_REG:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3436, 27, 27),
    /* RXD_PCIE_GEN5_OV:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3435, 28, 28),
    /* RXD_PE_BASED_IRCAL_CTRL_DIS:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3437, 29, 29),
    /* RX_RM_PHASE_DIV4_DET_ENA_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4255, 30, 30),
    /* RX_RM_PHASE_DIV4_DET_ENA_OV:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4254, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR32r_fields[] =
{
    /* CDR_IQSA_RUN_TIMER2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(293, 15, 0),
    /* CDR_IQSA_QSKEW_MAX:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(281, 22, 16),
    /* CDR_IQSA_QSKEW_MIN:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(283, 29, 23),
    /* CDR_IQSA_QSKEW_MAXMIN_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(282, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR34r_fields[] =
{
    /* CDR_PSDEL_G4:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(372, 2, 0),
    /* CDR_ISDEL_G4:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(308, 5, 3),
    /* CDR_PSSTEP_G4:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 8, 6),
    /* CDR_ISSTEP_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(342, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSFINAL_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(384, 20, 16),
    /* CDR_ISTART_G4:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(354, 25, 21),
    /* CDR_ISFINAL_G4:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(320, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR36r_fields[] =
{
    /* RXA_CP_BOOST_VAL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3381, 0, 0),
    /* RXA_CP_BOOST_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3380, 1, 1),
    /* RXA_PFD_DISABLE_L2R:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3409, 2, 2),
    /* RXA_PFD_DISABLE_L2D:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3408, 3, 3),
    /* RXA_CP_BOOST_L2R:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3379, 4, 4),
    /* RXA_CP_BOOST_L2D:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3378, 5, 5),
    /* RX_L2R_PHASEJAM_DIS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3909, 6, 6),
    /* RESERVED1:7:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 7),
    /* RXA_CP_BOOST_DLY_G4:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3374, 21, 16),
    /* RXA_CP_BOOST_DLY_G3:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3372, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR38r_fields[] =
{
    /* RXA_CP_BOOST_DLY_G2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3370, 5, 0),
    /* RXA_CP_BOOST_DLY_G1:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3368, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_ISKEW_REG_G3:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(328, 22, 16),
    /* CDR_ISKEW_REG_G2:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(326, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR4r_fields[] =
{
    /* CDR_PSDEL_G0:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(364, 2, 0),
    /* CDR_ISDEL_G0:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(300, 5, 3),
    /* CDR_PSSTEP_G0:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(388, 8, 6),
    /* CDR_ISSTEP_G0:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(334, 11, 9),
    /* RESERVED0:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 12),
    /* CDR_PSFINAL_G3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(382, 20, 16),
    /* CDR_ISTART_G3:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(352, 25, 21),
    /* CDR_ISFINAL_G3:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(318, 30, 26),
    /* CDR_GAIN_TABLE_SEL:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(240, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR40r_fields[] =
{
    /* CDR_ISKEW_REG_G1:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(324, 6, 0),
    /* CDR_ISKEW_REG_G4:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(330, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_PGAIN_L2R:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(358, 20, 16),
    /* CDR_IGAIN_L2R_G4:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(249, 25, 21),
    /* CDR_PSTART_G4:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(408, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR42r_fields[] =
{
    /* CDR_PGAIN_L2R_B:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(359, 4, 0),
    /* CDR_IGAIN_L2R_G3:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(247, 9, 5),
    /* RESERVED0:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 10),
    /* RX_RM_PHASE_OFF:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4258, 22, 16),
    /* RXD_IRCAL_ENA:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3424, 23, 23),
    /* RXD_IRCAL_MANMODE:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3427, 24, 24),
    /* RXD_IRCAL_MANSTART:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3428, 25, 25),
    /* RXD_IRCAL_ITRCNT:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3426, 27, 26),
    /* RXD_IRCAL_SUBDIS:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3429, 29, 28),
    /* RXD_IR_CMP_HI_SKEW_OV:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3431, 30, 30),
    /* RXD_IR_CMP_HI_SKEW_REG:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3432, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR44r_fields[] =
{
    /* CDR_IQSALITE_END:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(258, 5, 0),
    /* CDR_IQSALITE_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(260, 7, 6),
    /* CDR_IQSALITE_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(257, 8, 8),
    /* RESERVED0:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 9),
    /* CDR_IQSALITE_WAIT_TIMER:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(261, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_CDR46r_fields[] =
{
    /* CDR_IQSALITE_WBACK_TIMER:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(262, 15, 0),
    /* CDR_IQSALITE_HYST:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(259, 23, 16),
    /* CDR_IQSA_PE_QSKEW_CAP_DIS:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(278, 24, 24),
    /* CDR_IQSA_PE_QSKEW_UPDATE_DIS:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(279, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR48r_fields[] =
{
    /* CDR_IQSA_QSKEW_OFFSET:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(284, 6, 0),
    /* RESERVED1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 7),
    /* CDR_IQSA_CTRL_REG:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(267, 11, 8),
    /* CDR_GSHFT_CTRL_REG:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(241, 15, 12),
    /* CDR_PSTART_G3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(406, 20, 16),
    /* CDR_PSTART_G2:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(404, 25, 21),
    /* CDR_IGAIN_L2R_G2:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(245, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR50r_fields[] =
{
    /* CDR_PSTART_G1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(402, 4, 0),
    /* CDR_PSTART_G0:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(400, 9, 5),
    /* CDR_IGAIN_L2R_G4_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(250, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_IGAIN_L2R_G3_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(248, 20, 16),
    /* CDR_IGAIN_L2R_G2_SRIS:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(246, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR52r_fields[] =
{
    /* CDR_ROAMOFF_REG:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 9, 0),
    /* CDR_ROAMOFF_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(438, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* CDR_IQSKEW_N_ROAMVOFF:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(298, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR54r_fields[] =
{
    /* CDR_PSDEL_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(374, 2, 0),
    /* CDR_ISDEL_G5:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(310, 5, 3),
    /* CDR_PSSTEP_G5:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(398, 8, 6),
    /* CDR_ISSTEP_G5:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(344, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSFINAL_G5:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(386, 20, 16),
    /* CDR_ISTART_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(356, 25, 21),
    /* CDR_ISFINAL_G5:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(322, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR56r_fields[] =
{
    /* CDR_QSKEW_REG_G5_FAST:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(428, 6, 0),
    /* CDR_QSKEW_REG_G5_NOM:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(430, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_QSKEW_REG_G5_SLOW:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(432, 22, 16),
    /* CDR_ISKEW_REG_G5:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(332, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR58r_fields[] =
{
    /* RXA_CP_BOOST_DLY_G5:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3376, 5, 0),
    /* RESERVED1:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 6),
    /* CDR_IGAIN_L2R_G5_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(252, 20, 16),
    /* CDR_IGAIN_L2R_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(251, 25, 21),
    /* CDR_PSTART_G5:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(410, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR6r_fields[] =
{
    /* CDR_PSFINAL_G2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(380, 4, 0),
    /* CDR_ISTART_G2:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(350, 9, 5),
    /* CDR_ISFINAL_G2:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(316, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_PSFINAL_G1:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(378, 20, 16),
    /* CDR_ISTART_G1:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(348, 25, 21),
    /* CDR_ISFINAL_G1:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(314, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR60r_fields[] =
{
    /* CDR_PSDEL_G3_SRIS:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(371, 2, 0),
    /* CDR_ISDEL_G3_SRIS:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(307, 5, 3),
    /* CDR_PSSTEP_G3_SRIS:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 8, 6),
    /* CDR_ISSTEP_G3_SRIS:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(341, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSDEL_G2_SRIS:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(369, 18, 16),
    /* CDR_ISDEL_G2_SRIS:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(305, 21, 19),
    /* CDR_PSSTEP_G2_SRIS:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(393, 24, 22),
    /* CDR_ISSTEP_G2_SRIS:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(339, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR62r_fields[] =
{
    /* CDR_PSDEL_G1_SRIS:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(367, 2, 0),
    /* CDR_ISDEL_G1_SRIS:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(303, 5, 3),
    /* CDR_PSSTEP_G1_SRIS:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(391, 8, 6),
    /* CDR_ISSTEP_G1_SRIS:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(337, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSDEL_G0_SRIS:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(365, 18, 16),
    /* CDR_ISDEL_G0_SRIS:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(301, 21, 19),
    /* CDR_PSSTEP_G0_SRIS:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(389, 24, 22),
    /* CDR_ISSTEP_G0_SRIS:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(335, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR64r_fields[] =
{
    /* CDR_PSFINAL_G3_SRIS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(383, 4, 0),
    /* CDR_ISTART_G3_SRIS:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(353, 9, 5),
    /* CDR_ISFINAL_G3_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_PSFINAL_G2_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(381, 20, 16),
    /* CDR_ISTART_G2_SRIS:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(351, 25, 21),
    /* CDR_ISFINAL_G2_SRIS:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(317, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR66r_fields[] =
{
    /* CDR_PSFINAL_G1_SRIS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(379, 4, 0),
    /* CDR_ISTART_G1_SRIS:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(349, 9, 5),
    /* CDR_ISFINAL_G1_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(315, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_PSFINAL_G0_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(377, 20, 16),
    /* CDR_ISTART_G0_SRIS:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(347, 25, 21),
    /* CDR_ISFINAL_G0_SRIS:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(313, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR68r_fields[] =
{
    /* CDR_QSKEW_REG_G2_SRIS:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(415, 6, 0),
    /* CDR_QSKEW_REG_G1_SRIS:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(413, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_QSKEW_REG_G4_FAST_SRIS:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(423, 22, 16),
    /* CDR_QSKEW_REG_G4_NOM_SRIS:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(425, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR70r_fields[] =
{
    /* CDR_QSKEW_REG_G4_SLOW_SRIS:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(427, 6, 0),
    /* CDR_QSKEW_REG_G3_SLOW_SRIS:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(421, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_QSKEW_REG_G3_FAST_SRIS:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(417, 22, 16),
    /* CDR_QSKEW_REG_G3_NOM_SRIS:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR72r_fields[] =
{
    /* CDR_PSDEL_G4_SRIS:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(373, 2, 0),
    /* CDR_ISDEL_G4_SRIS:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(309, 5, 3),
    /* CDR_PSSTEP_G4_SRIS:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(397, 8, 6),
    /* CDR_ISSTEP_G4_SRIS:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(343, 11, 9),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* CDR_PSFINAL_G4_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(385, 20, 16),
    /* CDR_ISTART_G4_SRIS:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(355, 25, 21),
    /* CDR_ISFINAL_G4_SRIS:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR74r_fields[] =
{
    /* RXA_CP_BOOST_DLY_G4_SRIS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3375, 5, 0),
    /* RXA_CP_BOOST_DLY_G3_SRIS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3373, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RXA_CP_BOOST_DLY_G2_SRIS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3371, 21, 16),
    /* RXA_CP_BOOST_DLY_G1_SRIS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3369, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR76r_fields[] =
{
    /* CDR_ISKEW_REG_G3_SRIS:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(329, 6, 0),
    /* CDR_ISKEW_REG_G2_SRIS:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(327, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* CDR_ISKEW_REG_G1_SRIS:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(325, 22, 16),
    /* CDR_ISKEW_REG_G4_SRIS:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(331, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR78r_fields[] =
{
    /* CDR_PGAIN_L2R_SRIS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(361, 4, 0),
    /* CDR_PSTART_G4_SRIS:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(409, 9, 5),
    /* CDR_PSTART_G5_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(411, 14, 10),
    /* RESERVED0:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 15),
    /* CDR_PSTART_G3_SRIS:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(407, 20, 16),
    /* CDR_PSTART_G2_SRIS:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(405, 25, 21),
    /* RXA_CP_BOOST_DLY_G5_SRIS:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3377, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR8r_fields[] =
{
    /* CDR_PSFINAL_G0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(376, 4, 0),
    /* CDR_ISTART_G0:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(346, 9, 5),
    /* CDR_ISFINAL_G0:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(312, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_IICDRUP_VAL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(256, 16, 16),
    /* CDR_IICDRUP_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(255, 17, 17),
    /* RXD_RX_DMUX_ENA_VAL:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3457, 18, 18),
    /* RXD_RX_DMUX_ENA_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3456, 19, 19),
    /* CDR_SKEW_ENA_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(443, 20, 20),
    /* CDR_SKEW_ENA_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 21, 21),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_CDR80r_fields[] =
{
    /* CDR_PSTART_G1_SRIS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(403, 4, 0),
    /* CDR_PSTART_G0_SRIS:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(401, 9, 5),
    /* CDR_PGAIN_L2R_B_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(360, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_PSDEL_G5_SRIS:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(375, 18, 16),
    /* CDR_ISDEL_G5_SRIS:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(311, 21, 19),
    /* CDR_PSSTEP_G5_SRIS:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(399, 24, 22),
    /* CDR_ISSTEP_G5_SRIS:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(345, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_CDR82r_fields[] =
{
    /* CDR_PSFINAL_G5_SRIS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(387, 4, 0),
    /* CDR_ISTART_G5_SRIS:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(357, 9, 5),
    /* CDR_ISFINAL_G5_SRIS:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(323, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* CDR_QSKEW_REG_G5_FAST_SRIS:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(429, 22, 16),
    /* CDR_QSKEW_REG_G5_NOM_SRIS:23:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(431, 29, 23),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_CDR84r_fields[] =
{
    /* CDR_QSKEW_REG_G5_SLOW_SRIS:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(433, 6, 0),
    /* CDR_ISKEW_REG_G5_SRIS:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(333, 13, 7),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* RXA_BITSLIP_ENA_O_REG:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3360, 16, 16),
    /* RXA_BITSLIP_ENA_O_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3359, 17, 17),
    /* RXA_BITSLIP_O_REG:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3362, 18, 18),
    /* RXA_BITSLIP_O_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3361, 19, 19),
    /* RXA_CLK6T_SLIP_ENA_O_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3365, 20, 20),
    /* RXA_CLK6T_SLIP_ENA_O_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3364, 21, 21),
    /* RXA_CLK6T_SLIP_O_REG:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3367, 22, 22),
    /* RXA_CLK6T_SLIP_O_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3366, 23, 23),
    /* RXD_WORD_20_4T_ENA_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3459, 24, 24),
    /* RXD_WORD_20_4T_ENA_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3458, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR86r_fields[] =
{
    /* CDR_SSROAMOFF_REG:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(448, 9, 0),
    /* CDR_SSROAMOFF_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(447, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* CDR_SSROAMOFF_DEFAULT:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(446, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_CDR88r_fields[] =
{
    /* RESERVED1:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 6, 0),
    /* RXD_IICAL_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3415, 7, 7),
    /* RXD_IICAL_MANMODE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3418, 8, 8),
    /* RXD_IICAL_MANSTART:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3419, 9, 9),
    /* RXD_IICAL_ITRCNT:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3417, 11, 10),
    /* RXD_IICAL_SUBDIS:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3420, 13, 12),
    /* RXD_II_CMP_HI_SKEW_OV:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3421, 14, 14),
    /* RXD_II_CMP_HI_SKEW_REG:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3422, 15, 15),
    /* RESERVED0:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 22, 16),
    /* RXD_QQCAL_ENA:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3441, 23, 23),
    /* RXD_QQCAL_MANMODE:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3444, 24, 24),
    /* RXD_QQCAL_MANSTART:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3445, 25, 25),
    /* RXD_QQCAL_ITRCNT:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3443, 27, 26),
    /* RXD_QQCAL_SUBDIS:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3446, 29, 28),
    /* RXD_QQ_CMP_HI_SKEW_OV:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3447, 30, 30),
    /* RXD_QQ_CMP_HI_SKEW_REG:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3448, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_CDR90r_fields[] =
{
    /* RXD_DFE_DCC_IOFF_REG:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3412, 4, 0),
    /* RXD_IICAL_ERROR:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3416, 5, 5),
    /* RXD_IICAL_DONE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3414, 6, 6),
    /* RESERVED1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 7),
    /* RXD_DFE_DCC_QOFF_REG:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3413, 12, 8),
    /* RXD_QQCAL_ERROR:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3442, 13, 13),
    /* RXD_QQCAL_DONE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3440, 14, 14),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_CL82_AM_TMRr_fields[] =
{
    /* AM_TIMER_INIT_VAL:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(47, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_BER_HOr_fields[] =
{
    /* BER_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(180, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_BER_LOr_fields[] =
{
    /* BER_LO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(181, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr_fields[] =
{
    /* ERRORED_BLOCKS_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2418, 13, 0),
    /* ERRORED_BLOCKS_HO_PRESENT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2419, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r_fields[] =
{
    /* LANE_0_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2565, 7, 0),
    /* LANE_1_AM_2:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2567, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r_fields[] =
{
    /* LANE_0_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2564, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r_fields[] =
{
    /* LANE_1_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2566, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr_fields[] =
{
    /* DESKEW_HIS_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(661, 1, 0),
    /* HISTORY_RXSM_STATE:2:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2518, 8, 2)
};
static uint32_t BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr_fields[] =
{
    /* CURRENT_RXSM_STATE:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(634, 6, 0),
    /* R_TYPE_CODED:7:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4403, 12, 7),
    /* DESKEW_STATE:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(676, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC1_CTLr_fields[] =
{
    /* TX_AMP:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4646, 3, 0),
    /* MISC1_RESERVED:4:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2628, 13, 4),
    /* TX_REFCLK_SELECT:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4849, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC1_STSr_fields[] =
{
    /* D5_SERDES_DEBUG_BUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(635, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC_CTLr_fields[] =
{
    /* BC_TRAIN_STOP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(176, 0, 0),
    /* FOM_START:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2487, 1, 1),
    /* RX_LOSVREF:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 6, 2),
    /* C2C_ENA:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(234, 8, 7),
    /* RX_INVERT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3893, 9, 9),
    /* TX_INVERT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4711, 10, 10),
    /* TX_50OHM_IDLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4638, 11, 11),
    /* TX_IDLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4709, 12, 12),
    /* TX_SSC_ENA:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4874, 13, 13),
    /* MASTER_PLL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2624, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC_STSr_fields[] =
{
    /* FOM_QUALITY:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2486, 7, 0),
    /* FOM_DONE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2484, 8, 8),
    /* RX_PHYREADY:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4148, 9, 9),
    /* TX_PHYREADY:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4727, 10, 10),
    /* RX_SYNCDET:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4299, 11, 11),
    /* ALLOW_VDDA_OFF:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(6, 12, 12),
    /* ALLOW_VDDH_OFF:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(7, 13, 13),
    /* STATUS0_ALT:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4541, 14, 14),
    /* STATUS1_ALT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4542, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFESM_1_0_RO0r_fields[] =
{
    /* DFESM_TRIGIN_SRC_RO:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(915, 15, 0),
    /* DFESM_TRIGOUT_RO:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(918, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFESM_RO2r_fields[] =
{
    /* DFESM_GPI_SRC_RO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(803, 7, 0),
    /* DFESM_GPO_RO:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(805, 12, 8),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_DFESM_SPAREINr_fields[] =
{
    /* DFESM_TRIGIN_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(911, 0, 0),
    /* DFESM_TRIGIN_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(912, 1, 1),
    /* DFESM_TRIGIN_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(913, 2, 2),
    /* DFESM_TRIGIN_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(914, 3, 3),
    /* DFESM_RESTART:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(893, 4, 4),
    /* RESERVED1:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 5),
    /* DFESM_EXT_GPI_0:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(712, 8, 8),
    /* DFESM_EXT_GPI_1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(713, 9, 9),
    /* DFESM_EXT_GPI_2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(714, 10, 10),
    /* DFESM_EXT_GPI_3:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(715, 11, 11),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFESM_SPAREOUT_ROr_fields[] =
{
    /* DFE_TRIGOUT_0_DFESM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1940, 0, 0),
    /* DFE_TRIGOUT_1_DFESM:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1941, 1, 1),
    /* DFE_TRIGOUT_2_DFESM:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1942, 2, 2),
    /* RESERVED0:3:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 3)
};
static uint32_t BCMI_TSCD_XGXS_DFESM_TESTBUS_SELr_fields[] =
{
    /* DFESM_TESTBUS_SEL:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(899, 4, 0),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_ACORE_CTL0r_fields[] =
{
    /* DFE_BLWCGAIN_REG:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1054, 4, 0),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_ACORE_CTL1r_fields[] =
{
    /* DFE_RX_DFE_FASTMODE_G1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1810, 0, 0),
    /* DFE_RX_DFE_FASTMODE_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1811, 1, 1),
    /* DFE_RX_DFE_FASTMODE_G3:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1812, 2, 2),
    /* DFE_RX_DFE_FASTMODE_G4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1813, 3, 3),
    /* DFE_RX_DFE_FASTMODE_G5:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1814, 4, 4),
    /* DFE_RX_CTLE_GAINDQ_GAINHF_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1809, 5, 5),
    /* RESERVED0:6:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 6)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL2r_fields[] =
{
    /* DFE_AEQ_OVER_EQ_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(992, 0, 0),
    /* DFE_AEQ_OVER_EQ_FLIP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(993, 1, 1),
    /* DFE_AEQ_LMS_EMUX_PAT_QUALIFICATION:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(980, 2, 2),
    /* DFE_AEQ_LMS_IN_OUT_EYE:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(981, 4, 3),
    /* DFE_H1_OVEREQ_THRESH_AEQ:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1361, 9, 5),
    /* DFE_DELTA_OVEREQ_MITIGATE_AEQ:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1081, 13, 10),
    /* RESERVED0:14:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 14)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G2_G10r_fields[] =
{
    /* DFE_AEQLIMIT_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(924, 7, 0),
    /* DFE_AEQMIN_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 15, 8),
    /* DFE_AEQLIMIT_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(923, 23, 16),
    /* DFE_AEQMIN_G1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(928, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G4_G30r_fields[] =
{
    /* DFE_AEQLIMIT_G4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(926, 7, 0),
    /* DFE_AEQMIN_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(931, 15, 8),
    /* DFE_AEQLIMIT_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(925, 23, 16),
    /* DFE_AEQMIN_G3:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(930, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G6_G5r_fields[] =
{
    /* DFE_AEQLIMIT_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(927, 7, 0),
    /* DFE_AEQMIN_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(932, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G2_G10r_fields[] =
{
    /* RESERVED2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 0, 0),
    /* DFE_AEQ_LMS_BYPASS_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(976, 1, 1),
    /* DFE_LMS_GAIN_AEQ_G2:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1395, 4, 2),
    /* DFE_AEQ_GD_BYPASS_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(945, 5, 5),
    /* DFE_GD_GAIN_AEQ_G2:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1307, 8, 6),
    /* DFE_AEQ_LMS_MODE_SEL_G2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(983, 9, 9),
    /* RESERVED1:10:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 16, 10),
    /* DFE_AEQ_LMS_BYPASS_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(975, 17, 17),
    /* DFE_LMS_GAIN_AEQ_G1:18:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1394, 20, 18),
    /* DFE_AEQ_GD_BYPASS_G1:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(944, 21, 21),
    /* DFE_GD_GAIN_AEQ_G1:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1306, 24, 22),
    /* DFE_AEQ_LMS_MODE_SEL_G1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(982, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G4_G30r_fields[] =
{
    /* RESERVED2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 0, 0),
    /* DFE_AEQ_LMS_BYPASS_G4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(978, 1, 1),
    /* DFE_LMS_GAIN_AEQ_G4:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1397, 4, 2),
    /* DFE_AEQ_GD_BYPASS_G4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(947, 5, 5),
    /* DFE_GD_GAIN_AEQ_G4:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1309, 8, 6),
    /* DFE_AEQ_LMS_MODE_SEL_G4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(985, 9, 9),
    /* RESERVED1:10:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 16, 10),
    /* DFE_AEQ_LMS_BYPASS_G3:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(977, 17, 17),
    /* DFE_LMS_GAIN_AEQ_G3:18:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1396, 20, 18),
    /* DFE_AEQ_GD_BYPASS_G3:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(946, 21, 21),
    /* DFE_GD_GAIN_AEQ_G3:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1308, 24, 22),
    /* DFE_AEQ_LMS_MODE_SEL_G3:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(984, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G6_G5r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* DFE_AEQ_LMS_BYPASS_G5:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(979, 1, 1),
    /* DFE_LMS_GAIN_AEQ_G5:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1398, 4, 2),
    /* DFE_AEQ_GD_BYPASS_G5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(948, 5, 5),
    /* DFE_GD_GAIN_AEQ_G5:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1310, 8, 6),
    /* DFE_AEQ_LMS_MODE_SEL_G5:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(986, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G2_G10r_fields[] =
{
    /* DFE_AEQ_CEIL_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(934, 7, 0),
    /* DFE_AEQ_FLOOR_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(939, 15, 8),
    /* DFE_AEQ_CEIL_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(933, 23, 16),
    /* DFE_AEQ_FLOOR_G1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(938, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G4_G30r_fields[] =
{
    /* DFE_AEQ_CEIL_G4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(936, 7, 0),
    /* DFE_AEQ_FLOOR_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 8),
    /* DFE_AEQ_CEIL_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(935, 23, 16),
    /* DFE_AEQ_FLOOR_G3:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G6_G5r_fields[] =
{
    /* DFE_AEQ_CEIL_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(937, 7, 0),
    /* DFE_AEQ_FLOOR_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(942, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_GEAR_1_00r_fields[] =
{
    /* DFE_AEQ_TS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(994, 3, 0),
    /* DFE_AEQ_TS_STOP:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(998, 7, 4),
    /* DFE_AEQ_TS_MIDDLE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(996, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_AEQ_TS_STEP:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(997, 21, 16),
    /* DFE_AEQ_TS_DEL:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(995, 25, 22),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_AEQ_VGA_MAJVOTE_00r_fields[] =
{
    /* DFE_VGA_MAJVOTE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2028, 0, 0),
    /* RESERVED3:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 3, 1),
    /* DFE_VGA_MAJVALUE:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2027, 9, 4),
    /* RESERVED2:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 10),
    /* DFE_AEQ_MAJVOTE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(991, 16, 16),
    /* RESERVED1:17:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 17),
    /* DFE_AEQ_MAJVALUE:20:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(990, 25, 20),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_APTA_CTL_1_00r_fields[] =
{
    /* DFE_APTA_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1005, 0, 0),
    /* DFE_APTA_CP1_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1003, 1, 1),
    /* DFE_APTA_CM1_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1001, 2, 2),
    /* DFE_APTA_CTRL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1004, 3, 3),
    /* DFE_APTA_FUZZ_THRESHOLD:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1006, 9, 4),
    /* DFE_APTA_H1P_THRESHOLD_OVEQ:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1008, 15, 10),
    /* DFE_APTA_H1P_THRESHOLD_H1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1007, 25, 16),
    /* DFE_APTA_OPERATING_MODE:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1009, 26, 26),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DFE_APTA_STS_ROr_fields[] =
{
    /* DFE_APTA_CP1CM1_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1002, 1, 0),
    /* DFE_APTA_SERVICE_CNT:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1011, 4, 2),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERCALC_1_00r_fields[] =
{
    /* DFE_BERCALC_SAMPLE_CNT1:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1019, 15, 0),
    /* DFE_BERCALC_SAMPLE_CNT2:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1020, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERCALC_3_20r_fields[] =
{
    /* DFE_BERCALC_ERROR_CNT1:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1017, 15, 0),
    /* DFE_BERCALC_ERROR_CNT2:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1018, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERCALC_5_40r_fields[] =
{
    /* DFE_BERCALC_WDTIMER:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1023, 15, 0),
    /* DFE_BERCALC_WAIT_CNT:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1022, 21, 16),
    /* DFE_BERCALC_WDTIMER_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 22, 22),
    /* RESERVED0:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 23, 23),
    /* DFE_BERCALC_CAL_SEL0:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1013, 25, 24),
    /* DFE_BERCALC_CAL_SEL1:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1014, 27, 26),
    /* DFE_BERCALC_CAL_SEL2:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1015, 29, 28),
    /* DFE_BERCALC_CAL_SEL3:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1016, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERSM4r_fields[] =
{
    /* DFE_BERSM_DLEV001_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1033, 9, 0),
    /* DFE_BERSM_DLEV001_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1034, 10, 10),
    /* RESERVED0:11:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 11)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERSM_1_00r_fields[] =
{
    /* DFE_BERSM_SWRST:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 0, 0),
    /* DFE_BERSM_ENA_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1046, 1, 1),
    /* DFE_BERSM_ENA_OV:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1045, 2, 2),
    /* DFE_BERSM_BISECTION_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1030, 3, 3),
    /* DFE_BERSM_DELTA_STEP:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1032, 6, 4),
    /* DFE_BERSM_INDIRECT_READ_BERTR:7:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1049, 12, 7),
    /* DFE_BERSM_FLIP:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1048, 14, 13),
    /* RESERVED0:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 15),
    /* DFE_BERSM_DLEV110_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1039, 25, 16),
    /* DFE_BERSM_DLEV110_OV:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1040, 26, 26),
    /* DFE_BERSM_DONE_REG:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1043, 27, 27),
    /* DFE_BERSM_DONE_OV:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1042, 28, 28),
    /* DFE_BERSM_ABORT_REG:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1029, 29, 29),
    /* DFE_BERSM_ABORT_OV:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1028, 30, 30),
    /* DFE_BERSM_SPARE_REG:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1050, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERSM_3_20r_fields[] =
{
    /* DFE_BERSM_DLEV101_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1037, 9, 0),
    /* DFE_BERSM_DLEV101_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1038, 10, 10),
    /* DFE_RXA_CAL_SEL_FORCE_REG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1765, 11, 11),
    /* DFE_RXA_CAL_SEL_FORCE_OV:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1764, 12, 12),
    /* DFE_RXA_CAL_SEL_REG:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1767, 14, 13),
    /* DFE_RXA_CAL_SEL_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1766, 15, 15),
    /* DFE_BERSM_DLEV010_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1035, 25, 16),
    /* DFE_BERSM_DLEV010_OV:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1036, 26, 26),
    /* DFE_BERSM_CTRL_REG:27:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1031, 28, 27),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERSM_BERCALC_DATAMGMT_W1Cr_fields[] =
{
    /* DFE_BERSM_FAIL:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1047, 9, 0),
    /* DFE_BERCALC_WDTIMER_EXPIRED:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1025, 10, 10),
    /* DFE_BERSM_DONE_STICKY:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1044, 11, 11),
    /* DFE_H1_PROTECTION_A2B_A2A_C2F:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 12, 12),
    /* DFE_H1_PROTECTION_B2A_B2B_C2F:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1366, 13, 13),
    /* DFE_H1_PROTECTION_A2A_SS:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1364, 14, 14),
    /* DFE_H1_PROTECTION_B2B_SS:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1367, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_BERSM_STS_0_RO0r_fields[] =
{
    /* DFE_BERSM_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1041, 0, 0),
    /* DFE_BERSM_ABORT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1027, 1, 1),
    /* RESERVED1:2:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 11, 2),
    /* DFE_BERSM_STATUS_REG:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 15, 12),
    /* DFE_BERSM_16_BERTR_RD:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1026, 25, 16),
    /* RESERVED0:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 26, 26),
    /* DFE_BERCALC_STATUS_REG:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1021, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DFE_C0_CTL_1_00r_fields[] =
{
    /* DFE_VGA_THRESH_MAX:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2047, 4, 0),
    /* RESERVED2:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 5),
    /* DFE_VGA_THRESH_MIN:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2048, 12, 8),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_C0GNGRAD:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 16, 16),
    /* RESERVED0:17:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 17)
};
static uint32_t BCMI_TSCD_XGXS_DFE_C1_CTL_1_00r_fields[] =
{
    /* RESERVED1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 5, 0),
    /* DFE_CP1_AEQ_MIN_THRESH_PVT_NOM:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1064, 10, 6),
    /* DFE_CP1_AEQ_MAX_THRESH_PVT_NOM:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1061, 15, 11),
    /* DFE_C1GRAD:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1056, 16, 16),
    /* DFE_CP1_MODE:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1071, 17, 17),
    /* DFE_CP1_H1SIGN_ENA:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1070, 18, 18),
    /* DFE_CP1_AEQMIN_ENA:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1059, 19, 19),
    /* RESERVED0:20:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 26, 20),
    /* DFE_CP1_VGA_FLOOR_THRESH_PVT_NOM:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1073, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DFE_C1_CTL_3_20r_fields[] =
{
    /* DFE_H1P_MIN_THRESH:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1341, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_CP1_DLEV_MIN_THRESH_PVT_NOM:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1068, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DATAMGMT_1_00r_fields[] =
{
    /* DFE_H1_DELTA_FIRST_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1354, 0, 0),
    /* DFE_H1_DELTA_C2F:1:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1353, 8, 1),
    /* DFE_H1_BER_BASED_BYPASS:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1349, 9, 9),
    /* DFE_H1_MUX_CTRL_A_FORCE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1358, 10, 10),
    /* DFE_H1_MUX_CTRL_B_FORCE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1359, 11, 11),
    /* DFE_H1_MUX_CTRL_OVERRIDE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1360, 12, 12),
    /* DFE_H1_CODE_FR_H1BER_CTRL:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1351, 15, 13),
    /* DFE_H1_DELTA_MAX:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1355, 19, 16),
    /* DFE_H1_ACTIVE_SELECT_OVERRIDE:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1348, 20, 20),
    /* DFE_H1_ACTIVE_MANUAL_SELECT:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1347, 21, 21),
    /* DFE_DATAMGMT_INDIRECT_READ_H1:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1078, 25, 22),
    /* DFE_DATAMGMT_H1_ENABLE_OVERRIDE:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1076, 26, 26),
    /* DFE_DATAMGMT_H1_ENABLE_FORCE:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1075, 27, 27),
    /* DFE_H1_FLIP:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1356, 29, 28),
    /* DFE_H1_INVERT_ACTIVE_SELECT:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1357, 30, 30),
    /* DFE_DATAMGMT_SPARE_REG:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1079, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DATAMGMT_2_0r_fields[] =
{
    /* DFE_H1_DATAMGMT_CTRL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1352, 0, 0),
    /* DFE_H1BER_USE_DATA_A_ONLY:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1333, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DATAMGMT_STS_1_0_RO0r_fields[] =
{
    /* DFE_DATAMGMT_H1_RD:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1077, 9, 0),
    /* DFE_DATAMGMT_STATE:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1080, 13, 10),
    /* DFE_USE_DATA_A:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1973, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_H1_CODE_FROM_H1BER_RD:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1350, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL11_ADCTL100r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG10:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(682, 15, 0),
    /* DFESM_ADAPT_CTL_REG11:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(683, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL13_ADCTL120r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG12:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(684, 15, 0),
    /* DFESM_ADAPT_CTL_REG13:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(685, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL15_ADCTL140r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG14:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(686, 15, 0),
    /* DFESM_ADAPT_CTL_REG15:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(687, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL1_ADCTL00r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(680, 15, 0),
    /* DFESM_ADAPT_CTL_REG1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(681, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL3_ADCTL20r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(688, 15, 0),
    /* DFESM_ADAPT_CTL_REG3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(689, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL5_ADCTL40r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG4:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(690, 15, 0),
    /* DFESM_ADAPT_CTL_REG5:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(691, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL7_ADCTL60r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG6:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(692, 15, 0),
    /* DFESM_ADAPT_CTL_REG7:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(693, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_ADCTL9_ADCTL80r_fields[] =
{
    /* DFESM_ADAPT_CTL_REG8:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(694, 15, 0),
    /* DFESM_ADAPT_CTL_REG9:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(695, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_CLKDIV1_CLKDIV00r_fields[] =
{
    /* DFESM_CLKDIV0_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(696, 15, 0),
    /* DFESM_CLKDIV1_REG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(697, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_DLEVr_fields[] =
{
    /* DFESM_DLEV_SEL_REG0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(698, 1, 0),
    /* DFESM_DLEV_SEL_REG1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(699, 3, 2),
    /* DFESM_DLEV_SEL_REG2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(700, 5, 4),
    /* DFESM_DLEV_SEL_REG3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 7, 6),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_EVT_1_EVT_00r_fields[] =
{
    /* DFESM_EVTA_MUXSEL_REG:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(704, 3, 0),
    /* DFESM_EVTA_INV_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(703, 4, 4),
    /* DFESM_EVTA_EDGEDET_REG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(702, 5, 5),
    /* RESERVED2:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 6),
    /* DFESM_EVTB_MUXSEL_REG:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(707, 11, 8),
    /* DFESM_EVTB_INV_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(706, 12, 12),
    /* DFESM_EVTB_EDGEDET_REG:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(705, 13, 13),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFESM_EVTC_MUXSEL_REG:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(710, 19, 16),
    /* DFESM_EVTC_INV_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(709, 20, 20),
    /* DFESM_EVTC_EDGEDET_REG:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(708, 21, 21),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_GP_INPUT0r_fields[] =
{
    /* DFESM_GPI0_MUXSEL_REG:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(793, 2, 0),
    /* DFESM_GPI1_MUXSEL_REG:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(794, 5, 3),
    /* DFESM_GPI2_MUXSEL_REG:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(795, 8, 6),
    /* DFESM_GPI3_MUXSEL_REG:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(796, 11, 9),
    /* DFESM_GPI4_MUXSEL_REG:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(797, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFESM_GPI5_MUXSEL_REG:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(798, 18, 16),
    /* DFESM_GPI6_MUXSEL_REG:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(799, 21, 19),
    /* DFESM_GPI7_MUXSEL_REG:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(800, 24, 22),
    /* DFESM_GPI8_MUXSEL_REG:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(801, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_GP_OUTPUT_INPUT0r_fields[] =
{
    /* DFESM_GPO_INIT_REG:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(804, 4, 0),
    /* DFESM_GPI_INVERT_REG:5:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(802, 12, 5),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_LP2CNT_LP1CNT0r_fields[] =
{
    /* DFESM_LP1CNT_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(885, 15, 0),
    /* DFESM_LP2CNT_REG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(886, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_LP3CNTr_fields[] =
{
    /* DFESM_LP3CNT_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(887, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_MAIN0r_fields[] =
{
    /* DFESM_SNGL_STEP_MODE_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(895, 0, 0),
    /* DFESM_SW_CONT_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(896, 1, 1),
    /* DFESM_SW_STARTOVER_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(897, 2, 2),
    /* DFESM_RESTART_EQPRESET_BYPASS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(894, 3, 3),
    /* DFESM_SW_TRIGIN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(898, 4, 4),
    /* DFE_DI1319_DISABLE_REG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 5, 5),
    /* DFESM_EXITED_PM_LEGACY_BEHAV:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(711, 6, 6),
    /* DFESM_PCADDR_PM_CLR_UNCONDITIONAL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(892, 7, 7),
    /* DFESM_PCADDR_PM_CLR_ADDR:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(891, 14, 8),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_OUT2r_fields[] =
{
    /* DFESM_OUTC_DEMUXSEL_REG:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(890, 7, 0),
    /* DFESM_TOGG_OUTC_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(910, 8, 8),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_OUT_1_00r_fields[] =
{
    /* DFESM_OUTA_DEMUXSEL_REG:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(888, 7, 0),
    /* DFESM_TOGG_OUTA_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(908, 8, 8),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFESM_OUTB_DEMUXSEL_REG:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(889, 23, 16),
    /* DFESM_TOGG_OUTB_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(909, 24, 24),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_TMR1_TMR00r_fields[] =
{
    /* DFESM_TIMER_REG0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(900, 15, 0),
    /* DFESM_TIMER_REG1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(901, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_TMR3_TMR20r_fields[] =
{
    /* DFESM_TIMER_REG2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(902, 15, 0),
    /* DFESM_TIMER_REG3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(903, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_TMR5_TMR40r_fields[] =
{
    /* DFESM_TIMER_REG4:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(904, 15, 0),
    /* DFESM_TIMER_REG5:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(905, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_TMR7_TMR60r_fields[] =
{
    /* DFESM_TIMER_REG6:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(906, 15, 0),
    /* DFESM_TIMER_REG7:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(907, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFESM_TRIGOUT_CTLr_fields[] =
{
    /* DFESM_TRIGOUT_LOGIC_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(917, 1, 0),
    /* DFESM_TRIGOUT_INV:2:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(916, 9, 2),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFE_DLEV_MAJVOTE_00r_fields[] =
{
    /* DFE_DLEV_MAJVOTE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 0, 0),
    /* RESERVED3:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 3, 1),
    /* DFE_DLEV_MAJVALUE:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1092, 9, 4),
    /* RESERVED2:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 10),
    /* DFE_MAJVOTE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1405, 16, 16),
    /* RESERVED1:17:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 17),
    /* DFE_MAJVALUE:20:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1404, 25, 20),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DFE_GEAR_1_00r_fields[] =
{
    /* DFE_TS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1943, 3, 0),
    /* DFE_TS_STOP:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1947, 7, 4),
    /* DFE_TS_MIDDLE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1945, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_TS_STEP:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1946, 21, 16),
    /* DFE_TS_DEL:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1944, 25, 22),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_1_0_RO0r_fields[] =
{
    /* DFE_DLEV_STORE0_PDS:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_STORE1_PDS:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1096, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_3_2_RO0r_fields[] =
{
    /* DFE_DLEV_STORE2_PDS:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_STORE3_PDS:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1098, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_AEQ_00r_fields[] =
{
    /* DLEV_AEQ_SWRST:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2113, 0, 0),
    /* DLEV_AEQ_WAIT:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2115, 3, 1),
    /* DLEV_DELTA_THRS:4:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2116, 10, 4),
    /* DFE_DLEV_AEQ_DISABLE_IF_SHORTCH:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1084, 11, 11),
    /* DFE_DLEV_VGA_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1109, 12, 12),
    /* DLEV_AEQ_UP_DN_INV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2114, 13, 13),
    /* DLEV_AEQ_STEP_SIZE:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2112, 15, 14),
    /* DLEV_AEQ_FINE_STEP_SIZE:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2105, 17, 16),
    /* RESERVED0:18:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 18)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_FAST0r_fields[] =
{
    /* DLEV_TARGET_LOW_G5_PVT_FAST:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2126, 7, 0),
    /* DLEV_TARGET_HIGH_G5_PVT_FAST:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2120, 15, 8),
    /* DLEV_TARGET_LOW_G4_PVT_FAST:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2123, 23, 16),
    /* DLEV_TARGET_HIGH_G4_PVT_FAST:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2117, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_NOM0r_fields[] =
{
    /* DLEV_TARGET_LOW_G5_PVT_NOM:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2127, 7, 0),
    /* DLEV_TARGET_HIGH_G5_PVT_NOM:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2121, 15, 8),
    /* DLEV_TARGET_LOW_G4_PVT_NOM:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2124, 23, 16),
    /* DLEV_TARGET_HIGH_G4_PVT_NOM:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2118, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_SLOW0r_fields[] =
{
    /* DLEV_TARGET_LOW_G5_PVT_SLOW:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2128, 7, 0),
    /* DLEV_TARGET_HIGH_G5_PVT_SLOW:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2122, 15, 8),
    /* DLEV_TARGET_LOW_G4_PVT_SLOW:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2125, 23, 16),
    /* DLEV_TARGET_HIGH_G4_PVT_SLOW:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2119, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_AEQ_20r_fields[] =
{
    /* DLEV_AEQ_1_STEP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2102, 0, 0),
    /* DLEV_AEQ_ENA_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2103, 1, 1),
    /* DLEV_AEQ_ENA_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2104, 2, 2),
    /* DLEV_AEQ_SELECT_OV:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2110, 3, 3),
    /* DLEV_AEQ_SELECT_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2111, 4, 4),
    /* DLEV_AEQ_MUX_SEL_OVR:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2106, 5, 5),
    /* DLEV_AEQ_MUX_SEL_REG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2107, 6, 6),
    /* DLEV_AEQ_OVR:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2108, 7, 7),
    /* DLEV_AEQ_REG:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2109, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G10r_fields[] =
{
    /* DFE_DLEV_LLIMIT_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1087, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_ULIMIT_G1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1104, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G20r_fields[] =
{
    /* DFE_DLEV_LLIMIT_G2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1088, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_ULIMIT_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1105, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G30r_fields[] =
{
    /* DFE_DLEV_LLIMIT_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_ULIMIT_G3:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1106, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G40r_fields[] =
{
    /* DFE_DLEV_LLIMIT_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1090, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_ULIMIT_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1107, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G50r_fields[] =
{
    /* DFE_DLEV_LLIMIT_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_DLEV_ULIMIT_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1108, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_GEAR_1_00r_fields[] =
{
    /* DFE_DLEV_TS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 3, 0),
    /* DFE_DLEV_TS_STOP:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 7, 4),
    /* DFE_DLEV_TS_MIDDLE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_DLEV_TS_STEP:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1102, 21, 16),
    /* DFE_DLEV_TS_DEL:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1100, 25, 22),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_DLEV_WEIGHTED_GAINr_fields[] =
{
    /* DFE_DLEV_WEIGHTED_OUTER_GAIN_UP:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1113, 2, 0),
    /* DFE_DLEV_WEIGHTED_OUTER_GAIN_DN:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1112, 5, 3),
    /* DFE_DLEV_WEIGHTED_INNER_GAIN_UP:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1111, 8, 6),
    /* DFE_DLEV_WEIGHTED_INNER_GAIN_DN:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1110, 11, 9),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G10r_fields[] =
{
    /* DFE_EMUXPER_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1139, 2, 0),
    /* RESERVED3:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 3),
    /* DFE_H2HN_LMS_OPT_G1:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1370, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DFE_EMUXENA_G1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 7, 7),
    /* DFE_EMUXNPAT_G1:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1122, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUX_BIT_ENA_G1:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1146, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G20r_fields[] =
{
    /* DFE_EMUXPER_G2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1140, 2, 0),
    /* RESERVED3:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 3),
    /* DFE_H2HN_LMS_OPT_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1371, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DFE_EMUXENA_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1118, 7, 7),
    /* DFE_EMUXNPAT_G2:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1123, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUX_BIT_ENA_G2:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1147, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G30r_fields[] =
{
    /* DFE_EMUXPER_G3:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1141, 2, 0),
    /* RESERVED3:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 3),
    /* DFE_H2HN_LMS_OPT_G3:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1372, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DFE_EMUXENA_G3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1119, 7, 7),
    /* DFE_EMUXNPAT_G3:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1124, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUX_BIT_ENA_G3:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1148, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G40r_fields[] =
{
    /* DFE_EMUXPER_G4:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1142, 2, 0),
    /* RESERVED3:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 3),
    /* DFE_H2HN_LMS_OPT_G4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1373, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DFE_EMUXENA_G4:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 7, 7),
    /* DFE_EMUXNPAT_G4:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1125, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUX_BIT_ENA_G4:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1149, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G50r_fields[] =
{
    /* DFE_EMUXPER_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1143, 2, 0),
    /* RESERVED3:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 3),
    /* DFE_H2HN_LMS_OPT_G5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1374, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DFE_EMUXENA_G5:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1121, 7, 7),
    /* DFE_EMUXNPAT_G5:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUX_BIT_ENA_G5:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1150, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_100r_fields[] =
{
    /* DFE_EMUXPAT3:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1137, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT3Y:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1138, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_4_30r_fields[] =
{
    /* DFE_FLIP_SLICE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1302, 0, 0),
    /* DFE_FLIP_ELAT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1301, 1, 1),
    /* DFE_FLIP_BIT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1300, 2, 2),
    /* DFE_ELATDLEV_SWAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1115, 3, 3),
    /* DFE_ELATWAITEN_TIMER:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1116, 7, 4),
    /* DFE_EMUXPER_MODE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1144, 8, 8),
    /* RESERVED0:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 9),
    /* DFE_EMUXSW:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1145, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_50r_fields[] =
{
    /* DFE_EMUXPAT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1127, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT0X:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1128, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_60r_fields[] =
{
    /* DFE_EMUXPAT0Y:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1129, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT0Z:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1130, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_70r_fields[] =
{
    /* DFE_EMUXPAT1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1131, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT1Y:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1132, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_80r_fields[] =
{
    /* DFE_EMUXPAT2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1133, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT2X:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1134, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EMUX_CTL_90r_fields[] =
{
    /* DFE_EMUXPAT2Y:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1135, 13, 0),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* DFE_EMUXPAT2Z:16:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1136, 29, 16),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_0_G2_G10r_fields[] =
{
    /* DFE_ENABLE_DLEV_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1174, 0, 0),
    /* DFE_ENABLE_H1_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1181, 1, 1),
    /* DFE_ENABLE_H2_G2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1188, 2, 2),
    /* DFE_ENABLE_H3_G2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1195, 3, 3),
    /* DFE_ENABLE_H4_G2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1202, 4, 4),
    /* DFE_ENABLE_H5_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1209, 5, 5),
    /* DFE_ENABLE_H6_G2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1216, 6, 6),
    /* DFE_ENABLE_H7_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1223, 7, 7),
    /* DFE_ENABLE_H8_G2:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1230, 8, 8),
    /* DFE_ENABLE_H9_G2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1237, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_ENABLE_DLEV_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1173, 16, 16),
    /* DFE_ENABLE_H1_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1180, 17, 17),
    /* DFE_ENABLE_H2_G1:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1187, 18, 18),
    /* DFE_ENABLE_H3_G1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1194, 19, 19),
    /* DFE_ENABLE_H4_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1201, 20, 20),
    /* DFE_ENABLE_H5_G1:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1208, 21, 21),
    /* DFE_ENABLE_H6_G1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1215, 22, 22),
    /* DFE_ENABLE_H7_G1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1222, 23, 23),
    /* DFE_ENABLE_H8_G1:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1229, 24, 24),
    /* DFE_ENABLE_H9_G1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1236, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_0_G4_G30r_fields[] =
{
    /* DFE_ENABLE_DLEV_G4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1176, 0, 0),
    /* DFE_ENABLE_H1_G4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1183, 1, 1),
    /* DFE_ENABLE_H2_G4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1190, 2, 2),
    /* DFE_ENABLE_H3_G4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1197, 3, 3),
    /* DFE_ENABLE_H4_G4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1204, 4, 4),
    /* DFE_ENABLE_H5_G4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1211, 5, 5),
    /* DFE_ENABLE_H6_G4:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1218, 6, 6),
    /* DFE_ENABLE_H7_G4:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1225, 7, 7),
    /* DFE_ENABLE_H8_G4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1232, 8, 8),
    /* DFE_ENABLE_H9_G4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1239, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_ENABLE_DLEV_G3:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1175, 16, 16),
    /* DFE_ENABLE_H1_G3:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1182, 17, 17),
    /* DFE_ENABLE_H2_G3:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1189, 18, 18),
    /* DFE_ENABLE_H3_G3:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1196, 19, 19),
    /* DFE_ENABLE_H4_G3:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1203, 20, 20),
    /* DFE_ENABLE_H5_G3:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1210, 21, 21),
    /* DFE_ENABLE_H6_G3:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1217, 22, 22),
    /* DFE_ENABLE_H7_G3:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1224, 23, 23),
    /* DFE_ENABLE_H8_G3:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1231, 24, 24),
    /* DFE_ENABLE_H9_G3:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1238, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_0_G6_G5r_fields[] =
{
    /* DFE_ENABLE_DLEV_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1177, 0, 0),
    /* DFE_ENABLE_H1_G5:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1184, 1, 1),
    /* DFE_ENABLE_H2_G5:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1191, 2, 2),
    /* DFE_ENABLE_H3_G5:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1198, 3, 3),
    /* DFE_ENABLE_H4_G5:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1205, 4, 4),
    /* DFE_ENABLE_H5_G5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1212, 5, 5),
    /* DFE_ENABLE_H6_G5:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1219, 6, 6),
    /* DFE_ENABLE_H7_G5:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1226, 7, 7),
    /* DFE_ENABLE_H8_G5:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1233, 8, 8),
    /* DFE_ENABLE_H9_G5:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1240, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_0_SATA_G2_G10r_fields[] =
{
    /* DFE_ENABLE_DLEV_SATA_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1179, 0, 0),
    /* DFE_ENABLE_H1_SATA_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1186, 1, 1),
    /* DFE_ENABLE_H2_SATA_G2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1193, 2, 2),
    /* DFE_ENABLE_H3_SATA_G2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1200, 3, 3),
    /* DFE_ENABLE_H4_SATA_G2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1207, 4, 4),
    /* DFE_ENABLE_H5_SATA_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1214, 5, 5),
    /* DFE_ENABLE_H6_SATA_G2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1221, 6, 6),
    /* DFE_ENABLE_H7_SATA_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1228, 7, 7),
    /* DFE_ENABLE_H8_SATA_G2:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1235, 8, 8),
    /* DFE_ENABLE_H9_SATA_G2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1242, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_ENABLE_DLEV_SATA_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1178, 16, 16),
    /* DFE_ENABLE_H1_SATA_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1185, 17, 17),
    /* DFE_ENABLE_H2_SATA_G1:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1192, 18, 18),
    /* DFE_ENABLE_H3_SATA_G1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1199, 19, 19),
    /* DFE_ENABLE_H4_SATA_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1206, 20, 20),
    /* DFE_ENABLE_H5_SATA_G1:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1213, 21, 21),
    /* DFE_ENABLE_H6_SATA_G1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1220, 22, 22),
    /* DFE_ENABLE_H7_SATA_G1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1227, 23, 23),
    /* DFE_ENABLE_H8_SATA_G1:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1234, 24, 24),
    /* DFE_ENABLE_H9_SATA_G1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1241, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_1_G2_G10r_fields[] =
{
    /* DFE_ENABLE_VGA_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1248, 0, 0),
    /* DFE_ENABLE_AEQ_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1152, 1, 1),
    /* DFE_ENABLE_C0_G2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1159, 2, 2),
    /* DFE_ENABLE_C1_G2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1164, 3, 3),
    /* DFE_ENABLE_CM1_G2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1169, 4, 4),
    /* DFE_ENABLE_PEQ_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1243, 5, 5),
    /* RESERVED3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 6, 6),
    /* DFE_PATDET_ENA_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1430, 7, 7),
    /* DFE_RXA_RXDFECONFIG_G2:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1769, 11, 8),
    /* RESERVED2:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 12),
    /* DFE_ENABLE_VGA_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1247, 16, 16),
    /* DFE_ENABLE_AEQ_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1151, 17, 17),
    /* DFE_ENABLE_C0_G1:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1158, 18, 18),
    /* DFE_ENABLE_C1_G1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1163, 19, 19),
    /* DFE_ENABLE_CM1_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1168, 20, 20),
    /* RESERVED1:21:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 22, 21),
    /* DFE_PATDET_ENA_G1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1429, 23, 23),
    /* DFE_RXA_RXDFECONFIG_G1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1768, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_1_G4_G30r_fields[] =
{
    /* DFE_ENABLE_VGA_G4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1250, 0, 0),
    /* DFE_ENABLE_AEQ_G4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1154, 1, 1),
    /* DFE_ENABLE_C0_G4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1161, 2, 2),
    /* DFE_ENABLE_C1_G4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1166, 3, 3),
    /* DFE_ENABLE_CM1_G4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1171, 4, 4),
    /* DFE_ENABLE_PEQ_G4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1245, 5, 5),
    /* RESERVED3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 6, 6),
    /* DFE_PATDET_ENA_G4:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1432, 7, 7),
    /* DFE_RXA_RXDFECONFIG_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1771, 11, 8),
    /* RESERVED2:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 12),
    /* DFE_ENABLE_VGA_G3:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1249, 16, 16),
    /* DFE_ENABLE_AEQ_G3:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1153, 17, 17),
    /* DFE_ENABLE_C0_G3:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1160, 18, 18),
    /* DFE_ENABLE_C1_G3:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1165, 19, 19),
    /* DFE_ENABLE_CM1_G3:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1170, 20, 20),
    /* DFE_ENABLE_PEQ_G3:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1244, 21, 21),
    /* RESERVED1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 22, 22),
    /* DFE_PATDET_ENA_G3:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1431, 23, 23),
    /* DFE_RXA_RXDFECONFIG_G3:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1770, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_1_G6_G5r_fields[] =
{
    /* DFE_ENABLE_VGA_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1251, 0, 0),
    /* DFE_ENABLE_AEQ_G5:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1155, 1, 1),
    /* DFE_ENABLE_C0_G5:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1162, 2, 2),
    /* DFE_ENABLE_C1_G5:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1167, 3, 3),
    /* DFE_ENABLE_CM1_G5:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1172, 4, 4),
    /* DFE_ENABLE_PEQ_G5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1246, 5, 5),
    /* RESERVED1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 6, 6),
    /* DFE_PATDET_ENA_G5:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1433, 7, 7),
    /* DFE_RXA_RXDFECONFIG_G5:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1772, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EN_1_SATA_G2_G10r_fields[] =
{
    /* DFE_ENABLE_VGA_SATA_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1253, 0, 0),
    /* DFE_ENABLE_AEQ_SATA_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1157, 1, 1),
    /* RESERVED3:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 6, 2),
    /* DFE_PATDET_ENA_SATA_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1435, 7, 7),
    /* DFE_RXA_RXDFECONFIG_SATA_G2:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1774, 11, 8),
    /* RESERVED2:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 12),
    /* DFE_ENABLE_VGA_SATA_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1252, 16, 16),
    /* DFE_ENABLE_AEQ_SATA_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1156, 17, 17),
    /* RESERVED1:18:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 22, 18),
    /* DFE_PATDET_ENA_SATA_G1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1434, 23, 23),
    /* DFE_RXA_RXDFECONFIG_SATA_G1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1773, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EQPRESET_ENA_1_00r_fields[] =
{
    /* DFE_EQPRESET_ENA_DLEV:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1255, 0, 0),
    /* RESERVED2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 1, 1),
    /* DFE_EQPRESET_ENA_H2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1256, 2, 2),
    /* DFE_EQPRESET_ENA_H3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1257, 3, 3),
    /* DFE_EQPRESET_ENA_H4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1258, 4, 4),
    /* DFE_EQPRESET_ENA_H5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1259, 5, 5),
    /* DFE_EQPRESET_ENA_H6:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1260, 6, 6),
    /* DFE_EQPRESET_ENA_H7:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1261, 7, 7),
    /* DFE_EQPRESET_ENA_H8:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1262, 8, 8),
    /* DFE_EQPRESET_ENA_H9:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1263, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_EQPRESET_ENA_VGA:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1265, 16, 16),
    /* DFE_EQPRESET_ENA_AEQ:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1254, 17, 17),
    /* DFE_EQPRESET_ENA_PEQ:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1264, 18, 18),
    /* RESERVED0:19:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 19)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL1_G6_G10r_fields[] =
{
    /* RESERVED1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 3, 0),
    /* DFE_EQ_DONE_CTRL_G5:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1271, 7, 4),
    /* DFE_EQ_DONE_CTRL_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1270, 11, 8),
    /* DFE_EQ_DONE_CTRL_G3:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1269, 15, 12),
    /* DFE_EQ_DONE_CTRL_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1268, 19, 16),
    /* DFE_EQ_DONE_CTRL_G1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1267, 23, 20),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL2r_fields[] =
{
    /* DFE_PCADDR_GE_LIMIT1:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1453, 6, 0),
    /* RESERVED1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 7),
    /* DFE_PCADDR_GE_LIMIT2:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1454, 14, 8),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G10r_fields[] =
{
    /* DFE_FIXED_H1P_CODE_ODD_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1290, 9, 0),
    /* DFE_FIXED_H1_ENA_G1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1295, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_FIXED_H1P_CODE_EVEN_G1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1285, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G20r_fields[] =
{
    /* DFE_FIXED_H1P_CODE_ODD_G2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1291, 9, 0),
    /* DFE_FIXED_H1_ENA_G2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1296, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_FIXED_H1P_CODE_EVEN_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1286, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G30r_fields[] =
{
    /* DFE_FIXED_H1P_CODE_ODD_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1292, 9, 0),
    /* DFE_FIXED_H1_ENA_G3:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1297, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_FIXED_H1P_CODE_EVEN_G3:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1287, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G40r_fields[] =
{
    /* DFE_FIXED_H1P_CODE_ODD_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1293, 9, 0),
    /* DFE_FIXED_H1_ENA_G4:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1298, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_FIXED_H1P_CODE_EVEN_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1288, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G50r_fields[] =
{
    /* DFE_FIXED_H1P_CODE_ODD_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1294, 9, 0),
    /* DFE_FIXED_H1_ENA_G5:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1299, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_FIXED_H1P_CODE_EVEN_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1289, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G10r_fields[] =
{
    /* DFE_FIXED_H1N_CODE_ODD_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1280, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_FIXED_H1N_CODE_EVEN_G1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1275, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G20r_fields[] =
{
    /* DFE_FIXED_H1N_CODE_ODD_G2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1281, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_FIXED_H1N_CODE_EVEN_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1276, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G30r_fields[] =
{
    /* DFE_FIXED_H1N_CODE_ODD_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1282, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_FIXED_H1N_CODE_EVEN_G3:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1277, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G40r_fields[] =
{
    /* DFE_FIXED_H1N_CODE_ODD_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1283, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_FIXED_H1N_CODE_EVEN_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1278, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G50r_fields[] =
{
    /* DFE_FIXED_H1N_CODE_ODD_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1284, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_FIXED_H1N_CODE_EVEN_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1279, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENAA_38_39_36_370r_fields[] =
{
    /* DFESM_GENENA_REG36:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(746, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG37:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(747, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG38:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(748, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG39:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(749, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_10_11_8_90r_fields[] =
{
    /* DFESM_GENENA_REG8:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(791, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG9:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(792, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG10:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(718, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG11:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(719, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_14_15_12_130r_fields[] =
{
    /* DFESM_GENENA_REG12:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(720, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG13:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(721, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG14:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG15:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(723, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_18_19_16_170r_fields[] =
{
    /* DFESM_GENENA_REG16:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(724, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG17:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(725, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG18:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(726, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG19:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(727, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_22_23_20_210r_fields[] =
{
    /* DFESM_GENENA_REG20:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(729, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG21:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(730, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG22:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(731, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG23:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(732, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_26_27_24_250r_fields[] =
{
    /* DFESM_GENENA_REG24:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(733, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG25:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(734, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG26:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(735, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG27:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(736, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_2_3_0_10r_fields[] =
{
    /* DFESM_GENENA_REG0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(716, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG1:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(717, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG2:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(728, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG3:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(739, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_30_31_28_290r_fields[] =
{
    /* DFESM_GENENA_REG28:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(737, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG29:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(738, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG30:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(740, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG31:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(741, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_34_35_32_330r_fields[] =
{
    /* DFESM_GENENA_REG32:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(742, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG33:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(743, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG34:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(744, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG35:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(745, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_42_43_40_410r_fields[] =
{
    /* DFESM_GENENA_REG40:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(751, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG41:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(752, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG42:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(753, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG43:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(754, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_46_47_44_450r_fields[] =
{
    /* DFESM_GENENA_REG44:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(755, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG45:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(756, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG46:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(757, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG47:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(758, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_50_51_48_490r_fields[] =
{
    /* DFESM_GENENA_REG48:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(759, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG49:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(760, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG50:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(762, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG51:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(763, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_54_55_52_530r_fields[] =
{
    /* DFESM_GENENA_REG52:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(764, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG53:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(765, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG54:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(766, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG55:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(767, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_58_59_56_570r_fields[] =
{
    /* DFESM_GENENA_REG56:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(768, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG57:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(769, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG58:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(770, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG59:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(771, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_62_63_60_610r_fields[] =
{
    /* DFESM_GENENA_REG60:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(773, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG61:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(774, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG62:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(775, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG63:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(776, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_66_67_64_650r_fields[] =
{
    /* DFESM_GENENA_REG64:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(777, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG65:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(778, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG66:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(779, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG67:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(780, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_6_7_4_50r_fields[] =
{
    /* DFESM_GENENA_REG4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(750, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG5:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(761, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG6:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG7:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(783, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_70_71_68_690r_fields[] =
{
    /* DFESM_GENENA_REG68:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG69:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(782, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG70:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(784, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG71:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(785, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_74_75_72_730r_fields[] =
{
    /* DFESM_GENENA_REG72:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 4, 0),
    /* RESERVED3:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 5),
    /* DFESM_GENENA_REG73:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFESM_GENENA_REG74:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(788, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFESM_GENENA_REG75:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(789, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENENA_76r_fields[] =
{
    /* DFESM_GENENA_REG76:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(790, 4, 0),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GENERAL_00r_fields[] =
{
    /* DFE_RXDFECLK_GATE_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1776, 0, 0),
    /* DFE_RXDFECLK_FORCE_HIGH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1775, 1, 1),
    /* DFE_ROAM_R2R_LATCH_BYPASS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1763, 2, 2),
    /* DFE_ERRLATCH_H1BER_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1272, 3, 3),
    /* DFE_ACTRL_EVENODD_MUX_INVERT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(919, 4, 4),
    /* DFE_THRESH_ODD_SEL_TO_ACORE_INVERT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1939, 5, 5),
    /* DFE_FAST_EQFRZ_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1273, 6, 6),
    /* DFE_LATCHCAL_GATE_DISABLE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1393, 7, 7),
    /* DFE_PD_CLK_GATING_DISABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1455, 8, 8),
    /* DFE_ASYMMETRIC_IND_H1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1012, 9, 9),
    /* DFE_H2H1BER_MODE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1369, 10, 10),
    /* DFE_PE_SAS_BKCH_DISABLE_G4:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1653, 11, 11),
    /* DFE_PE_SAS_BKCH_DISABLE_G3:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1652, 12, 12),
    /* DFE_PE_SAS_BKCH_DISABLE_G2:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1651, 13, 13),
    /* DFE_PE_SAS_BKCH_DISABLE_G1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1650, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_POST_BCA_AEQ_LIMIT_FRZ_ENA:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1675, 16, 16),
    /* DFE_USE_F_ADAPT_FOR_POST_BCA:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1974, 17, 17),
    /* DFE_FREEZE_AEQ_LOOP_WHEN_DESELECTED:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1303, 18, 18),
    /* DFE_POST_BCA_AEQ_FRZ_LIMIT:19:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1674, 23, 19),
    /* DFE_H4_MAG_LIMIT:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1375, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_0_G2_G10r_fields[] =
{
    /* DFE_AEQ_GD_NUM_TAP_G2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(960, 3, 0),
    /* DFE_AEQ_GD_M_ENA_G2:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(955, 12, 4),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_AEQ_GD_NUM_TAP_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(959, 19, 16),
    /* DFE_AEQ_GD_M_ENA_G1:20:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(954, 28, 20),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_0_G4_G30r_fields[] =
{
    /* DFE_AEQ_GD_NUM_TAP_G4:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(962, 3, 0),
    /* DFE_AEQ_GD_M_ENA_G4:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(957, 12, 4),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_AEQ_GD_NUM_TAP_G3:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(961, 19, 16),
    /* DFE_AEQ_GD_M_ENA_G3:20:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(956, 28, 20),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_0_G6_G5r_fields[] =
{
    /* DFE_AEQ_GD_NUM_TAP_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(963, 3, 0),
    /* DFE_AEQ_GD_M_ENA_G5:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(958, 12, 4),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_1_00r_fields[] =
{
    /* DFE_TXBC_POST_CURSOR_GD_NUM_TAP:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1953, 3, 0),
    /* DFE_TXBC_POST_CURSOR_GD_M_ENA:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1952, 12, 4),
    /* RESERVED0:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 13),
    /* DFE_AEQ_LMS_NUM_TAP:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(988, 18, 16),
    /* DFE_AEQ_LMS_M_ENA:19:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(987, 23, 19),
    /* DFE_TXBC_PRE_CURSOR_START:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1961, 25, 24),
    /* DFE_TXBC_PRE_CURSOR_STOP:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1962, 27, 26),
    /* DFE_TXBC_PRE_CURSOR_M_ENA:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1960, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_2_30r_fields[] =
{
    /* DFE_TXBC_POST_CURSOR_START:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1956, 2, 0),
    /* DFE_TXBC_POST_CURSOR_STOP:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1957, 5, 3),
    /* DFE_TXBC_POST_CURSOR_M_ENA:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1955, 10, 6),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_TXBC_MAIN_CURSOR_START:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1949, 18, 16),
    /* DFE_TXBC_MAIN_CURSOR_STOP:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1950, 21, 19),
    /* DFE_TXBC_MAIN_CURSOR_M_ENA:22:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1948, 26, 22),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_4_G2_G10r_fields[] =
{
    /* DFE_AEQ_GD_LONE_PULSE_MODE_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(950, 0, 0),
    /* DFE_AEQ_GD_PAT0_G2:1:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(965, 9, 1),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_AEQ_GD_LONE_PULSE_MODE_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(949, 16, 16),
    /* DFE_AEQ_GD_PAT0_G1:17:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(964, 25, 17),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_4_G4_G30r_fields[] =
{
    /* DFE_AEQ_GD_LONE_PULSE_MODE_G4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 0, 0),
    /* DFE_AEQ_GD_PAT0_G4:1:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(967, 9, 1),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_AEQ_GD_LONE_PULSE_MODE_G3:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(951, 16, 16),
    /* DFE_AEQ_GD_PAT0_G3:17:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(966, 25, 17),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_4_G6_G5r_fields[] =
{
    /* DFE_AEQ_GD_LONE_PULSE_MODE_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(953, 0, 0),
    /* DFE_AEQ_GD_PAT0_G5:1:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(968, 9, 1),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_5_G2_G10r_fields[] =
{
    /* DFE_AEQ_GD_PAT1_G2:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(970, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_AEQ_GD_PAT1_G1:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(969, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_5_G4_G30r_fields[] =
{
    /* DFE_AEQ_GD_PAT1_G4:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(972, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_AEQ_GD_PAT1_G3:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(971, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_GRDN_5_G6_G5r_fields[] =
{
    /* DFE_AEQ_GD_PAT1_G5:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(973, 8, 0),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER2r_fields[] =
{
    /* DFE_H1BER_T_OVERRIDE_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1332, 0, 0),
    /* DFE_H1BER_T_OVERRIDE_G4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1331, 1, 1),
    /* DFE_H1BER_T_OVERRIDE_G3:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1330, 2, 2),
    /* DFE_H1BER_T_OVERRIDE_G2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1329, 3, 3),
    /* DFE_H1BER_T_OVERRIDE_G1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1328, 4, 4),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_1_00r_fields[] =
{
    /* DFE_H1BER_INNER_SCALE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1318, 4, 0),
    /* DFE_H1BER_OUTER_SCALE:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1319, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1BER_CTRL:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1316, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_30r_fields[] =
{
    /* DFE_H1BER_T1_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1320, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1BER_T2_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1321, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_40r_fields[] =
{
    /* DFE_H1BER_T3_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1322, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1BER_T4_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1323, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_50r_fields[] =
{
    /* DFE_H1BER_T5_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1324, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1BER_T6_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1325, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_60r_fields[] =
{
    /* DFE_H1BER_T7_FORCE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1326, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1BER_T8_FORCE:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1327, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1BER_STS_0_ROr_fields[] =
{
    /* DFE_H1BER_FUZZ:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1317, 5, 0),
    /* RESERVED0:6:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 6)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL1r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* DFE_NO_0_H1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1408, 1, 1),
    /* DFE_H1_SYMMETRIC_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1368, 2, 2),
    /* DFE_H1POFFSET:3:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1340, 7, 3),
    /* DFE_H1NOFFSET:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1339, 12, 8),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G10r_fields[] =
{
    /* DFE_H1ULIMIT_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1342, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1LLIMIT_G1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1334, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G20r_fields[] =
{
    /* DFE_H1ULIMIT_G2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1343, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1LLIMIT_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1335, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G30r_fields[] =
{
    /* DFE_H1ULIMIT_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1344, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1LLIMIT_G3:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1336, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G40r_fields[] =
{
    /* DFE_H1ULIMIT_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1345, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1LLIMIT_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1337, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G50r_fields[] =
{
    /* DFE_H1ULIMIT_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1346, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_H1LLIMIT_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1338, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_11_100r_fields[] =
{
    /* DFESM_INSTRUCTION_REG10:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(808, 15, 0),
    /* DFESM_INSTRUCTION_REG11:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(809, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_13_120r_fields[] =
{
    /* DFESM_INSTRUCTION_REG12:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(810, 15, 0),
    /* DFESM_INSTRUCTION_REG13:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(811, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_15_140r_fields[] =
{
    /* DFESM_INSTRUCTION_REG14:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(812, 15, 0),
    /* DFESM_INSTRUCTION_REG15:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(813, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_17_160r_fields[] =
{
    /* DFESM_INSTRUCTION_REG16:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(814, 15, 0),
    /* DFESM_INSTRUCTION_REG17:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(815, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_19_180r_fields[] =
{
    /* DFESM_INSTRUCTION_REG18:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(816, 15, 0),
    /* DFESM_INSTRUCTION_REG19:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(817, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_1_00r_fields[] =
{
    /* DFESM_INSTRUCTION_REG0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(806, 15, 0),
    /* DFESM_INSTRUCTION_REG1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(807, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_21_200r_fields[] =
{
    /* DFESM_INSTRUCTION_REG20:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(819, 15, 0),
    /* DFESM_INSTRUCTION_REG21:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(820, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_23_220r_fields[] =
{
    /* DFESM_INSTRUCTION_REG22:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(821, 15, 0),
    /* DFESM_INSTRUCTION_REG23:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(822, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_25_240r_fields[] =
{
    /* DFESM_INSTRUCTION_REG24:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(823, 15, 0),
    /* DFESM_INSTRUCTION_REG25:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_27_260r_fields[] =
{
    /* DFESM_INSTRUCTION_REG26:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(825, 15, 0),
    /* DFESM_INSTRUCTION_REG27:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(826, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_29_280r_fields[] =
{
    /* DFESM_INSTRUCTION_REG28:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(827, 15, 0),
    /* DFESM_INSTRUCTION_REG29:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(828, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_31_300r_fields[] =
{
    /* DFESM_INSTRUCTION_REG30:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 15, 0),
    /* DFESM_INSTRUCTION_REG31:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(831, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_33_320r_fields[] =
{
    /* DFESM_INSTRUCTION_REG32:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(832, 15, 0),
    /* DFESM_INSTRUCTION_REG33:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(833, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_35_340r_fields[] =
{
    /* DFESM_INSTRUCTION_REG34:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 15, 0),
    /* DFESM_INSTRUCTION_REG35:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(835, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_37_360r_fields[] =
{
    /* DFESM_INSTRUCTION_REG36:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 15, 0),
    /* DFESM_INSTRUCTION_REG37:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(837, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_39_380r_fields[] =
{
    /* DFESM_INSTRUCTION_REG38:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 15, 0),
    /* DFESM_INSTRUCTION_REG39:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(839, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_3_20r_fields[] =
{
    /* DFESM_INSTRUCTION_REG2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(818, 15, 0),
    /* DFESM_INSTRUCTION_REG3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_41_400r_fields[] =
{
    /* DFESM_INSTRUCTION_REG40:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(841, 15, 0),
    /* DFESM_INSTRUCTION_REG41:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(842, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_43_420r_fields[] =
{
    /* DFESM_INSTRUCTION_REG42:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(843, 15, 0),
    /* DFESM_INSTRUCTION_REG43:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(844, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_45_440r_fields[] =
{
    /* DFESM_INSTRUCTION_REG44:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(845, 15, 0),
    /* DFESM_INSTRUCTION_REG45:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(846, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_47_460r_fields[] =
{
    /* DFESM_INSTRUCTION_REG46:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(847, 15, 0),
    /* DFESM_INSTRUCTION_REG47:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(848, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_49_480r_fields[] =
{
    /* DFESM_INSTRUCTION_REG48:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(849, 15, 0),
    /* DFESM_INSTRUCTION_REG49:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(850, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_51_500r_fields[] =
{
    /* DFESM_INSTRUCTION_REG50:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(852, 15, 0),
    /* DFESM_INSTRUCTION_REG51:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(853, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_53_520r_fields[] =
{
    /* DFESM_INSTRUCTION_REG52:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(854, 15, 0),
    /* DFESM_INSTRUCTION_REG53:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(855, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_55_540r_fields[] =
{
    /* DFESM_INSTRUCTION_REG54:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(856, 15, 0),
    /* DFESM_INSTRUCTION_REG55:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(857, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_57_560r_fields[] =
{
    /* DFESM_INSTRUCTION_REG56:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(858, 15, 0),
    /* DFESM_INSTRUCTION_REG57:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(859, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_59_580r_fields[] =
{
    /* DFESM_INSTRUCTION_REG58:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(860, 15, 0),
    /* DFESM_INSTRUCTION_REG59:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(861, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_5_40r_fields[] =
{
    /* DFESM_INSTRUCTION_REG4:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 15, 0),
    /* DFESM_INSTRUCTION_REG5:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(851, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_61_600r_fields[] =
{
    /* DFESM_INSTRUCTION_REG60:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(863, 15, 0),
    /* DFESM_INSTRUCTION_REG61:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(864, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_63_620r_fields[] =
{
    /* DFESM_INSTRUCTION_REG62:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(865, 15, 0),
    /* DFESM_INSTRUCTION_REG63:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(866, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_65_640r_fields[] =
{
    /* DFESM_INSTRUCTION_REG64:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(867, 15, 0),
    /* DFESM_INSTRUCTION_REG65:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(868, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_67_660r_fields[] =
{
    /* DFESM_INSTRUCTION_REG66:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(869, 15, 0),
    /* DFESM_INSTRUCTION_REG67:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(870, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_69_680r_fields[] =
{
    /* DFESM_INSTRUCTION_REG68:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(871, 15, 0),
    /* DFESM_INSTRUCTION_REG69:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(872, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_71_700r_fields[] =
{
    /* DFESM_INSTRUCTION_REG70:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(874, 15, 0),
    /* DFESM_INSTRUCTION_REG71:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(875, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_73_720r_fields[] =
{
    /* DFESM_INSTRUCTION_REG72:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(876, 15, 0),
    /* DFESM_INSTRUCTION_REG73:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(877, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_75_740r_fields[] =
{
    /* DFESM_INSTRUCTION_REG74:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(878, 15, 0),
    /* DFESM_INSTRUCTION_REG75:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(879, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_76r_fields[] =
{
    /* DFESM_INSTRUCTION_REG76:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(880, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_7_60r_fields[] =
{
    /* DFESM_INSTRUCTION_REG6:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(862, 15, 0),
    /* DFESM_INSTRUCTION_REG7:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(873, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_INSTRUCTION_9_80r_fields[] =
{
    /* DFESM_INSTRUCTION_REG8:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(881, 15, 0),
    /* DFESM_INSTRUCTION_REG9:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(882, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_ISEL_CTL1r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* DFE_ISEL_AD_DIRECTION:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1376, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G3_G20r_fields[] =
{
    /* DFE_ISEL_SEED_REG_G3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1390, 4, 0),
    /* DFE_ISEL_MAX_G3:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1382, 9, 5),
    /* DFE_ISEL_MIN_G3:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1386, 14, 10),
    /* DFE_ISEL_ENABLE_G3:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1378, 15, 15),
    /* DFE_ISEL_SEED_REG_G2:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1389, 20, 16),
    /* DFE_ISEL_MAX_G2:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1381, 25, 21),
    /* DFE_ISEL_MIN_G2:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1385, 30, 26),
    /* DFE_ISEL_ENABLE_G2:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1377, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G5_G40r_fields[] =
{
    /* DFE_ISEL_SEED_REG_G5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1392, 4, 0),
    /* DFE_ISEL_MAX_G5:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1384, 9, 5),
    /* DFE_ISEL_MIN_G5:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1388, 14, 10),
    /* DFE_ISEL_ENABLE_G5:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1380, 15, 15),
    /* DFE_ISEL_SEED_REG_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1391, 20, 16),
    /* DFE_ISEL_MAX_G4:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1383, 25, 21),
    /* DFE_ISEL_MIN_G4:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1387, 30, 26),
    /* DFE_ISEL_ENABLE_G4:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1379, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_MANUAL_MODE_1_00r_fields[] =
{
    /* DFE_PARSEL:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1411, 4, 0),
    /* DFE_SNAP_LOOP_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1903, 5, 5),
    /* DFE_MAN_MODE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1407, 6, 6),
    /* DFE_MAN_ADJ:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1406, 7, 7),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* DFE_PARDAT:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1409, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_MANUAL_MODE_ROr_fields[] =
{
    /* DFE_PARDAT_RD:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1410, 9, 0),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATDET_FREEZE_ENA0r_fields[] =
{
    /* DFE_DLEV_FRZ_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 0, 0),
    /* DFE_DFE_FRZ_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1082, 1, 1),
    /* DFE_AEQ_FRZ_ENA:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(943, 2, 2),
    /* DFE_TXCK_FRZ_ENA:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1967, 3, 3),
    /* DFE_PATDET_WHILE_BCA_ENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1451, 4, 4),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT4r_fields[] =
{
    /* DFE_PATDET_THRESHACTMIN:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1450, 4, 0),
    /* DFE_PATDET_PWRSAVING:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1439, 6, 5),
    /* RESERVED0:7:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 7)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT5r_fields[] =
{
    /* DFE_PATDET_DIAG_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1424, 0, 0),
    /* DFE_PATDET_DIAG_WINDOW:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1428, 5, 1),
    /* DFE_PATDET_DIAG_START:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1427, 6, 6),
    /* DFE_PATDET_DIAG_CLR:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1422, 7, 7),
    /* DFE_PATDET_DIAG_SATURATION_STOP:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1426, 8, 8),
    /* DFE_PATDET_DIAG_PE_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1425, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_11_10_DIAG_RO0r_fields[] =
{
    /* DFE_PATDET_1T3T_CNT:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1413, 11, 0),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PATDET_1T4T_CNT:16:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1414, 27, 16),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_13_12_DIAG_RO0r_fields[] =
{
    /* DFE_PATDET_2T3T_CNT:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1416, 3, 0),
    /* DFE_PATDET_2T4T_CNT:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1417, 7, 4),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* DFE_PATDET_3T4T_CNT:16:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1419, 28, 16),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_15_14_DIAG_ROr_fields[] =
{
    /* DFE_PATDET_DIAG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1423, 0, 0),
    /* DFE_PATDET_WINDOW_CNT:1:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1452, 14, 1),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_1_00r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* DFE_PATDET_FRZMIN:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1437, 5, 1),
    /* DFE_PATDET_FRZDEL:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1436, 10, 6),
    /* RESERVED0:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 11),
    /* DFE_PATDET_THRESH1TMAX:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1443, 20, 16),
    /* DFE_PATDET_THRESH2TMAX:21:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1446, 24, 21),
    /* DFE_PATDET_THRESH3TMAX:25:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1448, 28, 25),
    /* DFE_PATDET_THRESH4TMAX:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1449, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_3_20r_fields[] =
{
    /* DFE_PATDET_THRESH12TMAX:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1440, 4, 0),
    /* DFE_PATDET_THRESH13TMAX:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1441, 9, 5),
    /* DFE_PATDET_THRESH14TMAX:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1442, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PATDET_THRESH23TMAX:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1444, 19, 16),
    /* DFE_PATDET_THRESH24TMAX:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1445, 23, 20),
    /* DFE_PATDET_THRESH34TMAX:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1447, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_7_6_DIAG_RO0r_fields[] =
{
    /* DFE_PATDET_1T_CNT:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1415, 12, 0),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_PATDET_2T_CNT:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1418, 19, 16),
    /* DFE_PATDET_3T_CNT:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1420, 23, 20),
    /* DFE_PATDET_4T_CNT:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1421, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_9_8_DIAG_RO0r_fields[] =
{
    /* DFE_PATDET_MA_CNT:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1438, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PATDET_1T2T_CNT:16:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1412, 27, 16),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PEQ_CTL0r_fields[] =
{
    /* DFE_PEQ_MAXLIMIT:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1460, 2, 0),
    /* DFE_PEQ_MINLIMIT:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1461, 5, 3),
    /* RESERVED0:6:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 6)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PEQ_GAIN_G5_G4_G30r_fields[] =
{
    /* DFE_PEQ_GAIN_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1459, 3, 0),
    /* DFE_PEQ_GAIN_G4:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1458, 7, 4),
    /* DFE_PEQ_GAIN_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1457, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PEQ_NSTART_NSTOP_G5_G4_G30r_fields[] =
{
    /* DFE_PEQ_N_START_G5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1464, 4, 0),
    /* DFE_PEQ_N_STOP_G5:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1467, 9, 5),
    /* DFE_PEQ_N_START_G4:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1463, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PEQ_N_STOP_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1466, 20, 16),
    /* DFE_PEQ_N_START_G3:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1462, 25, 21),
    /* DFE_PEQ_N_STOP_G3:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1465, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM0r_fields[] =
{
    /* DFE_PESM_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1469, 0, 0),
    /* DFE_PE_FOM_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1542, 1, 1),
    /* DFE_PE_RELOCK_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1649, 2, 2),
    /* DFE_PE_LOCKTOREF_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1588, 3, 3),
    /* DFE_PEACTIVE_DISABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1456, 4, 4),
    /* DFE_PESM_ISEL_LUT_DISABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1470, 5, 5),
    /* DFE_PESM_QSKEW_LUT_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1471, 6, 6),
    /* DFE_PESM_AEQVGA_STATE_DURATION:7:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1468, 9, 7),
    /* DFE_BLANK_RXDATA_DISABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1053, 10, 10),
    /* DFE_DONT_BLANK_RXDATA_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1114, 11, 11),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_1_G10r_fields[] =
{
    /* DFE_PE_R1_COEFF_G1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1634, 5, 0),
    /* DFE_PE_R2_COEFF_G1:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1639, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_R3_COEFF_G1:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1644, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_1_G20r_fields[] =
{
    /* DFE_PE_R1_COEFF_G2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1635, 5, 0),
    /* DFE_PE_R2_COEFF_G2:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1640, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_R3_COEFF_G2:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1645, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_1_G30r_fields[] =
{
    /* DFE_PE_R1_COEFF_G3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1636, 5, 0),
    /* DFE_PE_R2_COEFF_G3:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1641, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_R3_COEFF_G3:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1646, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_1_G40r_fields[] =
{
    /* DFE_PE_R1_COEFF_G4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1637, 5, 0),
    /* DFE_PE_R2_COEFF_G4:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1642, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_R3_COEFF_G4:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1647, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_1_G50r_fields[] =
{
    /* DFE_PE_R1_COEFF_G5:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1638, 5, 0),
    /* DFE_PE_R2_COEFF_G5:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1643, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_R3_COEFF_G5:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1648, 21, 16),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_2_G10r_fields[] =
{
    /* DFE_PE_AEQ_1_SEED_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1472, 7, 0),
    /* DFE_PE_AEQ_2_SEED_G1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1477, 15, 8),
    /* DFE_PE_AEQ_3_SEED_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1482, 23, 16),
    /* DFE_PE_AEQ_4_SEED_G1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1487, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_2_G20r_fields[] =
{
    /* DFE_PE_AEQ_1_SEED_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1473, 7, 0),
    /* DFE_PE_AEQ_2_SEED_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1478, 15, 8),
    /* DFE_PE_AEQ_3_SEED_G2:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1483, 23, 16),
    /* DFE_PE_AEQ_4_SEED_G2:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1488, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_2_G30r_fields[] =
{
    /* DFE_PE_AEQ_1_SEED_G3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1474, 7, 0),
    /* DFE_PE_AEQ_2_SEED_G3:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1479, 15, 8),
    /* DFE_PE_AEQ_3_SEED_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1484, 23, 16),
    /* DFE_PE_AEQ_4_SEED_G3:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1489, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_2_G40r_fields[] =
{
    /* DFE_PE_AEQ_1_SEED_G4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1475, 7, 0),
    /* DFE_PE_AEQ_2_SEED_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1480, 15, 8),
    /* DFE_PE_AEQ_3_SEED_G4:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1485, 23, 16),
    /* DFE_PE_AEQ_4_SEED_G4:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1490, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_2_G50r_fields[] =
{
    /* DFE_PE_AEQ_1_SEED_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1476, 7, 0),
    /* DFE_PE_AEQ_2_SEED_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1481, 15, 8),
    /* DFE_PE_AEQ_3_SEED_G5:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1486, 23, 16),
    /* DFE_PE_AEQ_4_SEED_G5:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1491, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_3_G10r_fields[] =
{
    /* DFE_PE_VGA_1_SEED_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1654, 7, 0),
    /* DFE_PE_VGA_2_SEED_G1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1659, 15, 8),
    /* DFE_PE_VGA_3_SEED_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1664, 23, 16),
    /* DFE_PE_VGA_4_SEED_G1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1669, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_3_G20r_fields[] =
{
    /* DFE_PE_VGA_1_SEED_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1655, 7, 0),
    /* DFE_PE_VGA_2_SEED_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1660, 15, 8),
    /* DFE_PE_VGA_3_SEED_G2:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1665, 23, 16),
    /* DFE_PE_VGA_4_SEED_G2:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1670, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_3_G30r_fields[] =
{
    /* DFE_PE_VGA_1_SEED_G3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1656, 7, 0),
    /* DFE_PE_VGA_2_SEED_G3:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1661, 15, 8),
    /* DFE_PE_VGA_3_SEED_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1666, 23, 16),
    /* DFE_PE_VGA_4_SEED_G3:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1671, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_3_G40r_fields[] =
{
    /* DFE_PE_VGA_1_SEED_G4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1657, 7, 0),
    /* DFE_PE_VGA_2_SEED_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1662, 15, 8),
    /* DFE_PE_VGA_3_SEED_G4:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1667, 23, 16),
    /* DFE_PE_VGA_4_SEED_G4:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1672, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_3_G50r_fields[] =
{
    /* DFE_PE_VGA_1_SEED_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1658, 7, 0),
    /* DFE_PE_VGA_2_SEED_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1663, 15, 8),
    /* DFE_PE_VGA_3_SEED_G5:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1668, 23, 16),
    /* DFE_PE_VGA_4_SEED_G5:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1673, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_4_G10r_fields[] =
{
    /* DFE_PE_QSKEW_1_G1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1614, 5, 0),
    /* DFE_PE_QSKEW_2_G1:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1619, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_QSKEW_3_G1:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1624, 21, 16),
    /* DFE_PE_QSKEW_4_G1:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1629, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_4_G20r_fields[] =
{
    /* DFE_PE_QSKEW_1_G2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1615, 5, 0),
    /* DFE_PE_QSKEW_2_G2:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1620, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_QSKEW_3_G2:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1625, 21, 16),
    /* DFE_PE_QSKEW_4_G2:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1630, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_4_G30r_fields[] =
{
    /* DFE_PE_QSKEW_1_G3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1616, 5, 0),
    /* DFE_PE_QSKEW_2_G3:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1621, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_QSKEW_3_G3:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1626, 21, 16),
    /* DFE_PE_QSKEW_4_G3:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1631, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_4_G40r_fields[] =
{
    /* DFE_PE_QSKEW_1_G4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1617, 5, 0),
    /* DFE_PE_QSKEW_2_G4:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1622, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_QSKEW_3_G4:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1627, 21, 16),
    /* DFE_PE_QSKEW_4_G4:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1632, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_4_G50r_fields[] =
{
    /* DFE_PE_QSKEW_1_G5:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1618, 5, 0),
    /* DFE_PE_QSKEW_2_G5:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1623, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PE_QSKEW_3_G5:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1628, 21, 16),
    /* DFE_PE_QSKEW_4_G5:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1633, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_5_G10r_fields[] =
{
    /* DFE_PE_AFE_PRS_INIT_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1537, 2, 0),
    /* DFE_PE_AFE_PRS_1_G1:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1517, 5, 3),
    /* DFE_PE_AFE_PRS_2_G1:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1522, 8, 6),
    /* DFE_PE_AFE_PRS_3_G1:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1527, 11, 9),
    /* DFE_PE_AFE_PRS_4_G1:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1532, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_AFE_PRO_INIT_G1:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1512, 18, 16),
    /* DFE_PE_AFE_PRO_1_G1:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1492, 21, 19),
    /* DFE_PE_AFE_PRO_2_G1:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1497, 24, 22),
    /* DFE_PE_AFE_PRO_3_G1:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1502, 27, 25),
    /* DFE_PE_AFE_PRO_4_G1:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1507, 30, 28),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_5_G20r_fields[] =
{
    /* DFE_PE_AFE_PRS_INIT_G2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1538, 2, 0),
    /* DFE_PE_AFE_PRS_1_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1518, 5, 3),
    /* DFE_PE_AFE_PRS_2_G2:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1523, 8, 6),
    /* DFE_PE_AFE_PRS_3_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1528, 11, 9),
    /* DFE_PE_AFE_PRS_4_G2:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1533, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_AFE_PRO_INIT_G2:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1513, 18, 16),
    /* DFE_PE_AFE_PRO_1_G2:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1493, 21, 19),
    /* DFE_PE_AFE_PRO_2_G2:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1498, 24, 22),
    /* DFE_PE_AFE_PRO_3_G2:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1503, 27, 25),
    /* DFE_PE_AFE_PRO_4_G2:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1508, 30, 28),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_5_G30r_fields[] =
{
    /* DFE_PE_AFE_PRS_INIT_G3:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1539, 2, 0),
    /* DFE_PE_AFE_PRS_1_G3:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1519, 5, 3),
    /* DFE_PE_AFE_PRS_2_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1524, 8, 6),
    /* DFE_PE_AFE_PRS_3_G3:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1529, 11, 9),
    /* DFE_PE_AFE_PRS_4_G3:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1534, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_AFE_PRO_INIT_G3:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1514, 18, 16),
    /* DFE_PE_AFE_PRO_1_G3:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1494, 21, 19),
    /* DFE_PE_AFE_PRO_2_G3:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1499, 24, 22),
    /* DFE_PE_AFE_PRO_3_G3:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1504, 27, 25),
    /* DFE_PE_AFE_PRO_4_G3:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1509, 30, 28),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_5_G40r_fields[] =
{
    /* DFE_PE_AFE_PRS_INIT_G4:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1540, 2, 0),
    /* DFE_PE_AFE_PRS_1_G4:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1520, 5, 3),
    /* DFE_PE_AFE_PRS_2_G4:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1525, 8, 6),
    /* DFE_PE_AFE_PRS_3_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1530, 11, 9),
    /* DFE_PE_AFE_PRS_4_G4:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1535, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_AFE_PRO_INIT_G4:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1515, 18, 16),
    /* DFE_PE_AFE_PRO_1_G4:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1495, 21, 19),
    /* DFE_PE_AFE_PRO_2_G4:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1500, 24, 22),
    /* DFE_PE_AFE_PRO_3_G4:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1505, 27, 25),
    /* DFE_PE_AFE_PRO_4_G4:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1510, 30, 28),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_5_G50r_fields[] =
{
    /* DFE_PE_AFE_PRS_INIT_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1541, 2, 0),
    /* DFE_PE_AFE_PRS_1_G5:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1521, 5, 3),
    /* DFE_PE_AFE_PRS_2_G5:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1526, 8, 6),
    /* DFE_PE_AFE_PRS_3_G5:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1531, 11, 9),
    /* DFE_PE_AFE_PRS_4_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1536, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_AFE_PRO_INIT_G5:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1516, 18, 16),
    /* DFE_PE_AFE_PRO_1_G5:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1496, 21, 19),
    /* DFE_PE_AFE_PRO_2_G5:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1501, 24, 22),
    /* DFE_PE_AFE_PRO_3_G5:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1506, 27, 25),
    /* DFE_PE_AFE_PRO_4_G5:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1511, 30, 28),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_6_G10r_fields[] =
{
    /* DFE_PE_ISEL_1_G1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1568, 4, 0),
    /* DFE_PE_ISEL_2_G1:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1573, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PE_ISEL_3_G1:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1578, 20, 16),
    /* DFE_PE_ISEL_4_G1:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1583, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_6_G20r_fields[] =
{
    /* DFE_PE_ISEL_1_G2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1569, 4, 0),
    /* DFE_PE_ISEL_2_G2:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1574, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PE_ISEL_3_G2:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1579, 20, 16),
    /* DFE_PE_ISEL_4_G2:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1584, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_6_G30r_fields[] =
{
    /* DFE_PE_ISEL_1_G3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1570, 4, 0),
    /* DFE_PE_ISEL_2_G3:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1575, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PE_ISEL_3_G3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1580, 20, 16),
    /* DFE_PE_ISEL_4_G3:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1585, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_6_G40r_fields[] =
{
    /* DFE_PE_ISEL_1_G4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1571, 4, 0),
    /* DFE_PE_ISEL_2_G4:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1576, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PE_ISEL_3_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1581, 20, 16),
    /* DFE_PE_ISEL_4_G4:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1586, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_6_G50r_fields[] =
{
    /* DFE_PE_ISEL_1_G5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1572, 4, 0),
    /* DFE_PE_ISEL_2_G5:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1577, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PE_ISEL_3_G5:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1582, 20, 16),
    /* DFE_PE_ISEL_4_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1587, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_7_G10r_fields[] =
{
    /* DFE_PE_PASSEQ_INIT_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1609, 2, 0),
    /* DFE_PE_PASSEQ_1_G1:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1589, 5, 3),
    /* DFE_PE_PASSEQ_2_G1:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1594, 8, 6),
    /* DFE_PE_PASSEQ_3_G1:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1599, 11, 9),
    /* DFE_PE_PASSEQ_4_G1:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1604, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_FRONT_ATTEN_INIT_G1:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1563, 17, 16),
    /* DFE_PE_FRONT_ATTEN_1_G1:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1543, 19, 18),
    /* DFE_PE_FRONT_ATTEN_2_G1:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1548, 21, 20),
    /* DFE_PE_FRONT_ATTEN_3_G1:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1553, 23, 22),
    /* DFE_PE_FRONT_ATTEN_4_G1:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1558, 25, 24),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_7_G20r_fields[] =
{
    /* DFE_PE_PASSEQ_INIT_G2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1610, 2, 0),
    /* DFE_PE_PASSEQ_1_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1590, 5, 3),
    /* DFE_PE_PASSEQ_2_G2:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1595, 8, 6),
    /* DFE_PE_PASSEQ_3_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1600, 11, 9),
    /* DFE_PE_PASSEQ_4_G2:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1605, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_FRONT_ATTEN_INIT_G2:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1564, 17, 16),
    /* DFE_PE_FRONT_ATTEN_1_G2:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1544, 19, 18),
    /* DFE_PE_FRONT_ATTEN_2_G2:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1549, 21, 20),
    /* DFE_PE_FRONT_ATTEN_3_G2:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1554, 23, 22),
    /* DFE_PE_FRONT_ATTEN_4_G2:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1559, 25, 24),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_7_G30r_fields[] =
{
    /* DFE_PE_PASSEQ_INIT_G3:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1611, 2, 0),
    /* DFE_PE_PASSEQ_1_G3:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1591, 5, 3),
    /* DFE_PE_PASSEQ_2_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1596, 8, 6),
    /* DFE_PE_PASSEQ_3_G3:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1601, 11, 9),
    /* DFE_PE_PASSEQ_4_G3:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1606, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_FRONT_ATTEN_INIT_G3:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1565, 17, 16),
    /* DFE_PE_FRONT_ATTEN_1_G3:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1545, 19, 18),
    /* DFE_PE_FRONT_ATTEN_2_G3:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1550, 21, 20),
    /* DFE_PE_FRONT_ATTEN_3_G3:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1555, 23, 22),
    /* DFE_PE_FRONT_ATTEN_4_G3:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1560, 25, 24),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_7_G40r_fields[] =
{
    /* DFE_PE_PASSEQ_INIT_G4:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1612, 2, 0),
    /* DFE_PE_PASSEQ_1_G4:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1592, 5, 3),
    /* DFE_PE_PASSEQ_2_G4:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1597, 8, 6),
    /* DFE_PE_PASSEQ_3_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1602, 11, 9),
    /* DFE_PE_PASSEQ_4_G4:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1607, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_FRONT_ATTEN_INIT_G4:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1566, 17, 16),
    /* DFE_PE_FRONT_ATTEN_1_G4:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1546, 19, 18),
    /* DFE_PE_FRONT_ATTEN_2_G4:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1551, 21, 20),
    /* DFE_PE_FRONT_ATTEN_3_G4:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1556, 23, 22),
    /* DFE_PE_FRONT_ATTEN_4_G4:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1561, 25, 24),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PESM_7_G50r_fields[] =
{
    /* DFE_PE_PASSEQ_INIT_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1613, 2, 0),
    /* DFE_PE_PASSEQ_1_G5:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1593, 5, 3),
    /* DFE_PE_PASSEQ_2_G5:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1598, 8, 6),
    /* DFE_PE_PASSEQ_3_G5:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1603, 11, 9),
    /* DFE_PE_PASSEQ_4_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1608, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PE_FRONT_ATTEN_INIT_G5:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1567, 17, 16),
    /* DFE_PE_FRONT_ATTEN_1_G5:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1547, 19, 18),
    /* DFE_PE_FRONT_ATTEN_2_G5:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1552, 21, 20),
    /* DFE_PE_FRONT_ATTEN_3_G5:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1557, 23, 22),
    /* DFE_PE_FRONT_ATTEN_4_G5:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1562, 25, 24),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_00r_fields[] =
{
    /* DFE_PR_SWRST:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1737, 0, 0),
    /* DFE_PR_MODE_SEL:1:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1714, 2, 1),
    /* DFE_PR_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1690, 3, 3),
    /* DFE_PR_DK_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1699, 4, 4),
    /* DFE_PR_DK_LAG_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1698, 5, 5),
    /* DFE_PR_DK_LAG_NBIT_SEL:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1697, 10, 6),
    /* DFE_PR_DKSS_LAG_NBIT_SEL:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1696, 15, 11),
    /* DFE_PR_ENA_OVERRIDE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1703, 16, 16),
    /* DFE_PR_ENA_FORCE:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1702, 17, 17),
    /* DFE_PR_INC_BIT_UNMASK:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1707, 18, 18),
    /* DFE_PR_DATA_SNAP_ENA:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1694, 19, 19),
    /* DFE_PR_COUNT_SWRST:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1691, 20, 20),
    /* DFE_PR_BYP_SS_XOR:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1681, 21, 21),
    /* DFE_PR_RUN:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1717, 22, 22),
    /* DFE_PR_DITHER_MODE:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1695, 23, 23),
    /* DFE_PR_SS_DITHER_PHASE_INTERVAL:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1733, 24, 24),
    /* DFE_PR_SS_DITHER_PHASE_STEP:25:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1735, 26, 25),
    /* DFE_PR_SS_DITHER_PHASE_MAX:27:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1734, 28, 27),
    /* DFE_PR_MATCH_PAT_ENA:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1710, 29, 29),
    /* DFE_PR_MATCH_PAT_OVERRIDE:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1713, 30, 30),
    /* DFE_PR_USE_ROAM_FOR_SS_DATA:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1738, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_10r_fields[] =
{
    /* DFE_PR_MATCH_PAT_FORCE_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1711, 15, 0),
    /* DFE_PR_MATCH_PAT_FORCE_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1712, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_20r_fields[] =
{
    /* DFE_PR_SS_DITHER_HOFFSET_OVERRIDE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1732, 0, 0),
    /* DFE_PR_SS_DITHER_HOFFSET_FORCE:1:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1731, 7, 1),
    /* DFE_PR_COMP_CNST_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1689, 8, 8),
    /* DFE_PR_COMP_CNST:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1688, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_PR_SS_DITHER_HOFFSET_ENA_FORCE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1730, 16, 16),
    /* DFE_PR_SS_DITHER_CDR_ROAM_SEL_FORCE:17:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1728, 18, 17),
    /* DFE_PR_SS_DITHER_REF_ROAM_PHASE:19:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1736, 25, 19),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_3_G5_G4_G3_G2_G10r_fields[] =
{
    /* DFE_PR_SAMPCNT_THR_PWR_G5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1724, 4, 0),
    /* DFE_PR_SAMPCNT_THR_PWR_G4:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1723, 9, 5),
    /* DFE_PR_SAMPCNT_THR_PWR_G3:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1722, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_PR_SAMPCNT_THR_PWR_G2:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1721, 20, 16),
    /* DFE_PR_SAMPCNT_THR_PWR_G1:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1720, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_40r_fields[] =
{
    /* DFE_PR_PAT_LENGTH:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1715, 11, 0),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_PR_BIT_UNMASK:16:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1680, 27, 16),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_50r_fields[] =
{
    /* DFE_PR_SAMPCNT_THR_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1718, 15, 0),
    /* DFE_PR_SAMPCNT_THR_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1719, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_60r_fields[] =
{
    /* DFE_PR_BIT_DESEL_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1678, 15, 0),
    /* DFE_PR_BIT_DESEL_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1679, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_6_G5_G4_G3_G2_G1r_fields[] =
{
    /* DFE_PR_COEFF_MULTIPLIER_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1687, 2, 0),
    /* DFE_PR_COEFF_MULTIPLIER_G4:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1686, 5, 3),
    /* DFE_PR_COEFF_MULTIPLIER_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1685, 8, 6),
    /* DFE_PR_COEFF_MULTIPLIER_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1684, 11, 9),
    /* DFE_PR_COEFF_MULTIPLIER_G1:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1683, 14, 12),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_STS_0_ROr_fields[] =
{
    /* DFE_PR_REQ:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1716, 0, 0),
    /* DFE_PR_GNT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1706, 1, 1),
    /* DFE_PR_ABORT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1676, 2, 2),
    /* DFE_PR_DONE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1700, 3, 3),
    /* DFE_PR_COEFFICIENT:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1682, 9, 4),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_STS_1_RO0r_fields[] =
{
    /* DFE_PR_SAMPLECOUNT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1725, 15, 0),
    /* DFE_PR_SAMPLECOUNT_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1726, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_STS_2_RO0r_fields[] =
{
    /* DFE_PR_ERRORCOUNT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1704, 15, 0),
    /* DFE_PR_ERRORCOUNT_20_16:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1705, 20, 16),
    /* DFE_PR_SS_DITHER_HOFFSET:21:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1729, 27, 21),
    /* DFE_PR_SS_DITHER_CDR_ROAM_SEL:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1727, 29, 28),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_STS_3_RO0r_fields[] =
{
    /* DFE_PR_DATA_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1692, 15, 0),
    /* DFE_PR_DATA_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1693, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_STS_4_RO0r_fields[] =
{
    /* DFE_PR_MATCH_PAT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1708, 15, 0),
    /* DFE_PR_MATCH_PAT_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1709, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PR_W1Cr_fields[] =
{
    /* DFE_PR_DONE_W1C:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1701, 0, 0),
    /* DFE_PR_ABORT_W1C:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1677, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PVT_CTL4r_fields[] =
{
    /* DFE_CP1_VGA_FLOOR_THRESH_PVT_SLOW:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1074, 4, 0),
    /* DFE_CP1_VGA_FLOOR_THRESH_PVT_FAST:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1072, 9, 5),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G4_G30r_fields[] =
{
    /* DFE_VGA_MAX_G4_PVT_SLOW:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2036, 7, 0),
    /* DFE_VGA_MAX_G4_PVT_FAST:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2034, 15, 8),
    /* DFE_VGA_MAX_G3_PVT_SLOW:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2033, 23, 16),
    /* DFE_VGA_MAX_G3_PVT_FAST:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2031, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G6_G5r_fields[] =
{
    /* DFE_VGA_MAX_G5_PVT_SLOW:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2039, 7, 0),
    /* DFE_VGA_MAX_G5_PVT_FAST:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2037, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PVT_CTL_10r_fields[] =
{
    /* DFE_CP1_DLEV_MIN_THRESH_PVT_SLOW:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1069, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_CP1_DLEV_MIN_THRESH_PVT_FAST:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1067, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_PVT_CTL_3_20r_fields[] =
{
    /* DFE_CP1_AEQ_MIN_THRESH_PVT_SLOW:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1065, 4, 0),
    /* DFE_CP1_AEQ_MIN_THRESH_PVT_FAST:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1063, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_CP1_AEQ_MAX_THRESH_PVT_SLOW:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1062, 20, 16),
    /* DFE_CP1_AEQ_MAX_THRESH_PVT_FAST:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1060, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_REVERSE_UD2r_fields[] =
{
    /* DFE_REVERSE_UD_VGA_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1762, 0, 0),
    /* DFE_REVERSE_UD_AEQ_G5:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1743, 1, 1),
    /* DFE_REVERSE_UD_PEQ:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1757, 2, 2),
    /* RESERVED0:3:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 3)
};
static uint32_t BCMI_TSCD_XGXS_DFE_REVERSE_UD_1_00r_fields[] =
{
    /* RESERVED2:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 1, 0),
    /* DFE_REVERSE_UD_H2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1749, 2, 2),
    /* DFE_REVERSE_UD_H3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1750, 3, 3),
    /* DFE_REVERSE_UD_H4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1751, 4, 4),
    /* DFE_REVERSE_UD_H5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1752, 5, 5),
    /* DFE_REVERSE_UD_H6:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1753, 6, 6),
    /* DFE_REVERSE_UD_H7:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1754, 7, 7),
    /* DFE_REVERSE_UD_H8:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1755, 8, 8),
    /* DFE_REVERSE_UD_H9:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1756, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_REVERSE_UD_VGA_G4:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1761, 16, 16),
    /* DFE_REVERSE_UD_AEQ_G4:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1742, 17, 17),
    /* DFE_REVERSE_UD_C0:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1744, 18, 18),
    /* DFE_REVERSE_UD_C1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1745, 19, 19),
    /* DFE_REVERSE_UD_CM1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1746, 20, 20),
    /* DFE_REVERSE_UD_DLEV0:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1747, 21, 21),
    /* DFE_REVERSE_UD_DLEV1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1748, 22, 22),
    /* DFE_DLEV_FLIP:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1085, 23, 23),
    /* DFE_APTA_REVERSE_UD:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1010, 24, 24),
    /* DFE_REVERSE_UD_VGA_G3:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1760, 25, 25),
    /* DFE_REVERSE_UD_AEQ_G3:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1741, 26, 26),
    /* DFE_REVERSE_UD_VGA_G2:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1759, 27, 27),
    /* DFE_REVERSE_UD_AEQ_G2:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1740, 28, 28),
    /* DFE_REVERSE_UD_VGA_G1:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1758, 29, 29),
    /* DFE_REVERSE_UD_AEQ_G1:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1739, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SATPROT_1_00r_fields[] =
{
    /* DFE_SATPROT_DLEV0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1825, 0, 0),
    /* DFE_SATPROT_DLEV1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1826, 1, 1),
    /* DFE_SATPROT_H2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1827, 2, 2),
    /* DFE_SATPROT_H3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1828, 3, 3),
    /* DFE_SATPROT_H4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1829, 4, 4),
    /* DFE_SATPROT_H5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1830, 5, 5),
    /* DFE_SATPROT_H6:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1831, 6, 6),
    /* DFE_SATPROT_H7:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1832, 7, 7),
    /* DFE_SATPROT_H8:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1833, 8, 8),
    /* DFE_SATPROT_H9:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1834, 9, 9),
    /* RESERVED1:10:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 17, 10),
    /* DFE_SATPROT_C0:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1822, 18, 18),
    /* DFE_SATPROT_C1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1823, 19, 19),
    /* DFE_SATPROT_CM1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1824, 20, 20),
    /* DFE_SATPROT_AEQ_LMS:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1821, 21, 21),
    /* DFE_DLEV_SAT_FRZ_DISABLE:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1094, 22, 22),
    /* RESERVED0:23:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 23)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_1_0_G10r_fields[] =
{
    /* RESERVED2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 0),
    /* DFE_SEED_H2_G1:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1854, 22, 16),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* DFE_SEED_H3_G1:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1859, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_1_0_G20r_fields[] =
{
    /* RESERVED2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 0),
    /* DFE_SEED_H2_G2:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1855, 22, 16),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* DFE_SEED_H3_G2:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1860, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_1_0_G30r_fields[] =
{
    /* RESERVED2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 0),
    /* DFE_SEED_H2_G3:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1856, 22, 16),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* DFE_SEED_H3_G3:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1861, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_1_0_G40r_fields[] =
{
    /* RESERVED2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 0),
    /* DFE_SEED_H2_G4:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1857, 22, 16),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* DFE_SEED_H3_G4:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1862, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_1_0_G50r_fields[] =
{
    /* RESERVED2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 0),
    /* DFE_SEED_H2_G5:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1858, 22, 16),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* DFE_SEED_H3_G5:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1863, 29, 24),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_3_2_G10r_fields[] =
{
    /* DFE_SEED_H4_G1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1864, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_SEED_H5_G1:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1869, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_SEED_H6_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1874, 19, 16),
    /* RESERVED1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 20),
    /* DFE_SEED_H7_G1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1879, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_3_2_G20r_fields[] =
{
    /* DFE_SEED_H4_G2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1865, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_SEED_H5_G2:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1870, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_SEED_H6_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1875, 19, 16),
    /* RESERVED1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 20),
    /* DFE_SEED_H7_G2:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1880, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_3_2_G30r_fields[] =
{
    /* DFE_SEED_H4_G3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1866, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_SEED_H5_G3:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1871, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_SEED_H6_G3:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1876, 19, 16),
    /* RESERVED1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 20),
    /* DFE_SEED_H7_G3:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1881, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_3_2_G40r_fields[] =
{
    /* DFE_SEED_H4_G4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1867, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_SEED_H5_G4:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1872, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_SEED_H6_G4:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1877, 19, 16),
    /* RESERVED1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 20),
    /* DFE_SEED_H7_G4:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1882, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_3_2_G50r_fields[] =
{
    /* DFE_SEED_H4_G5:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1868, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_SEED_H5_G5:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1873, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_SEED_H6_G5:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1878, 19, 16),
    /* RESERVED1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 20),
    /* DFE_SEED_H7_G5:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1883, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_5_4_G1r_fields[] =
{
    /* DFE_SEED_H8_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1884, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_SEED_H9_G1:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1889, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_5_4_G2r_fields[] =
{
    /* DFE_SEED_H8_G2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1885, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_SEED_H9_G2:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1890, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_5_4_G3r_fields[] =
{
    /* DFE_SEED_H8_G3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1886, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_SEED_H9_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1891, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_5_4_G4r_fields[] =
{
    /* DFE_SEED_H8_G4:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1887, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_SEED_H9_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1892, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_5_4_G5r_fields[] =
{
    /* DFE_SEED_H8_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1888, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_SEED_H9_G5:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1893, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G0r_fields[] =
{
    /* DFE_SEED_VGA_G0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1894, 7, 0),
    /* DFE_SEED_AEQ_G0:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1835, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G1r_fields[] =
{
    /* DFE_SEED_VGA_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1895, 7, 0),
    /* DFE_SEED_AEQ_G1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1836, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G2r_fields[] =
{
    /* DFE_SEED_VGA_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1896, 7, 0),
    /* DFE_SEED_AEQ_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1837, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G3r_fields[] =
{
    /* DFE_SEED_VGA_G3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1897, 7, 0),
    /* DFE_SEED_AEQ_G3:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1838, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G4r_fields[] =
{
    /* DFE_SEED_VGA_G4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1898, 7, 0),
    /* DFE_SEED_AEQ_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1839, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_G5r_fields[] =
{
    /* DFE_SEED_VGA_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1899, 7, 0),
    /* DFE_SEED_AEQ_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1840, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G1_G00r_fields[] =
{
    /* DFE_SEED_VGA_SATA_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1901, 7, 0),
    /* DFE_SEED_AEQ_SATA_G1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1842, 15, 8),
    /* DFE_SEED_VGA_SATA_G0:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1900, 23, 16),
    /* DFE_SEED_AEQ_SATA_G0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1841, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G2r_fields[] =
{
    /* DFE_SEED_VGA_SATA_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1902, 7, 0),
    /* DFE_SEED_AEQ_SATA_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1843, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G10r_fields[] =
{
    /* DFE_SEED_DLEV0_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1844, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_SEED_DLEV1_G1:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1849, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G20r_fields[] =
{
    /* DFE_SEED_DLEV0_G2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1845, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_SEED_DLEV1_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1850, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G30r_fields[] =
{
    /* DFE_SEED_DLEV0_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1846, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_SEED_DLEV1_G3:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1851, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G40r_fields[] =
{
    /* DFE_SEED_DLEV0_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1847, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_SEED_DLEV1_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1852, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G50r_fields[] =
{
    /* DFE_SEED_DLEV0_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1848, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_SEED_DLEV1_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1853, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_2_G6_G5r_fields[] =
{
    /* DFE_SPARE2_REG_G5:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1910, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_3_G6_G5r_fields[] =
{
    /* DFE_SPARE3_REG_G5:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1915, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_REG_1_00r_fields[] =
{
    /* DFE_SPARE0_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1904, 15, 0),
    /* DFE_SPARE1_REG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1905, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G2_G10r_fields[] =
{
    /* DFE_SPARE2_REG_G2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1907, 15, 0),
    /* DFE_SPARE2_REG_G1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1906, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G4_G30r_fields[] =
{
    /* DFE_SPARE2_REG_G4:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1909, 15, 0),
    /* DFE_SPARE2_REG_G3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1908, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G2_G10r_fields[] =
{
    /* DFE_SPARE3_REG_G2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1912, 15, 0),
    /* DFE_SPARE3_REG_G1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1911, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G4_G30r_fields[] =
{
    /* DFE_SPARE3_REG_G4:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1914, 15, 0),
    /* DFE_SPARE3_REG_G3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1913, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TAPOFFS8r_fields[] =
{
    /* DFE_TAPOFFSET_VGA:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1938, 5, 0),
    /* RESERVED1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 6),
    /* DFE_TAPOFFSET_AEQ:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1917, 13, 8),
    /* RESERVED0:14:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 14)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TAPOFFS_1_00r_fields[] =
{
    /* DFE_TAPOFFSET_DLEV:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1918, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_TAPOFFSET_H2:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1930, 23, 16),
    /* DFE_TAPOFFSET_H3:24:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1931, 30, 24),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TAPOFFS_3_20r_fields[] =
{
    /* DFE_TAPOFFSET_H4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1932, 5, 0),
    /* RESERVED3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 6),
    /* DFE_TAPOFFSET_H5:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1933, 12, 8),
    /* RESERVED2:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 13),
    /* DFE_TAPOFFSET_H6:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1934, 20, 16),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* DFE_TAPOFFSET_H7:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1935, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TAPOFFS_5_4r_fields[] =
{
    /* DFE_TAPOFFSET_H8:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1936, 3, 0),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* DFE_TAPOFFSET_H9:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1937, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TAPOFFS_ENA_1_00r_fields[] =
{
    /* DFE_TAPOFFSET_ENA_DLEV:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1920, 0, 0),
    /* RESERVED2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 1, 1),
    /* DFE_TAPOFFSET_ENA_H2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1921, 2, 2),
    /* DFE_TAPOFFSET_ENA_H3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1922, 3, 3),
    /* DFE_TAPOFFSET_ENA_H4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1923, 4, 4),
    /* DFE_TAPOFFSET_ENA_H5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1924, 5, 5),
    /* DFE_TAPOFFSET_ENA_H6:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1925, 6, 6),
    /* DFE_TAPOFFSET_ENA_H7:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1926, 7, 7),
    /* DFE_TAPOFFSET_ENA_H8:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1927, 8, 8),
    /* DFE_TAPOFFSET_ENA_H9:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1928, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DFE_TAPOFFSET_ENA_VGA:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1929, 16, 16),
    /* DFE_TAPOFFSET_ENA_AEQ:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1919, 17, 17),
    /* RESERVED0:18:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 18)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL0r_fields[] =
{
    /* DFE_FIRREQUEST_FRZ_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1274, 0, 0),
    /* RESERVED1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 1, 1),
    /* DFE_ADASEL_C0:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(920, 2, 2),
    /* DFE_ADASEL_C1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(921, 3, 3),
    /* DFE_ADASEL_CM1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(922, 4, 4),
    /* DFE_TXBC_PRE_CURSOR_EMUX_PAT_QUALIFICATION:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1958, 5, 5),
    /* DFE_TXBC_POST_CURSOR_EMUX_PAT_QUALIFICATION:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1951, 6, 6),
    /* DFE_TXBC_PRE_CURSOR_IN_OUT_EYE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1959, 8, 7),
    /* DFE_TXBC_POST_CURSOR_IN_OUT_EYE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1954, 10, 9),
    /* RESERVED0:11:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 11)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_10r_fields[] =
{
    /* DFE_TXBK_DLEV_MAX_CM1:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1963, 8, 0),
    /* RESERVED2:9:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 13, 9),
    /* DFE_CM1_DLEVXXY_QUAL_BYPASS:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_TXBK_DLEV_MIN_CM1:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1965, 24, 16),
    /* DFE_H1_OVEREQ_THRESH_CM1:25:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1362, 29, 25),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_20r_fields[] =
{
    /* DFE_TXBK_DLEV_MAX_CP1:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1964, 8, 0),
    /* RESERVED2:9:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 13, 9),
    /* DFE_CP1_DLEVXXY_QUAL_BYPASS:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1066, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_TXBK_DLEV_MIN_CP1:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1966, 24, 16),
    /* DFE_H1_OVEREQ_THRESH_CP1:25:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1363, 29, 25),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_4_30r_fields[] =
{
    /* DFE_AEQ_LOW_VT_GUARD:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(989, 4, 0),
    /* DFE_AEQ_HIGH_VT_GUARD:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(974, 9, 5),
    /* DFE_AEQ_VT_GUARD_BYPASS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(999, 10, 10),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DFE_VGA_LOW_VT_GUARD:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2026, 20, 16),
    /* DFE_VGA_HIGH_VT_GUARD:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2015, 25, 21),
    /* DFE_VGA_VT_GUARD_BYPASS:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2083, 26, 26),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXBK_OUTPUT_0_ROr_fields[] =
{
    /* RESERVED1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 3, 0),
    /* DFE_RX_TXFIR_UP_C0:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1818, 4, 4),
    /* DFE_RX_TXFIR_DN_C0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1815, 5, 5),
    /* DFE_RX_TXFIR_UP_C1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1819, 6, 6),
    /* DFE_RX_TXFIR_DN_C1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1816, 7, 7),
    /* DFE_RX_TXFIR_UP_CM1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1820, 8, 8),
    /* DFE_RX_TXFIR_DN_CM1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1817, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXFIR_C1_C0_GEAR_00r_fields[] =
{
    /* DFE_TXFIR_C0_TS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1968, 3, 0),
    /* RESERVED1:4:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 4),
    /* DFE_TXFIR_C1_TS:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1969, 19, 16),
    /* RESERVED0:20:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 20)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXFIR_CM1_GEAR0r_fields[] =
{
    /* DFE_TXFIR_CM1_TS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1970, 3, 0),
    /* RESERVED0:4:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 4)
};
static uint32_t BCMI_TSCD_XGXS_DFE_TXFIR_MAJVOTE0r_fields[] =
{
    /* DFE_TXFIR_MAJVOTE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1972, 0, 0),
    /* RESERVED1:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 3, 1),
    /* DFE_TXFIR_MAJVALUE:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1971, 9, 4),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL4r_fields[] =
{
    /* DFE_VGA_OVER_EQ_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2045, 0, 0),
    /* DFE_VGA_OVER_EQ_FLIP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2046, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G2_G10r_fields[] =
{
    /* DFE_VGA_MAX_G2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2030, 7, 0),
    /* DFE_VGA_MIN_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2041, 15, 8),
    /* DFE_VGA_MAX_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2029, 23, 16),
    /* DFE_VGA_MIN_G1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2040, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G4_G30r_fields[] =
{
    /* DFE_VGA_MAX_G4_PVT_NOM:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2035, 7, 0),
    /* DFE_VGA_MIN_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2043, 15, 8),
    /* DFE_VGA_MAX_G3_PVT_NOM:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2032, 23, 16),
    /* DFE_VGA_MIN_G3:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2042, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G6_G5r_fields[] =
{
    /* DFE_VGA_MAX_G5_PVT_NOM:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2038, 7, 0),
    /* DFE_VGA_MIN_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2044, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G2_G10r_fields[] =
{
    /* DFE_VGA_LMS_BYPASS_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2022, 0, 0),
    /* DFE_LMS_GAIN_VGA_G2:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1400, 3, 1),
    /* DFE_VGA_GD_BYPASS_G2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2011, 4, 4),
    /* DFE_GD_GAIN_VGA_G2:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1312, 7, 5),
    /* DFE_VGAGAIN_NEG_OFFSET_G2:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1991, 12, 8),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_VGA_LMS_BYPASS_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2021, 16, 16),
    /* DFE_LMS_GAIN_VGA_G1:17:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1399, 19, 17),
    /* DFE_VGA_GD_BYPASS_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2010, 20, 20),
    /* DFE_GD_GAIN_VGA_G1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1311, 23, 21),
    /* DFE_VGAGAIN_NEG_OFFSET_G1:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1990, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G4_G30r_fields[] =
{
    /* DFE_VGA_LMS_BYPASS_G4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2024, 0, 0),
    /* DFE_LMS_GAIN_VGA_G4:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1402, 3, 1),
    /* DFE_VGA_GD_BYPASS_G4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2013, 4, 4),
    /* DFE_GD_GAIN_VGA_G4:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1314, 7, 5),
    /* DFE_VGAGAIN_NEG_OFFSET_G4:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1993, 12, 8),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DFE_VGA_LMS_BYPASS_G3:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2023, 16, 16),
    /* DFE_LMS_GAIN_VGA_G3:17:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1401, 19, 17),
    /* DFE_VGA_GD_BYPASS_G3:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2012, 20, 20),
    /* DFE_GD_GAIN_VGA_G3:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1313, 23, 21),
    /* DFE_VGAGAIN_NEG_OFFSET_G3:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1992, 28, 24),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G6_G5r_fields[] =
{
    /* DFE_VGA_LMS_BYPASS_G5:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2025, 0, 0),
    /* DFE_LMS_GAIN_VGA_G5:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1403, 3, 1),
    /* DFE_VGA_GD_BYPASS_G5:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2014, 4, 4),
    /* DFE_GD_GAIN_VGA_G5:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1315, 7, 5),
    /* DFE_VGAGAIN_NEG_OFFSET_G5:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1994, 12, 8),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G2_G10r_fields[] =
{
    /* DFE_VGAGAIN_POS_OFFSET_G2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1996, 4, 0),
    /* DFE_VGATOTAL_BIAS_G2:5:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2001, 8, 5),
    /* DFE_VGABIAS_INTERVAL_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1986, 11, 9),
    /* DFE_VGABIAS_DIRECTION_G2:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1976, 12, 12),
    /* DFE_VGABIAS_FOREVER_G2:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1981, 13, 13),
    /* DFE_VGA_KI_BYPASS_G2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2017, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_VGAGAIN_POS_OFFSET_G1:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1995, 20, 16),
    /* DFE_VGATOTAL_BIAS_G1:21:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2000, 24, 21),
    /* DFE_VGABIAS_INTERVAL_G1:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1985, 27, 25),
    /* DFE_VGABIAS_DIRECTION_G1:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1975, 28, 28),
    /* DFE_VGABIAS_FOREVER_G1:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1980, 29, 29),
    /* DFE_VGA_KI_BYPASS_G1:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2016, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G4_G30r_fields[] =
{
    /* DFE_VGAGAIN_POS_OFFSET_G4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1998, 4, 0),
    /* DFE_VGATOTAL_BIAS_G4:5:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2003, 8, 5),
    /* DFE_VGABIAS_INTERVAL_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1988, 11, 9),
    /* DFE_VGABIAS_DIRECTION_G4:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1978, 12, 12),
    /* DFE_VGABIAS_FOREVER_G4:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1983, 13, 13),
    /* DFE_VGA_KI_BYPASS_G4:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2019, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_VGAGAIN_POS_OFFSET_G3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1997, 20, 16),
    /* DFE_VGATOTAL_BIAS_G3:21:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2002, 24, 21),
    /* DFE_VGABIAS_INTERVAL_G3:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1987, 27, 25),
    /* DFE_VGABIAS_DIRECTION_G3:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1977, 28, 28),
    /* DFE_VGABIAS_FOREVER_G3:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1982, 29, 29),
    /* DFE_VGA_KI_BYPASS_G3:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2018, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G6_G5r_fields[] =
{
    /* DFE_VGAGAIN_POS_OFFSET_G5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1999, 4, 0),
    /* DFE_VGATOTAL_BIAS_G5:5:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2004, 8, 5),
    /* DFE_VGABIAS_INTERVAL_G5:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1989, 11, 9),
    /* DFE_VGABIAS_DIRECTION_G5:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1979, 12, 12),
    /* DFE_VGABIAS_FOREVER_G5:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1984, 13, 13),
    /* DFE_VGA_KI_BYPASS_G5:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2020, 14, 14),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G2_G10r_fields[] =
{
    /* DFE_VGA_DLEVXXYMIN_GI_G2:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2006, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_VGA_DLEVXXYMIN_GI_G1:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2005, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G4_G30r_fields[] =
{
    /* DFE_VGA_DLEVXXYMIN_GI_G4:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2008, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* DFE_VGA_DLEVXXYMIN_GI_G3:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2007, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G6_G5r_fields[] =
{
    /* DFE_VGA_DLEVXXYMIN_GI_G5:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2009, 8, 0),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR1r_fields[] =
{
    /* DFE_VGA_TS_STEP:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2071, 5, 0),
    /* DFE_VGA_TS_DEL:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2049, 9, 6),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR3r_fields[] =
{
    /* DFE_VGA_TS_STEP_DN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2072, 5, 0),
    /* DFE_VGA_TS_DEL_DN:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2050, 9, 6),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G3_G20r_fields[] =
{
    /* DFE_VGA_TS_G3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2058, 3, 0),
    /* DFE_VGA_TS_STOP_G3:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2080, 7, 4),
    /* DFE_VGA_TS_MIDDLE_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2068, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_VGA_TS_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2057, 19, 16),
    /* DFE_VGA_TS_STOP_G2:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2079, 23, 20),
    /* DFE_VGA_TS_MIDDLE_G2:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2067, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G5_G40r_fields[] =
{
    /* DFE_VGA_TS_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2060, 3, 0),
    /* DFE_VGA_TS_STOP_G5:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2082, 7, 4),
    /* DFE_VGA_TS_MIDDLE_G5:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2070, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_VGA_TS_G4:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2059, 19, 16),
    /* DFE_VGA_TS_STOP_G4:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2081, 23, 20),
    /* DFE_VGA_TS_MIDDLE_G4:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2069, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G3_G20r_fields[] =
{
    /* DFE_VGA_TS_DN_G3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2053, 3, 0),
    /* DFE_VGA_TS_STOP_DN_G3:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2075, 7, 4),
    /* DFE_VGA_TS_MIDDLE_DN_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2063, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_VGA_TS_DN_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2052, 19, 16),
    /* DFE_VGA_TS_STOP_DN_G2:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2074, 23, 20),
    /* DFE_VGA_TS_MIDDLE_DN_G2:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2062, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G5_G40r_fields[] =
{
    /* DFE_VGA_TS_DN_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2055, 3, 0),
    /* DFE_VGA_TS_STOP_DN_G5:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2077, 7, 4),
    /* DFE_VGA_TS_MIDDLE_DN_G5:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2065, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_VGA_TS_DN_G4:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2054, 19, 16),
    /* DFE_VGA_TS_STOP_DN_G4:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2076, 23, 20),
    /* DFE_VGA_TS_MIDDLE_DN_G4:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2064, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DFE_VGA_GEAR_G10r_fields[] =
{
    /* DFE_VGA_TS_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2056, 3, 0),
    /* DFE_VGA_TS_STOP_G1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2078, 7, 4),
    /* DFE_VGA_TS_MIDDLE_G1:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2066, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DFE_VGA_TS_DN_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2051, 19, 16),
    /* DFE_VGA_TS_STOP_DN_G1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2073, 23, 20),
    /* DFE_VGA_TS_MIDDLE_DN_G1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2061, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RO0r_fields[] =
{
    /* DP_TX_FIFO_OF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2383, 0, 0),
    /* DP_TX_FIFO_UF:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2385, 1, 1),
    /* DP_RX_FRQINVLD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2307, 2, 2),
    /* DP_RX_LOCKTOREF:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2309, 3, 3),
    /* DP_RX_SYNCDET:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2330, 4, 4),
    /* DP_RX_SYNCDET_INV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2331, 5, 5),
    /* DP_RX_FRQCHK_PASS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2306, 6, 6),
    /* DP_RX_FRQCHK_FAIL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2305, 7, 7),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW0r_fields[] =
{
    /* DP_TX_DATAVALID_FORCE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2364, 0, 0),
    /* DP_TX_DATAVALID_OVRDE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2365, 1, 1),
    /* DP_TX_FIFOWRENA_FORCE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2380, 2, 2),
    /* DP_TX_FIFOWRENA_OVRDE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2381, 3, 3),
    /* DP_TX_IDLE_FORCE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2389, 4, 4),
    /* DP_TX_IDLE_OVRDE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2390, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DP_TX_PDCLK_SOURCE_BYP:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2392, 7, 7),
    /* DP_SPARE_REG:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2337, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* DP_RX_SWRST:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2329, 16, 16),
    /* DP_RX_DGDIS:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2304, 17, 17),
    /* DP_RX_FRQINVLD_CLKSEL:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2308, 18, 18),
    /* DP_RX_PPMPDREG:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2322, 19, 19),
    /* RESERVED0:20:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 22, 20),
    /* DP_PCIE_CONFIGREG:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2252, 23, 23),
    /* DP_RXA_PFD_DISABLE_BYP:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2299, 24, 24),
    /* DP_RXA_PLL_FB_DIV_RESETN_BYP:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2300, 25, 25),
    /* DP_RX_DATA_IDLE_DIS:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2303, 26, 26),
    /* DP_CDR_GSHFT_DONE_BYP:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2133, 27, 27),
    /* DP_PE_RX_DATA_IDLE_DIS:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2253, 28, 28),
    /* DP_CLK_GATE_DMUX_DIS:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2134, 29, 29),
    /* DP_RX_PDCLK_SOURCE_BYP:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2320, 30, 30),
    /* DP_SET_RXD_CLK_GATE_CLK66T:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2334, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW2r_fields[] =
{
    /* DP_TX_SWRST:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2404, 0, 0),
    /* DP_TX_SYNC_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2405, 1, 1),
    /* DP_TX_FIFO_PTR_TEST:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2384, 2, 2),
    /* DP_TX_FIFO_CLKSEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2382, 3, 3),
    /* DP_TX_LBTESTREG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2391, 4, 4),
    /* DP_TX_DFWLPBKREG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2377, 5, 5),
    /* DP_TX_REVLPBKREG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2402, 6, 6),
    /* DP_TX_IDLESYNCEN_OVRDE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2388, 7, 7),
    /* DP_TX_IDLESYNCEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2386, 8, 8),
    /* DP_TX_IDLESYNCEN_FIFO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2387, 9, 9),
    /* DP_TX_DATA_PIPELINE_ENA:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2368, 10, 10),
    /* DP_SET_TXD_CLK_GATE_CLK66T:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2336, 11, 11),
    /* DP_SET_TXD_CLK_GATE_CLK32T:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2335, 12, 12),
    /* DP_TX_SATA_MAP_BYP:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2403, 13, 13),
    /* DP_TX_DGDIS:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2378, 14, 14),
    /* DP_TX_DGOV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2379, 15, 15),
    /* DP_RX_LOCKTOREFDLY_G3:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2313, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW4r_fields[] =
{
    /* DP_RX_LOCKTOREFDLY_G2:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2312, 15, 0),
    /* DP_RX_LOCKTOREFDLY_G1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2311, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW6r_fields[] =
{
    /* DP_RX_LOCKTOREFDLY_G0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2310, 15, 0),
    /* DP_RX_LOCKTOREFDLY_G4:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2314, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW8r_fields[] =
{
    /* DP_RX_LOCKTOREFDLY_G5:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2315, 15, 0),
    /* DP_LKDETVALID_LOCK_CNT_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2241, 19, 16),
    /* DP_LKDETVALID_UNLOCK_CNT_G1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2246, 23, 20),
    /* DP_LKDETVALID_LOCK_CNT_G2:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2242, 27, 24),
    /* DP_LKDETVALID_UNLOCK_CNT_G2:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2247, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW_10r_fields[] =
{
    /* DP_LKDETVALID_LOCK_CNT_G3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2243, 3, 0),
    /* DP_LKDETVALID_UNLOCK_CNT_G3:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2248, 7, 4),
    /* DP_LKDETVALID_LOCK_CNT_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2244, 11, 8),
    /* DP_LKDETVALID_UNLOCK_CNT_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2249, 15, 12),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G0:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2369, 16, 16),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2370, 17, 17),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G2:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2371, 18, 18),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G3:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2372, 19, 19),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G4:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2373, 20, 20),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_G5:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2374, 21, 21),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_REG:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2376, 22, 22),
    /* DP_TX_DATA_PIPELINE_ENA_SHDW_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2375, 23, 23),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G0:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2352, 24, 24),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2353, 25, 25),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G2:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2354, 26, 26),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G3:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2355, 27, 27),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G4:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2356, 28, 28),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_G5:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2357, 29, 29),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2359, 30, 30),
    /* DP_TXACORE_PIPELINE_ENA_SHDW_OV:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2358, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW_12r_fields[] =
{
    /* DP_LKDETVALID_LOCK_CNT_G5:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2245, 3, 0),
    /* DP_LKDETVALID_UNLOCK_CNT_G5:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2250, 7, 4),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* DP_TX_RESET_FIFO_DEL_ENA_G0:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2393, 16, 16),
    /* DP_TX_RESET_FIFO_DEL_ENA_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2394, 17, 17),
    /* DP_TX_RESET_FIFO_DEL_ENA_G2:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2395, 18, 18),
    /* DP_TX_RESET_FIFO_DEL_ENA_G3:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2396, 19, 19),
    /* DP_TX_RESET_FIFO_DEL_ENA_G4:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2397, 20, 20),
    /* DP_TX_RESET_FIFO_DEL_ENA_G5:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2398, 21, 21),
    /* RESERVED0:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 23, 22),
    /* DP_TX_RESET_FIFO_DEL_ENA_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2400, 24, 24),
    /* DP_TX_RESET_FIFO_DEL_ENA_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2399, 25, 25),
    /* DP_CTRL_REG:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2135, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW_14r_fields[] =
{
    /* DP_TX_RESET_HOLD_CNT:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2401, 3, 0),
    /* RESERVED0:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 7, 4),
    /* DP_RX_PFD_DIS_HOLD_CNT:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2321, 11, 8),
    /* DP_RX_RESET_HOLD_CNT:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2328, 15, 12),
    /* DP_RX_WORDMODE_64_ENA_REG:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2333, 16, 16),
    /* DP_RX_WORDMODE_64_ENA_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2332, 17, 17),
    /* DP_RX_CLK_GATE_CLK66T_REG:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2302, 18, 18),
    /* DP_RX_CLK_GATE_CLK66T_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2301, 19, 19),
    /* DP_TX_WORDMODE_64_ENA_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2407, 20, 20),
    /* DP_TX_WORDMODE_64_ENA_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2406, 21, 21),
    /* DP_TX_CLK_66T_DISABLE_REG:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2363, 22, 22),
    /* DP_TX_CLK_66T_DISABLE_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2362, 23, 23),
    /* DP_TX_CLK_32T_DISABLE_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2361, 24, 24),
    /* DP_TX_CLK_32T_DISABLE_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2360, 25, 25),
    /* DP_TX_DATA_32_ENA_REG:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2367, 26, 26),
    /* DP_TX_DATA_32_ENA_OV:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2366, 27, 27),
    /* DP_DATA_CTRL_REG:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2136, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DP_DATA_RW_16r_fields[] =
{
    /* DP_RX_PPMREG_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2323, 2, 0),
    /* DP_RX_PPMREG_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2324, 5, 3),
    /* DP_RX_PPMREG_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2325, 8, 6),
    /* DP_RX_PPMREG_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2326, 11, 9),
    /* DP_RX_PPMREG_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2327, 14, 12),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO0r_fields[] =
{
    /* DP_EF_SAMPLECOUNT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2209, 15, 0),
    /* DP_EF_SAMPLECOUNT_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2210, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO2r_fields[] =
{
    /* DP_EF_ERRORCOUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2154, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO4r_fields[] =
{
    /* DP_EF_EYE_LEFT_11:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2167, 5, 0),
    /* DP_EF_EYE_TOP_11:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2175, 15, 6),
    /* DP_EF_EYE_RIGHT_11:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2171, 21, 16),
    /* DP_EF_EYE_BOTTOM_11:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2162, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO6r_fields[] =
{
    /* DP_EF_EYE_LEFT_10:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2166, 5, 0),
    /* DP_EF_EYE_TOP_10:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2174, 15, 6),
    /* DP_EF_EYE_RIGHT_10:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2170, 21, 16),
    /* DP_EF_EYE_BOTTOM_10:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2161, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO8r_fields[] =
{
    /* DP_EF_EYE_LEFT_01:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2165, 5, 0),
    /* DP_EF_EYE_TOP_01:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2173, 15, 6),
    /* DP_EF_EYE_RIGHT_01:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2169, 21, 16),
    /* DP_EF_EYE_BOTTOM_01:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2160, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_10r_fields[] =
{
    /* DP_EF_EYE_LEFT_00:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2164, 5, 0),
    /* DP_EF_EYE_TOP_00:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2172, 15, 6),
    /* DP_EF_EYE_RIGHT_00:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2168, 21, 16),
    /* DP_EF_EYE_BOTTOM_00:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2159, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_12r_fields[] =
{
    /* DP_EF_DATA_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2150, 15, 0),
    /* DP_EF_DATA_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2151, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_14r_fields[] =
{
    /* DP_EF_ERROR_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2155, 15, 0),
    /* DP_EF_ERROR_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2156, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_16r_fields[] =
{
    /* DP_EF_TRANS_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2226, 15, 0),
    /* DP_EF_TRANS_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2227, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_18r_fields[] =
{
    /* DP_EF_ROAM_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2195, 15, 0),
    /* DP_EF_ROAM_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2196, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_20r_fields[] =
{
    /* DP_EF_ROAM_SS_SNAP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2197, 15, 0),
    /* DP_EF_ROAM_SS_SNAP_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2198, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_22r_fields[] =
{
    /* DP_EF_SEARCH_HW_REQ:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2216, 0, 0),
    /* DP_EF_SEARCH_NON_HW_REQ:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2217, 1, 1),
    /* DP_EF_SEARCH_GNT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2215, 2, 2),
    /* DP_EF_SEARCH_DONE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2212, 3, 3),
    /* DP_EF_EYEMEAS_PASS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2158, 4, 4),
    /* DP_EF_SEARCH_ROTATE_FAIL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2219, 5, 5),
    /* DP_EF_ANA_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2138, 6, 6),
    /* RESERVED1:7:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 7),
    /* DP_EF_FOM_QUALITY:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2180, 23, 16),
    /* DP_EF_FOM_DONE:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2179, 24, 24),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RO_24r_fields[] =
{
    /* DP_EF_CDR_ROAM_SEL_MUX_RXA:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2147, 3, 0),
    /* DP_EF_PITAP_MUX_RXA:4:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2192, 10, 4),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* DP_EF_VWMARGIN_MUX_BIN:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2233, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW0r_fields[] =
{
    /* DP_EF_RESET_N:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2194, 0, 0),
    /* DP_EF_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2153, 1, 1),
    /* DP_EF_SEARCH_REG_ENA:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2218, 2, 2),
    /* DP_EF_SELPN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2222, 3, 3),
    /* DP_EF_RUN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2200, 4, 4),
    /* DP_EF_STOP:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2225, 5, 5),
    /* DP_EF_COUNT_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2149, 6, 6),
    /* DP_EF_DATA_SNAP_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2152, 7, 7),
    /* DP_EF_SEARCH_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2221, 8, 8),
    /* DP_EF_ROTATE_STEP:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2199, 9, 9),
    /* DP_EF_PH_ROTATE_DIS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2189, 10, 10),
    /* DP_EF_ALIGN_DIS:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2137, 11, 11),
    /* DP_EF_PITAP_ENA:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2191, 12, 12),
    /* DP_EF_RXDATA_SEL:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2201, 15, 13),
    /* DP_EF_SKEW_SEL:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2223, 20, 16),
    /* DP_EF_COMP_SEL:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2148, 23, 21),
    /* DP_EF_WAIT_CNT:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2234, 29, 24),
    /* DP_EF_FIXED_PTAP_PERIOD:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2177, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW2r_fields[] =
{
    /* DP_EF_SEARCH_ERROR_THR:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2213, 8, 0),
    /* RESERVED0:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 9),
    /* DP_EF_EYE_WIDTH_THR:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2176, 21, 16),
    /* DP_EF_EYE_HEIGHT_THR:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2163, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW4r_fields[] =
{
    /* DP_EF_BIT_DESEL_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2144, 15, 0),
    /* DP_EF_BIT_DESEL_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2145, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW6r_fields[] =
{
    /* DP_EF_SAMPCNT_THR_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2207, 15, 0),
    /* DP_EF_SAMPCNT_THR_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2208, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW8r_fields[] =
{
    /* DP_EF_HORI_SEARCH_START:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2186, 5, 0),
    /* DP_EF_VERT_SEARCH_START:6:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2231, 14, 6),
    /* DP_EF_HORI_SEARCH_STEP:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2187, 15, 15),
    /* DP_EF_VERT_SEARCH_FINE_RANGE:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2229, 22, 16),
    /* DP_EF_VERT_SEARCH_FINE_STEP:23:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2230, 24, 23),
    /* DP_EF_VERT_SEARCH_COARSE_STEP:25:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2228, 26, 25),
    /* DP_EF_SPARE_REG:27:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2224, 30, 27),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW_10r_fields[] =
{
    /* DP_EF_VWMARGIN:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2232, 9, 0),
    /* DP_EF_H1_SEL_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2183, 10, 10),
    /* DP_EF_H2_SEL_REG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2185, 11, 11),
    /* DP_EF_FLIP_UPLOW:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2178, 12, 12),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* DP_EF_PITAP:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2190, 22, 16),
    /* DP_EF_CDR_ROAM_SEL:23:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2146, 26, 23),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW_12r_fields[] =
{
    /* DP_EF_H1ENA_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2182, 0, 0),
    /* DP_EF_H2ENA_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2184, 1, 1),
    /* DP_EF_FW_SIDE_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2181, 3, 2),
    /* DP_EF_LEFT_EDGE_QUAL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2188, 4, 4),
    /* DP_EF_RX_MARGIN_H1_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2203, 5, 5),
    /* DP_EF_RX_MARGIN_H2_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2204, 6, 6),
    /* DP_EF_RX_MARGIN_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2202, 7, 7),
    /* DP_EF_RX_MARGIN_VOFFSET_SCALER:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2205, 9, 8),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* DP_EF_BCA_FOM_ENA:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2139, 16, 16),
    /* DP_EF_BCA_FOM_MODE:17:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2142, 18, 17),
    /* DP_EF_BCA_FOM_MARGIN_MODE:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2140, 19, 19),
    /* DP_EF_BCA_FOM_MIN_SEL:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2141, 21, 20),
    /* DP_EF_BCA_FOM_SEQUENCE:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2143, 24, 22),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW_14r_fields[] =
{
    /* DP_EF_PRESCALER:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2193, 4, 0),
    /* RESERVED0:5:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 5),
    /* DP_EF_SAMPCNT_ROTAT_THR:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2206, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_EYE_RW_16r_fields[] =
{
    /* DP_EF_SEARCH_ABORT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2211, 0, 0),
    /* DP_EF_ESERRTRGR:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2157, 1, 1),
    /* DP_EF_SEARCH_FOM_ABORT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2214, 2, 2),
    /* DP_EF_SEARCH_RX_MARGIN_ABORT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2220, 3, 3),
    /* RESERVED0:4:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 4)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO0r_fields[] =
{
    /* DP_PGC_PNDONEREG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2291, 0, 0),
    /* DP_PGC_INSYNCREG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2259, 1, 1),
    /* DP_PGC_SYNCLOSSREG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2293, 2, 2),
    /* DP_PGC_ERROFREG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2255, 3, 3),
    /* DP_PGC_WORDUFREG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2298, 4, 4),
    /* DP_PGC_LFSRERRREG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2260, 5, 5),
    /* DP_PGC_PCRDERREQZEROREG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2271, 6, 6),
    /* DP_PGC_T1ERRREG:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2294, 7, 7),
    /* DP_PGC_T2ERRREG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2295, 8, 8),
    /* DP_PGC_T4ERRREG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2296, 9, 9),
    /* DP_PGC_PCDATA_CHK_ERRREG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2265, 10, 10),
    /* RESERVED0:11:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 11)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO2r_fields[] =
{
    /* DP_PGC_PCRDWORDREG_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2273, 15, 0),
    /* DP_PGC_PCRDWORDREG_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2274, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO4r_fields[] =
{
    /* DP_PGC_PCRDWORDREG_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2275, 15, 0),
    /* DP_PGC_PCRDERRREG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2272, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO6r_fields[] =
{
    /* DP_PGC_CDRLKTIMERREG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2254, 15, 0),
    /* DP_PGC_PCDATA_RD_15_0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2266, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO8r_fields[] =
{
    /* DP_PGC_PCDATA_RD_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2267, 15, 0),
    /* DP_PGC_PCDATA_RD_39_32:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2268, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO_10r_fields[] =
{
    /* DP_PGC_FREEZE_NOSYNCREG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2257, 0, 0),
    /* RESERVED0:1:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 1),
    /* DP_PGC_FREEZE_INSYNCREG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2256, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RO_12r_fields[] =
{
    /* DP_PGC_FREEZE_PCRDERRREG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2258, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW0r_fields[] =
{
    /* DP_PGC_PGSELREG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2285, 0, 0),
    /* DP_PGC_PGERRREG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2283, 1, 1),
    /* DP_PGC_PGUDPSELREG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2290, 2, 2),
    /* DP_PGC_PGPNSELREG:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2284, 5, 3),
    /* RESERVED0:6:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 6)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW2r_fields[] =
{
    /* DP_PGC_PGUDPREG_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2287, 15, 0),
    /* DP_PGC_PGUDPREG_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2288, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW4r_fields[] =
{
    /* DP_PGC_PGUDPREG_39_32:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2289, 7, 0),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW_10r_fields[] =
{
    /* DP_PGC_PCSELREG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2277, 0, 0),
    /* DP_PGC_RUN4EVERREG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2292, 1, 1),
    /* DP_PGC_PCCAPTUREREG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2263, 2, 2),
    /* DP_PGC_PCPNSELREG:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2270, 5, 3),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* DP_PGC_PC_ERRORCNT_FREEZE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2282, 7, 7),
    /* DP_LOCK_TIME_MEASURE_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2251, 8, 8),
    /* DP_PGC_PCRESYNCREG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2276, 9, 9),
    /* DP_PGC_PCBITERRREG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2262, 10, 10),
    /* RESERVED1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 11, 11),
    /* DP_PGC_PCERRPTREG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2269, 12, 12),
    /* DP_PGC_LOCK2DATA_SEL_FREEZE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2261, 13, 13),
    /* RESERVED0:14:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 14)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW_12r_fields[] =
{
    /* DP_PGC_PCWRWORDREG_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2279, 15, 0),
    /* DP_PGC_PCWRWORDREG_31_16:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2280, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW_14r_fields[] =
{
    /* DP_PGC_PCWRWORDREG_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2281, 15, 0),
    /* DP_PGC_PCWRERRREG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2278, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_DP_PGC_RW_16r_fields[] =
{
    /* DP_PGC_PGUDPEXTREG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2286, 0, 0),
    /* DP_PGC_TOGSELREG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2297, 1, 1),
    /* DP_PGC_PCDATA_CAPTURE_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2264, 2, 2),
    /* RESERVED0:3:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 3)
};
static uint32_t BCMI_TSCD_XGXS_DP_SS_RO0r_fields[] =
{
    /* DP_SS_TEST_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2347, 0, 0),
    /* DP_SS_TEST_PASS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2349, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_DP_SS_RW0r_fields[] =
{
    /* DP_SS_REG_RESET_N:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2345, 0, 0),
    /* DP_SS_TEST_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2348, 1, 1),
    /* RESERVED1:2:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 2),
    /* DP_SS_HORI_FINE_STEP_SEL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2340, 16, 16),
    /* DP_SS_HORI_COARSE_STEP_SEL:17:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2339, 18, 17),
    /* DP_SS_HORI_STOP_THR_SEL:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2342, 21, 19),
    /* DP_SS_HORI_PASSING_THR:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2341, 24, 22),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_DP_SS_RW2r_fields[] =
{
    /* DP_SS_PCWRWORDREG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2344, 15, 0),
    /* DP_SS_WAIT_CNT:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2351, 21, 16),
    /* DP_SS_PCPNSELREG:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2343, 24, 22),
    /* DP_SS_RXDWREG:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2346, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_DP_SS_RW4r_fields[] =
{
    /* DP_SS_TIMER_THR:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2350, 15, 0),
    /* DP_SS_ERROR_THR:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2338, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_ILKN_CTL0r_fields[] =
{
    /* WM:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5006, 3, 0),
    /* ILKN_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2535, 4, 4),
    /* INV_TX_ORDER:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2546, 6, 6),
    /* INV_RX_ORDER:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2545, 7, 7),
    /* SOFT_RST_TX:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4494, 8, 8),
    /* SOFT_RST_RX:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4493, 9, 9),
    /* CREDIT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(632, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_ILKN_STS0r_fields[] =
{
    /* RXFIFO_EMPTY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3460, 0, 0),
    /* RXFIFO_FULL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3461, 1, 1),
    /* RXFIFO_OVERRUN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3462, 2, 2),
    /* RXFIFO_UNDERRUN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3463, 3, 3),
    /* TXFIFO_EMPTY:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4629, 4, 4),
    /* TXFIFO_FULL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4630, 5, 5),
    /* TXFIFO_OVERRUN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4631, 6, 6),
    /* TXFIFO_UNDERRUN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4632, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr_fields[] =
{
    /* TIMEOUT_COUNT:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4586, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr_fields[] =
{
    /* TIMEOUT_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4587, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r_fields[] =
{
    /* CLAUSE22:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(590, 0, 0),
    /* PMA_PMD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3039, 1, 1),
    /* WIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5005, 2, 2),
    /* PCS_XS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2673, 3, 3),
    /* PHY_XS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2683, 4, 4),
    /* DTE_XS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2408, 5, 5),
    /* TC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4572, 6, 6),
    /* AN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(53, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr_fields[] =
{
    /* LOCAL_PCS_LOOPBACK_ENABLE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2595, 3, 0),
    /* REMOTE_PCS_LOOPBACK_ENABLE:4:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3338, 7, 4)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr_fields[] =
{
    /* MULTIPRTS_EN:7:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2642, 10, 7),
    /* PRTAD_BCST:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3315, 15, 11)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SERDESIDr_fields[] =
{
    /* MODEL_NUMBER:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2629, 5, 0),
    /* TECH_PROC:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4573, 8, 6),
    /* BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(210, 10, 9),
    /* REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3352, 13, 11),
    /* REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3351, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SETUPr_fields[] =
{
    /* TSC_CLK_CTRL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4595, 0, 0),
    /* CL73_VCO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(500, 1, 1),
    /* STAND_ALONE_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4540, 2, 2),
    /* SINGLE_PORT_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4492, 3, 3),
    /* PORT_MODE_SEL:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3313, 6, 4),
    /* REFCLK_SEL:7:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3330, 9, 7),
    /* CL72_EN:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(482, 13, 10),
    /* MASTER_PORT_NUM:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2625, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SPD_CTLr_fields[] =
{
    /* PLL_RESET_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3025, 8, 8),
    /* TSC_CREDIT_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4596, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr_fields[] =
{
    /* SYNCE_MODE_PHY_LANE0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4552, 1, 0),
    /* SYNCE_MODE_PHY_LANE1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4553, 3, 2),
    /* SYNCE_MODE_PHY_LANE2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4554, 5, 4),
    /* SYNCE_MODE_PHY_LANE3:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4555, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r_fields[] =
{
    /* SYNCE_STAGE0_MODE_PHY_LANE0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4556, 1, 0),
    /* SYNCE_STAGE0_MODE_PHY_LANE1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4557, 3, 2),
    /* SYNCE_STAGE0_MODE_PHY_LANE2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4558, 5, 4),
    /* SYNCE_STAGE0_MODE_PHY_LANE3:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4559, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r_fields[] =
{
    /* TICK_DENOMINATOR:2:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4582, 11, 2),
    /* TICK_NUMERATOR_LOWER:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4583, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r_fields[] =
{
    /* TICK_NUMERATOR_UPPER:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4584, 14, 0),
    /* TICK_OVERRIDE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4585, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr_fields[] =
{
    /* RXTX_1588_TS_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3598, 0, 0),
    /* TX_1588_TS_DBG_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4637, 1, 1),
    /* RX_TS_RECOVERY_FREQ:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4317, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr_fields[] =
{
    /* U_TS_OFFSET:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5003, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_PHYID2r_fields[] =
{
    /* REGID1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3333, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PHYID3r_fields[] =
{
    /* REGID2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3334, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr_fields[] =
{
    /* CRCERRCNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(629, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_CTL1r_fields[] =
{
    /* PRTP_DATA_PATTERN_SEL:3:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3316, 6, 3)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r_fields[] =
{
    /* ERROR_MASK_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2422, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r_fields[] =
{
    /* ERROR_MASK_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2423, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r_fields[] =
{
    /* ERROR_MASK_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2424, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r_fields[] =
{
    /* ERROR_MASK_63_48:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2425, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r_fields[] =
{
    /* ERROR_MASK_65_64:0:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2426, 1, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r_fields[] =
{
    /* ERRGEN_EN_PH0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2414, 4, 0),
    /* ERRGEN_EN_PH1:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2415, 9, 5),
    /* ERRGEN_EN_PH2:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2416, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r_fields[] =
{
    /* ERRGEN_EN_PH3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2417, 4, 0),
    /* CL91_40B_ERRGEN_EN_P0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(524, 5, 5),
    /* CL91_40B_ERRGEN_EN_P1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(525, 6, 6),
    /* CL91_40B_ERRGEN_EN_P2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(526, 7, 7),
    /* CL91_40B_ERRGEN_EN_P3:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(527, 8, 8),
    /* CL91_80B_ERRGEN_EN_P0:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(528, 9, 9),
    /* CL91_80B_ERRGEN_EN_P1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(529, 10, 10),
    /* CL91_80B_ERRGEN_EN_P2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(530, 11, 11),
    /* CL91_80B_ERRGEN_EN_P3:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(531, 12, 12)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr_fields[] =
{
    /* GLASTEST_ADJ:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2489, 7, 0),
    /* GLASTEST_EXP_51_48:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2498, 11, 8),
    /* GLASTEST_DAT_51_48:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2493, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r_fields[] =
{
    /* GLASTEST_DAT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2490, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r_fields[] =
{
    /* GLASTEST_DAT_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2491, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r_fields[] =
{
    /* GLASTEST_DAT_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2492, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr_fields[] =
{
    /* GLASTEST_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2494, 0, 0),
    /* GLASTEST_ONESHOT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2500, 1, 1),
    /* GLASTEST_ID:2:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2499, 6, 2)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r_fields[] =
{
    /* GLASTEST_EXP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2495, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r_fields[] =
{
    /* GLASTEST_EXP_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2496, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r_fields[] =
{
    /* GLASTEST_EXP_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2497, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r_fields[] =
{
    /* SEEDA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4409, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r_fields[] =
{
    /* SEEDA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4410, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r_fields[] =
{
    /* SEEDA2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4411, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r_fields[] =
{
    /* SEEDA3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4412, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r_fields[] =
{
    /* SEEDB0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4413, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r_fields[] =
{
    /* SEEDB1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4414, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r_fields[] =
{
    /* SEEDB2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4415, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r_fields[] =
{
    /* SEEDB3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4416, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr_fields[] =
{
    /* RX_PRTP_EN:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4228, 11, 8),
    /* TX_PRTP_EN:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4846, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_PLL_FORCE6_1r_fields[] =
{
    /* TX_PLL_PFD_FP_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4795, 0, 0),
    /* TX_PLL_PFD_FP_FORCE_DN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4796, 1, 1),
    /* TX_PLL_PFD_FP_FORCE_UP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4797, 2, 2),
    /* RESERVED0:3:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 3)
};
static uint32_t BCMI_TSCD_XGXS_PLL_MDIO_FORCEr_fields[] =
{
    /* MDIO_FORCE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2626, 0, 0),
    /* RESERVED1:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 3, 1),
    /* MDIO_RESET_REGS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2627, 4, 4),
    /* RESERVED0:5:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 5)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_CTLr_fields[] =
{
    /* CORE_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(608, 0, 0),
    /* POR_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3314, 1, 1),
    /* REF_CLK_DIV_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3331, 2, 2),
    /* REF_CLK_HYST_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3332, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr_fields[] =
{
    /* FRAC_NS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2488, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_MODEr_fields[] =
{
    /* CORE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(610, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_OVRRr_fields[] =
{
    /* PLL0_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3011, 0, 0),
    /* PLL1_LOCK_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3014, 1, 1),
    /* CORE_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(611, 2, 2),
    /* CORE_DP_H_RSTB_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(609, 3, 3),
    /* PLL0_VCOCLK4PCS_VLD_OVRD:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3013, 4, 4),
    /* PLL1_VCOCLK4PCS_VLD_OVRD:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3016, 5, 5),
    /* PLL2_LOCK_OVRD:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3017, 6, 6),
    /* PLL3_LOCK_OVRD:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3019, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_STSr_fields[] =
{
    /* PLL0_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3012, 0, 0),
    /* PLL1_LOCK_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3015, 1, 1),
    /* PLL2_LOCK_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3018, 2, 2),
    /* PLL3_LOCK_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3020, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_CTLr_fields[] =
{
    /* LN_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2588, 0, 0),
    /* LN_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2590, 1, 1),
    /* LN_TX_H_PWRDN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2592, 2, 2),
    /* LN_RX_H_PWRDN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2591, 3, 3),
    /* TX_DISABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4696, 8, 8),
    /* OSR_MODE:9:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2664, 12, 9)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr_fields[] =
{
    /* TX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4718, 1, 0),
    /* RX_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4107, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_EEE_STSr_fields[] =
{
    /* ENERGY_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2413, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr_fields[] =
{
    /* RX_LOCK_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3918, 0, 0),
    /* RX_LOCK_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3916, 1, 1),
    /* SIGNAL_DETECT_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4489, 2, 2),
    /* SIGNAL_DETECT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4487, 3, 3),
    /* RX_CLK_VLD_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3752, 4, 4),
    /* RX_CLK_VLD_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3750, 5, 5),
    /* RX_LOCK_LIVE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3917, 8, 8),
    /* SIGNAL_DETECT_LIVE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4488, 9, 9),
    /* RX_CLK_VLD_LIVE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3751, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_MODEr_fields[] =
{
    /* LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2568, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_OVRRr_fields[] =
{
    /* RX_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3919, 0, 0),
    /* SIGNAL_DETECT_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4490, 1, 1),
    /* RX_CLK_VLD_OVRD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3753, 2, 2),
    /* LANE_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2569, 3, 3),
    /* OSR_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2665, 4, 4),
    /* TX_DISABLE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4697, 5, 5),
    /* LN_DP_H_RSTB_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2589, 6, 6),
    /* TX_CLK_VLD_OVRD:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4680, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr_fields[] =
{
    /* TAB_DP_FRAC_NS:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4560, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr_fields[] =
{
    /* TAB_DP_INT_NS:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4561, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr_fields[] =
{
    /* PMD_TX_LATENCY_FRAC_NS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3042, 3, 0),
    /* PMD_TX_LATENCY_INT_NS:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3043, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_STSr_fields[] =
{
    /* RX_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3920, 0, 0),
    /* SIGNAL_DETECT_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4491, 1, 1),
    /* RX_CLK_VLD_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3754, 2, 2),
    /* TX_CLK_VLD_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4681, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr_fields[] =
{
    /* UI_FRAC_M1_TO_M16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4990, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr_fields[] =
{
    /* UI_FRAC_M17_TO_M25:7:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4989, 15, 7)
};
static uint32_t BCMI_TSCD_XGXS_PWR_CFG_DBG0r_fields[] =
{
    /* PM_EARLY_CONFIG_NORM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3057, 0, 0),
    /* PM_GATE_REFCLK_DEEP_PD_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3061, 1, 1),
    /* PM_REFCLK_ISO_ENA_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3084, 2, 2),
    /* PM_REFCLK_ISO_ENA_OV:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3083, 3, 3),
    /* RESERVED1:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 4),
    /* PM_PWRGATING_CONFIG_P1OFF:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3079, 8, 8),
    /* PM_PWRGATING_CONFIG_P1SNZ:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3081, 9, 9),
    /* PM_PWRGATING_CONFIG_NORM:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3078, 10, 10),
    /* PM_PWRGATING_CONFIG_P1PDC:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3080, 11, 11),
    /* PM_PWRGATING_CONFIG_SL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3082, 12, 12),
    /* PM_PWRGATING_CONFIG_DS:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3077, 13, 13),
    /* RESERVED0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 14, 14),
    /* PM_EARLY_ISO_ENA_NORM:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3058, 15, 15),
    /* PM_SLEEP_REG:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3190, 16, 16),
    /* PM_SLEEP_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3189, 17, 17),
    /* PM_EARLY_ISO_REG:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3060, 18, 18),
    /* PM_EARLY_ISO_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3059, 19, 19),
    /* PM_RX_PD_VREG_VCO_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3176, 20, 20),
    /* PM_RX_PD_VREG_VCO_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3175, 21, 21),
    /* PM_PDFORCE_REG:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3069, 22, 22),
    /* PM_PDFORCE_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3068, 23, 23),
    /* PM_TX_QUICKCHRGE_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3294, 24, 24),
    /* PM_TX_QUICKCHRGE_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3293, 25, 25),
    /* PM_PD_BIAS_RX_REG:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3071, 26, 26),
    /* PM_PD_BIAS_RX_OV:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3070, 27, 27),
    /* PM_PD_BIAS_TX_REG:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3073, 28, 28),
    /* PM_PD_BIAS_TX_OV:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3072, 29, 29),
    /* PM_PREVENT_PD_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3076, 30, 30),
    /* PM_PREVENT_PD_OV:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3075, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_PWR_DEEP_PWR_TMR0r_fields[] =
{
    /* PM_POSTSLEEP_WAIT_TIME:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3074, 3, 0),
    /* PM_PD2EARLY_WAIT_TIME:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3067, 7, 4),
    /* PM_DFECLK_ENA_WAIT_TIME:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3047, 11, 8),
    /* PM_EARLY2SLEEP_WAIT_TIME:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3056, 15, 12),
    /* PM_SLEEP2EARLY_WAIT_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3188, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_PWR_DEV_SLEEP_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_DS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3210, 0, 0),
    /* PM_TX_CMK_ENA_DS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3191, 1, 1),
    /* PM_TX_PD_CSER_DS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3221, 2, 2),
    /* PM_TX_PD_DRVTOP_DS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3232, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_DS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3243, 4, 4),
    /* PM_TX_PD_PLL_DS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3254, 5, 5),
    /* PM_TX_PD_VCO_DS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3265, 6, 6),
    /* PM_TX_PD_VREG_DS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3278, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_DS:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3098, 16, 16),
    /* PM_RX_PD_DFE_DS:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3109, 17, 17),
    /* PM_RX_PD_LOS_DS:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3120, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_DS:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3142, 20, 20),
    /* PM_RX_PD_VREG_AFE_DS:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3153, 21, 21),
    /* PM_RX_PD_ROAM_DS:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3131, 22, 22),
    /* PM_RX_PD_VREG_DFE_DS:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3164, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL0r_fields[] =
{
    /* PM_DFE_FRZ_HOLD_TIME_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3048, 7, 0),
    /* PM_DFE_FRZ_HOLD_TIME_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3049, 15, 8),
    /* PM_DFE_FRZ_HOLD_TIME_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3050, 23, 16),
    /* PM_DFE_FRZ_HOLD_TIME_G4:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3051, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL2r_fields[] =
{
    /* PM_DFE_FRZ_HOLD_TIME_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3052, 7, 0),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_PWR_EXITPT_WAIT_TIME0r_fields[] =
{
    /* PM_TX_EXITPT_WAIT_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3202, 15, 0),
    /* PM_RX_EXITPT_WAIT_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3092, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_PWR_EXITSB_TMR0r_fields[] =
{
    /* PM_TX_EXITSB_WAIT_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3203, 15, 0),
    /* PM_RX_EXITSB_WAIT_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3093, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_PWR_LN_DIS_RST_CTLr_fields[] =
{
    /* PM_LN_DIS_RST_LENGTH_CTRL:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3066, 11, 0),
    /* PM_LN_DIS_RST_ENA:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3065, 12, 12),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_PWR_NORMAL_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_NORM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3211, 0, 0),
    /* PM_TX_CMK_ENA_NORM:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3192, 1, 1),
    /* PM_TX_PD_CSER_NORM:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3222, 2, 2),
    /* PM_TX_PD_DRVTOP_NORM:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3233, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_NORM:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3244, 4, 4),
    /* PM_TX_PD_PLL_NORM:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3255, 5, 5),
    /* PM_TX_PD_VCO_NORM:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3266, 6, 6),
    /* PM_TX_PD_VREG_NORM:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3279, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_NORM:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3099, 16, 16),
    /* PM_RX_PD_DFE_NORM:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3110, 17, 17),
    /* PM_RX_PD_LOS_NORM:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3121, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_NORM:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3143, 20, 20),
    /* PM_RX_PD_VREG_AFE_NORM:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3154, 21, 21),
    /* PM_RX_PD_ROAM_NORM:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3132, 22, 22),
    /* PM_RX_PD_VREG_DFE_NORM:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3165, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P0SA_CTL0r_fields[] =
{
    /* PM_RX_CTLE_PRO:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3088, 2, 0),
    /* PM_RX_CTLE_PRO_ENA:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3089, 3, 3),
    /* PM_RX_CTLE_PRS:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3090, 6, 4),
    /* PM_RX_CTLE_PRS_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3091, 7, 7),
    /* PM_TX_FB_VROUT_1P1:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3204, 10, 8),
    /* PM_TX_FB_VROUT_1P1_ENA:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3205, 11, 11),
    /* PM_TX_VRSET_VREG_DAT:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3310, 14, 12),
    /* PM_TX_VRSET_VREG_DAT_ENA:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3311, 15, 15),
    /* PM_RXDFECONFIG:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3085, 19, 16),
    /* PM_RXDFECONFIG_ENA:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3086, 20, 20),
    /* RESERVED1:21:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 21),
    /* PM_RX_P0SA_MODE_CTRL:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3096, 25, 24),
    /* PM_TX_P0SA_MODE_CTRL:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3207, 27, 26),
    /* PM_RX_QUICKCHRGE_REG:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3182, 28, 28),
    /* PM_RX_QUICKCHRGE_OV:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3181, 29, 29),
    /* PM_RX_WCLK_GATING_P0SA_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3187, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P0SA_DRVTOP_AFEQ_TMR0r_fields[] =
{
    /* PM_RX_P0SA_EXITPT_TIME:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3095, 7, 0),
    /* PM_TX_P0SA_EXITPT_TIME:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3206, 15, 8),
    /* PM_TX_PDDRVTOP_EXTEND_TIME:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3208, 23, 16),
    /* PM_RX_AFE_QUICKCHRGE_TIMER:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3087, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P0S_B_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P0SB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3212, 0, 0),
    /* PM_TX_CMK_ENA_P0SB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3193, 1, 1),
    /* PM_TX_PD_CSER_P0SB:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3223, 2, 2),
    /* PM_TX_PD_DRVTOP_P0SB:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3234, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P0SB:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3245, 4, 4),
    /* PM_TX_PD_PLL_P0SB:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3256, 5, 5),
    /* PM_TX_PD_VCO_P0SB:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3267, 6, 6),
    /* PM_TX_PD_VREG_P0SB:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3280, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P0SB:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3100, 16, 16),
    /* PM_RX_PD_DFE_P0SB:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3111, 17, 17),
    /* PM_RX_PD_LOS_P0SB:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3122, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P0SB:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3144, 20, 20),
    /* PM_RX_PD_VREG_AFE_P0SB:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3155, 21, 21),
    /* PM_RX_PD_ROAM_P0SB:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3133, 22, 22),
    /* PM_RX_PD_VREG_DFE_P0SB:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3166, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P0S_C_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P0SC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3213, 0, 0),
    /* PM_TX_CMK_ENA_P0SC:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3194, 1, 1),
    /* PM_TX_PD_CSER_P0SC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3224, 2, 2),
    /* PM_TX_PD_DRVTOP_P0SC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3235, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P0SC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3246, 4, 4),
    /* PM_TX_PD_PLL_P0SC:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3257, 5, 5),
    /* PM_TX_PD_VCO_P0SC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3268, 6, 6),
    /* PM_TX_PD_VREG_P0SC:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3281, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P0SC:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3101, 16, 16),
    /* PM_RX_PD_DFE_P0SC:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3112, 17, 17),
    /* PM_RX_PD_LOS_P0SC:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3123, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P0SC:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3145, 20, 20),
    /* PM_RX_PD_VREG_AFE_P0SC:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3156, 21, 21),
    /* PM_RX_PD_ROAM_P0SC:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3134, 22, 22),
    /* PM_RX_PD_VREG_DFE_P0SC:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3167, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P1OFF_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P1OFF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3217, 0, 0),
    /* PM_TX_CMK_ENA_P1OFF:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3198, 1, 1),
    /* PM_TX_PD_CSER_P1OFF:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3228, 2, 2),
    /* PM_TX_PD_DRVTOP_P1OFF:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3239, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P1OFF:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3250, 4, 4),
    /* PM_TX_PD_PLL_P1OFF:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3261, 5, 5),
    /* PM_TX_PD_VCO_P1OFF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3272, 6, 6),
    /* PM_TX_PD_VREG_P1OFF:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3285, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P1OFF:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3105, 16, 16),
    /* PM_RX_PD_DFE_P1OFF:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3116, 17, 17),
    /* PM_RX_PD_LOS_P1OFF:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3127, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P1OFF:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3149, 20, 20),
    /* PM_RX_PD_VREG_AFE_P1OFF:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3160, 21, 21),
    /* PM_RX_PD_ROAM_P1OFF:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3138, 22, 22),
    /* PM_RX_PD_VREG_DFE_P1OFF:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3171, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P1SNZ_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P1SNZ:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3218, 0, 0),
    /* PM_TX_CMK_ENA_P1SNZ:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3199, 1, 1),
    /* PM_TX_PD_CSER_P1SNZ:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3229, 2, 2),
    /* PM_TX_PD_DRVTOP_P1SNZ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3240, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P1SNZ:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3251, 4, 4),
    /* PM_TX_PD_PLL_P1SNZ:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3262, 5, 5),
    /* PM_TX_PD_VCO_P1SNZ:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3273, 6, 6),
    /* PM_TX_PD_VREG_P1SNZ:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3286, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P1SNZ:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3106, 16, 16),
    /* PM_RX_PD_DFE_P1SNZ:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3117, 17, 17),
    /* PM_RX_PD_LOS_P1SNZ:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3128, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P1SNZ:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3150, 20, 20),
    /* PM_RX_PD_VREG_AFE_P1SNZ:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3161, 21, 21),
    /* PM_RX_PD_ROAM_P1SNZ:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3139, 22, 22),
    /* PM_RX_PD_VREG_DFE_P1SNZ:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3172, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P1_A_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P1A:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3214, 0, 0),
    /* PM_TX_CMK_ENA_P1A:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3195, 1, 1),
    /* PM_TX_PD_CSER_P1A:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3225, 2, 2),
    /* PM_TX_PD_DRVTOP_P1A:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3236, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P1A:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3247, 4, 4),
    /* PM_TX_PD_PLL_P1A:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3258, 5, 5),
    /* PM_TX_PD_VCO_P1A:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3269, 6, 6),
    /* PM_TX_PD_VREG_P1A:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3282, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P1A:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3102, 16, 16),
    /* PM_RX_PD_DFE_P1A:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3113, 17, 17),
    /* PM_RX_PD_LOS_P1A:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3124, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P1A:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3146, 20, 20),
    /* PM_RX_PD_VREG_AFE_P1A:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3157, 21, 21),
    /* PM_RX_PD_ROAM_P1A:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3135, 22, 22),
    /* PM_RX_PD_VREG_DFE_P1A:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3168, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P1_B_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P1B:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3215, 0, 0),
    /* PM_TX_CMK_ENA_P1B:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3196, 1, 1),
    /* PM_TX_PD_CSER_P1B:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3226, 2, 2),
    /* PM_TX_PD_DRVTOP_P1B:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3237, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P1B:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3248, 4, 4),
    /* PM_TX_PD_PLL_P1B:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3259, 5, 5),
    /* PM_TX_PD_VCO_P1B:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3270, 6, 6),
    /* PM_TX_PD_VREG_P1B:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3283, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_P1B:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3103, 16, 16),
    /* PM_RX_PD_DFE_P1B:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3114, 17, 17),
    /* PM_RX_PD_LOS_P1B:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3125, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_P1B:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3147, 20, 20),
    /* PM_RX_PD_VREG_AFE_P1B:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3158, 21, 21),
    /* PM_RX_PD_ROAM_P1B:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3136, 22, 22),
    /* PM_RX_PD_VREG_DFE_P1B:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3169, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_P1_C_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_P1C:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3216, 0, 0),
    /* PM_TX_CMK_ENA_P1C:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3197, 1, 1),
    /* PM_TX_PD_CSER_P1C:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3227, 2, 2),
    /* PM_TX_PD_DRVTOP_P1C:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3238, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_P1C:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3249, 4, 4),
    /* PM_TX_PD_PLL_P1C:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3260, 5, 5),
    /* PM_TX_PD_VCO_P1C:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3271, 6, 6),
    /* PM_TX_PD_VREG_P1C:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3284, 7, 7),
    /* RESERVED3:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 15, 8),
    /* PM_RX_PD_CDR_P1C:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3104, 16, 16),
    /* PM_RX_PD_DFE_P1C:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3115, 17, 17),
    /* PM_RX_PD_LOS_P1C:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3126, 18, 18),
    /* RESERVED2:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 19, 19),
    /* PM_RX_PD_VCO_P1C:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3148, 20, 20),
    /* PM_RX_PD_VREG_AFE_P1C:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3159, 21, 21),
    /* PM_RX_PD_ROAM_P1C:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3137, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* PM_RX_PD_VREG_DFE_P1C:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3170, 24, 24),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_PWR_PARTIAL_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_PL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3219, 0, 0),
    /* PM_TX_CMK_ENA_PL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3200, 1, 1),
    /* PM_TX_PD_CSER_PL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3230, 2, 2),
    /* PM_TX_PD_DRVTOP_PL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3241, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_PL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3252, 4, 4),
    /* PM_TX_PD_PLL_PL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3263, 5, 5),
    /* PM_TX_PD_VCO_PL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3274, 6, 6),
    /* PM_TX_PD_VREG_PL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3287, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_PL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3107, 16, 16),
    /* PM_RX_PD_DFE_PL:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3118, 17, 17),
    /* PM_RX_PD_LOS_PL:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3129, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_PL:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3151, 20, 20),
    /* PM_RX_PD_VREG_AFE_PL:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3162, 21, 21),
    /* PM_RX_PD_ROAM_PL:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3140, 22, 22),
    /* PM_RX_PD_VREG_DFE_PL:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3173, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_PDPLL_DELAY_CTL0r_fields[] =
{
    /* PM_TX_PDPLL_DELAY_TIME:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3209, 7, 0),
    /* PM_RX_PDPLL_DELAY_TIME:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3097, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_PWR_PLL_QLOCK_TIME0r_fields[] =
{
    /* PM_TX_PLL_QLOCK_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3289, 15, 0),
    /* PM_RX_PLL_QLOCK_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3177, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_PWR_RXLOS_RECOV_PRECHARGE_CTL0r_fields[] =
{
    /* PM_RX_LOS_RECOVERY_TIME:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3094, 7, 0),
    /* PM_IGNORE_RECOV_ON_CLKREQ:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3062, 8, 8),
    /* PM_TX_PD_VCO_REG_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3275, 9, 9),
    /* PM_TX_PD_VCO_REG_VAL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3276, 10, 10),
    /* PM_TX_QLOCK_ON_PD_VCOREG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3292, 11, 11),
    /* PM_TX_USE_QLOCK_FOR_PLL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3309, 12, 12),
    /* PM_RX_QLOCK_ON_PD_VCOREG:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3180, 13, 13),
    /* PM_RX_USE_QLOCK_FOR_PLL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3185, 14, 14),
    /* PM_DISABLE_TX_QLOCK_DURING_PWRMGMT:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3054, 15, 15),
    /* PM_TX_QUICKCHRGE_TIMER:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3295, 23, 16),
    /* PM_RX_QUICKCHRGE_TIMER:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3183, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_SHRDPLL_CTL0r_fields[] =
{
    /* PM_TX_SHARED_PLLSM_TIMER1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3297, 7, 0),
    /* PM_TX_SHARED_PLLSM_TIMER2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3298, 15, 8),
    /* PM_TX_SHRDPLLSM_PDPLL_VAL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3300, 16, 16),
    /* PM_TX_SHRDPLLSM_PDPLL_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3299, 17, 17),
    /* PM_TX_SHRDPLLSM_PDVCO_VAL:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3302, 18, 18),
    /* PM_TX_SHRDPLLSM_PDVCO_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3301, 19, 19),
    /* PM_TX_SHRDPLLSM_PD_VREG_VCO_VAL:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3304, 20, 20),
    /* PM_TX_SHRDPLLSM_PD_VREG_VCO_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3303, 21, 21),
    /* PM_TX_SHRDPLLSM_ROFF_REQ_VAL:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3306, 22, 22),
    /* PM_TX_SHRDPLLSM_ROFF_REQ_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3305, 23, 23),
    /* PM_TX_SHRDPLLSM_SWCLK_VAL:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3308, 24, 24),
    /* PM_TX_SHRDPLLSM_SWCLK_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3307, 25, 25),
    /* PM_DISABLE_RX_QLOCK_DURING_PWRMGMT:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3053, 26, 26),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_PWR_SLUMBER_PD_CFG0r_fields[] =
{
    /* PM_TX_PD_ASIC_CLK_SL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3220, 0, 0),
    /* PM_TX_CMK_ENA_SL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3201, 1, 1),
    /* PM_TX_PD_CSER_SL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3231, 2, 2),
    /* PM_TX_PD_DRVTOP_SL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3242, 3, 3),
    /* PM_TX_PD_PCIE_SSCCLK_SL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3253, 4, 4),
    /* PM_TX_PD_PLL_SL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3264, 5, 5),
    /* PM_TX_PD_VCO_SL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3277, 6, 6),
    /* PM_TX_PD_VREG_SL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3288, 7, 7),
    /* RESERVED2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 8),
    /* PM_RX_PD_CDR_SL:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3108, 16, 16),
    /* PM_RX_PD_DFE_SL:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3119, 17, 17),
    /* PM_RX_PD_LOS_SL:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3130, 18, 18),
    /* RESERVED1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 19),
    /* PM_RX_PD_VCO_SL:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3152, 20, 20),
    /* PM_RX_PD_VREG_AFE_SL:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3163, 21, 21),
    /* PM_RX_PD_ROAM_SL:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3141, 22, 22),
    /* PM_RX_PD_VREG_DFE_SL:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3174, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_PWR_TMR_CTL_PREPM1r_fields[] =
{
    /* PM_TX_PREPM_WAIT_TIME:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3291, 3, 0),
    /* PM_TX_RESET_WAIT_TIME:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3296, 7, 4),
    /* PM_TX_WAITCLK_WAIT_TIME:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3312, 11, 8),
    /* PM_TX_POSTPM_WAIT_TIME:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3290, 15, 12),
    /* PM_RX_PREPM_WAIT_TIME:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3179, 19, 16),
    /* PM_RX_RESET_WAIT_TIME:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3184, 23, 20),
    /* PM_RX_WAITCLK_WAIT_TIME:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3186, 27, 24),
    /* PM_RX_POSTPM_WAIT_TIME:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3178, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_PWR_WAKESB_CMKEEP_TMR0r_fields[] =
{
    /* PM_EARLY2PD_WAIT_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3055, 15, 0),
    /* PM_CMKEEPER_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3044, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXLOCK_SM0r_fields[] =
{
    /* RX_AUTO_CDRRELOCK_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3664, 0, 0),
    /* RX_LOSVREF_USE_INT_SHDW:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4093, 1, 1),
    /* RXLOCK_SM_SWRST:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3560, 2, 2),
    /* RXLOCK_SM_PM_IN_PROG_BYP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3539, 3, 3),
    /* RXLOCK_SM_CDRRELOCK_PIN_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3469, 4, 4),
    /* RXLOCK_SM_CDRRELOCK_PIN_OV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3468, 5, 5),
    /* RXLOCK_SM_LOL_PIN_REG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3507, 6, 6),
    /* RXLOCK_SM_LOL_PIN_OV:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3506, 7, 7),
    /* RXLOCK_SM_FRQCHK_PASS_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3493, 8, 8),
    /* RXLOCK_SM_FRQCHK_PASS_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3492, 9, 9),
    /* RXLOCK_SM_FRQCHK_FAIL_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3491, 10, 10),
    /* RXLOCK_SM_FRQCHK_FAIL_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3490, 11, 11),
    /* RXLOCK_SM_PHYREADY_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3533, 12, 12),
    /* RXLOCK_SM_PHYREADY_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3532, 13, 13),
    /* RXLOCK_SM_LOS_REG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3526, 14, 14),
    /* RXLOCK_SM_LOS_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3525, 15, 15),
    /* RXLOCK_SM_DFE_EQ_DONE_REG:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3472, 16, 16),
    /* RXLOCK_SM_DFE_EQ_DONE_OV:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3471, 17, 17),
    /* RXLOCK_SM_LOCKTOREF_LEG_REG:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3500, 18, 18),
    /* RXLOCK_SM_LOCKTOREF_LEG_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3499, 19, 19),
    /* RXLOCK_SM_BKCHENA_REG:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3465, 20, 20),
    /* RXLOCK_SM_BKCHENA_OV:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3464, 21, 21),
    /* RXLOCK_SM_LOS_FILT_ENA_REG:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3524, 22, 22),
    /* RXLOCK_SM_LOS_FILT_ENA_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3523, 23, 23),
    /* RXLOCK_SM_FRQCHK_ENA_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3479, 24, 24),
    /* RXLOCK_SM_FRQCHK_ENA_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3478, 25, 25),
    /* RXLOCK_SM_CDRRELOCK_MUX_SEL_REG:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3467, 26, 26),
    /* RXLOCK_SM_CDRRELOCK_MUX_SEL_OV:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3466, 27, 27),
    /* RXLOCK_SM_CTRL_REG:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3470, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RXLOCK_SM2r_fields[] =
{
    /* RXLOCK_SM_WAIT_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3566, 2, 0),
    /* RXLOCK_SM_WAIT_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3567, 5, 3),
    /* RXLOCK_SM_WAIT_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3568, 8, 6),
    /* RXLOCK_SM_WAIT_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3569, 11, 9),
    /* RXLOCK_SM_WAIT_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3570, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RXLOCK_SM_USE_TIMER_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3561, 16, 16),
    /* RXLOCK_SM_RX_IDLE_INIT_G1:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3540, 17, 17),
    /* RXLOCK_SM_RX_IDLE_ST1_G1:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3545, 18, 18),
    /* RXLOCK_SM_RX_IDLE_ST2_G1:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3550, 19, 19),
    /* RXLOCK_SM_RX_IDLE_ST3_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3555, 20, 20),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST1_G1:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3513, 21, 21),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST2_G1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3518, 22, 22),
    /* RXLOCK_SM_FRQCHK_ENA_ST_G1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3480, 23, 23),
    /* RXLOCK_SM_PHYREADY_WAIT_BYP_G1:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3534, 24, 24),
    /* RXLOCK_SM_LOS_WAIT_BYP_G1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3527, 25, 25),
    /* RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G1:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3501, 26, 26),
    /* RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G1:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3494, 27, 27),
    /* RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G1:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3473, 28, 28),
    /* RXLOCK_SM_LOS_EQPRESET_DIS_G1:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3508, 29, 29),
    /* RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G1:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3485, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXLOCK_SM4r_fields[] =
{
    /* RXLOCK_SM_USE_TIMER_G2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3562, 0, 0),
    /* RXLOCK_SM_RX_IDLE_INIT_G2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3541, 1, 1),
    /* RXLOCK_SM_RX_IDLE_ST1_G2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3546, 2, 2),
    /* RXLOCK_SM_RX_IDLE_ST2_G2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3551, 3, 3),
    /* RXLOCK_SM_RX_IDLE_ST3_G2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3556, 4, 4),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST1_G2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3514, 5, 5),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST2_G2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3519, 6, 6),
    /* RXLOCK_SM_FRQCHK_ENA_ST_G2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3481, 7, 7),
    /* RXLOCK_SM_PHYREADY_WAIT_BYP_G2:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3535, 8, 8),
    /* RXLOCK_SM_LOS_WAIT_BYP_G2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3528, 9, 9),
    /* RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3502, 10, 10),
    /* RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3495, 11, 11),
    /* RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G2:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3474, 12, 12),
    /* RXLOCK_SM_LOS_EQPRESET_DIS_G2:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3509, 13, 13),
    /* RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3486, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RXLOCK_SM_USE_TIMER_G3:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3563, 16, 16),
    /* RXLOCK_SM_RX_IDLE_INIT_G3:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3542, 17, 17),
    /* RXLOCK_SM_RX_IDLE_ST1_G3:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3547, 18, 18),
    /* RXLOCK_SM_RX_IDLE_ST2_G3:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3552, 19, 19),
    /* RXLOCK_SM_RX_IDLE_ST3_G3:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3557, 20, 20),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST1_G3:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3515, 21, 21),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST2_G3:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3520, 22, 22),
    /* RXLOCK_SM_FRQCHK_ENA_ST_G3:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3482, 23, 23),
    /* RXLOCK_SM_PHYREADY_WAIT_BYP_G3:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3536, 24, 24),
    /* RXLOCK_SM_LOS_WAIT_BYP_G3:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3529, 25, 25),
    /* RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G3:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3503, 26, 26),
    /* RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G3:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3496, 27, 27),
    /* RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G3:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3475, 28, 28),
    /* RXLOCK_SM_LOS_EQPRESET_DIS_G3:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3510, 29, 29),
    /* RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G3:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3487, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXLOCK_SM6r_fields[] =
{
    /* RXLOCK_SM_USE_TIMER_G4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3564, 0, 0),
    /* RXLOCK_SM_RX_IDLE_INIT_G4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3543, 1, 1),
    /* RXLOCK_SM_RX_IDLE_ST1_G4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3548, 2, 2),
    /* RXLOCK_SM_RX_IDLE_ST2_G4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3553, 3, 3),
    /* RXLOCK_SM_RX_IDLE_ST3_G4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3558, 4, 4),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST1_G4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3516, 5, 5),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST2_G4:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3521, 6, 6),
    /* RXLOCK_SM_FRQCHK_ENA_ST_G4:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3483, 7, 7),
    /* RXLOCK_SM_PHYREADY_WAIT_BYP_G4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3537, 8, 8),
    /* RXLOCK_SM_LOS_WAIT_BYP_G4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3530, 9, 9),
    /* RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G4:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3504, 10, 10),
    /* RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G4:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3497, 11, 11),
    /* RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G4:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3476, 12, 12),
    /* RXLOCK_SM_LOS_EQPRESET_DIS_G4:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3511, 13, 13),
    /* RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G4:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3488, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RXLOCK_SM_USE_TIMER_G5:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3565, 16, 16),
    /* RXLOCK_SM_RX_IDLE_INIT_G5:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3544, 17, 17),
    /* RXLOCK_SM_RX_IDLE_ST1_G5:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3549, 18, 18),
    /* RXLOCK_SM_RX_IDLE_ST2_G5:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3554, 19, 19),
    /* RXLOCK_SM_RX_IDLE_ST3_G5:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3559, 20, 20),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST1_G5:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3517, 21, 21),
    /* RXLOCK_SM_LOS_FILTER_ENA_ST2_G5:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3522, 22, 22),
    /* RXLOCK_SM_FRQCHK_ENA_ST_G5:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3484, 23, 23),
    /* RXLOCK_SM_PHYREADY_WAIT_BYP_G5:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3538, 24, 24),
    /* RXLOCK_SM_LOS_WAIT_BYP_G5:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3531, 25, 25),
    /* RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G5:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3505, 26, 26),
    /* RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G5:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3498, 27, 27),
    /* RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G5:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3477, 28, 28),
    /* RXLOCK_SM_LOS_EQPRESET_DIS_G5:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3512, 29, 29),
    /* RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G5:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3489, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXLOSVREF0r_fields[] =
{
    /* RX_LOSVREF_G1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4088, 4, 0),
    /* RX_LOSVREF_G2:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4089, 9, 5),
    /* RX_LOSVREF_G3:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4090, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_LOSVREF_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4091, 20, 16),
    /* RX_LOSVREF_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4092, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RXLOS_FILTER0r_fields[] =
{
    /* RXLOS_FILTER_FLENGTHR_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3582, 7, 0),
    /* RXLOS_FILTER_FLENGTHF_G1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3572, 15, 8),
    /* RXLOS_FILTER_FLENGTHR_G2:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3583, 23, 16),
    /* RXLOS_FILTER_FLENGTHF_G2:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3573, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXLOS_FILTER2r_fields[] =
{
    /* RXLOS_FILTER_FLENGTHR_G3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3584, 7, 0),
    /* RXLOS_FILTER_FLENGTHF_G3:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3574, 15, 8),
    /* RXLOS_FILTER_FLENGTHR_G4:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3585, 23, 16),
    /* RXLOS_FILTER_FLENGTHF_G4:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3575, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXLOS_FILTER4r_fields[] =
{
    /* RXLOS_FILTER_FLENGTHR_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3586, 7, 0),
    /* RXLOS_FILTER_FLENGTHF_G5:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3576, 15, 8),
    /* RXLOS_FILTER_FLENGTHR_SCALE_G1:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3587, 18, 16),
    /* RXLOS_FILTER_FLENGTHR_SCALE_G2:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3588, 21, 19),
    /* RXLOS_FILTER_FLENGTHR_SCALE_G3:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3589, 24, 22),
    /* RXLOS_FILTER_FLENGTHR_SCALE_G4:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3590, 27, 25),
    /* RXLOS_FILTER_FLENGTHR_SCALE_G5:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3591, 30, 28),
    /* RXLOS_FILTER_FBYPASS:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3571, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXLOS_FILTER6r_fields[] =
{
    /* RXLOS_FILTER_FLENGTHF_SCALE_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3577, 2, 0),
    /* RXLOS_FILTER_FLENGTHF_SCALE_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3578, 5, 3),
    /* RXLOS_FILTER_FLENGTHF_SCALE_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3579, 8, 6),
    /* RXLOS_FILTER_FLENGTHF_SCALE_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3580, 11, 9),
    /* RXLOS_FILTER_FLENGTHF_SCALE_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3581, 14, 12),
    /* RXLOS_FILTER_SELECT_FOR_RX_LOS_OUTPUT:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3592, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_EFUSE_FORCE0r_fields[] =
{
    /* RXTX_PVT:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3621, 3, 0),
    /* TX_VRSET_VREG_TERM:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4960, 7, 4),
    /* TX_FB_VOUT_1P2:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4703, 11, 8),
    /* TMUX_PATH_SELECT:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4590, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_DFE_PVT:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3851, 17, 16),
    /* PINFO_RHIGH:18:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2710, 23, 18),
    /* PINFO_RHIGH_DONE:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2712, 24, 24),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_EFUSE_OVRR0r_fields[] =
{
    /* RXTX_PVTO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3622, 0, 0),
    /* TX_VRSET_VREG_TERMO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4961, 1, 1),
    /* TX_FB_VOUT_1P2O:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4704, 2, 2),
    /* TMUX_PATH_SELECTO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4591, 3, 3),
    /* RX_DFE_PVTO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3852, 4, 4),
    /* PINFO_RHIGHO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2711, 5, 5),
    /* PINFO_RHIGH_DONEO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2713, 6, 6),
    /* RESERVED0:7:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 7)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_GLOBAL_OVRR0r_fields[] =
{
    /* RXTX_GLOBAL_REG_CAPTURE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3607, 0, 0),
    /* RXTX_GLOBAL_REG_OVERRIDE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3608, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_JTAG_OF0r_fields[] =
{
    /* PINFO_TEST_JSIN_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2871, 0, 0),
    /* PINFO_TEST_JSIN_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2870, 1, 1),
    /* PINFO_TEST_SHIFT_DR_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2879, 2, 2),
    /* PINFO_TEST_SHIFT_DR_OV:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2878, 3, 3),
    /* PINFO_TEST_CLOCK_DR_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2867, 4, 4),
    /* PINFO_TEST_CLOCK_DR_OV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2866, 5, 5),
    /* PINFO_TEST_UPDATE_DR_REG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2887, 6, 6),
    /* PINFO_TEST_UPDATE_DR_OV:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2886, 7, 7),
    /* PINFO_TEST_DTSTMODE_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2869, 8, 8),
    /* PINFO_TEST_DTSTMODE_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2868, 9, 9),
    /* PINFO_TEST_ACEXTEST_EN_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2863, 10, 10),
    /* PINFO_TEST_ACEXTEST_EN_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2862, 11, 11),
    /* PINFO_TEST_RX_ACEXTEST_CAPTURE_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2873, 12, 12),
    /* PINFO_TEST_RX_ACEXTEST_CAPTURE_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2872, 13, 13),
    /* PINFO_TEST_TX_PAR_SCAN_REG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2885, 14, 14),
    /* PINFO_TEST_TX_PAR_SCAN_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2884, 15, 15),
    /* PINFO_TEST_SOUT_PAR_REG:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2881, 17, 16),
    /* PINFO_TEST_SOUT_PAR_OV:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2880, 18, 18),
    /* PINFO_TEST_RX_PAR_SCAN_REG:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2875, 19, 19),
    /* PINFO_TEST_RX_PAR_SCAN_OV:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2874, 20, 20),
    /* PINFO_TEST_SCTEST_REG:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2877, 21, 21),
    /* PINFO_TEST_SCTEST_OV:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2876, 22, 22),
    /* PINFO_TEST_ATRI_L_REG:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2865, 23, 23),
    /* PINFO_TEST_ATRI_L_OV:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2864, 24, 24),
    /* JTAG_VHYST_REG:25:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2558, 26, 25),
    /* RESERVED0:27:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 27)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_LOSCAL_STSr_fields[] =
{
    /* RX_RXSM_PHYREADY_STAT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4269, 0, 0),
    /* RX_LOSCAL_TRIM_HIGH_ERROR:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4080, 1, 1),
    /* RX_LOSCAL_TRIM_LOW_ERROR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4082, 2, 2),
    /* RX_LOS_CAL_DONE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4095, 3, 3),
    /* RX_LOSCAL_OUT_FROM_ACORE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4079, 4, 4),
    /* RX_LOS_TRIM_CODE:5:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4104, 10, 5),
    /* RESERVED0:11:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 11)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_MISC0r_fields[] =
{
    /* TX_PCIE_GEN12_WORD:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4723, 1, 0),
    /* TX_PCIE1_2_QDR_HDR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4721, 2, 2),
    /* RESERVED2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 3, 3),
    /* CCIX_MODE_ENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(236, 4, 4),
    /* SERDES_VTMON_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4482, 5, 5),
    /* CDR_SRIS_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(444, 6, 6),
    /* RXTX_OPTICAL_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3611, 7, 7),
    /* RESERVED1:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 10, 8),
    /* RXTX_PCIE_GEN3_32:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3613, 11, 11),
    /* RXTX_PCIE_GEN4_32:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3615, 12, 12),
    /* RXTX_PCIE_GEN5_32:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3617, 13, 13),
    /* RX_PCIE1_2_QDR_HDR:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4128, 14, 14),
    /* RXTX_PCIE_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3619, 15, 15),
    /* RXTX_FWD_LPBK_ENA:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3606, 16, 16),
    /* RXTX_REV_HS_LPBK_ENA:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3623, 17, 17),
    /* RXTX_REV_LS_LPBK_ENA:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3625, 18, 18),
    /* RXTX_IGNORE_LATCHED_EFUSE:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3609, 19, 19),
    /* RXTX_IGNORE_LATCHED_RHIGH:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3610, 20, 20),
    /* RHIGH_DONE_BYPASS:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3354, 21, 21),
    /* RXD_CLK6T_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3410, 22, 22),
    /* TXD_CLK6T_ENA:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4627, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_MISC2r_fields[] =
{
    /* RXTX_PCIE_MODEO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3620, 0, 0),
    /* CCIX_MODE_ENAO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 1, 1),
    /* RESERVED2:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 5, 2),
    /* RXTX_PCIE_GEN3_32O:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3614, 6, 6),
    /* RXTX_PCIE_GEN4_32O:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3616, 7, 7),
    /* RXTX_PCIE_GEN5_32O:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3618, 8, 8),
    /* CDR_SRIS_ENAO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(445, 9, 9),
    /* RXTX_OPTICAL_ENAO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3612, 10, 10),
    /* RESERVED1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 11, 11),
    /* TX_PCIE_GEN12_WORDO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4724, 12, 12),
    /* SERDES_VTMON_SELO:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4483, 13, 13),
    /* RESERVED0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 14, 14),
    /* TX_PCIE1_2_QDR_HDRO:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4722, 15, 15),
    /* RXTX_DFE_TESTMUX_SEL0:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3603, 23, 16),
    /* RXTX_DFE_TESTMUX_SEL1:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3604, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF0r_fields[] =
{
    /* PINFO_TX_WORDCLK_SEL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2974, 0, 0),
    /* PINFO_TX_INVERT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2902, 1, 1),
    /* PINFO_TX_WORDMODE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2976, 4, 2),
    /* PINFO_TX_RATESEL:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2942, 7, 5),
    /* PINFO_TX_SSC_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2972, 8, 8),
    /* PINFO_TX_RATECHANGE_ENA:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2940, 9, 9),
    /* PINFO_TX_APPLICATION_MODE:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2892, 14, 10),
    /* PINFO_SERDES_TX_RESETN:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2852, 15, 15),
    /* PINFO_TX_CM1:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2896, 20, 16),
    /* PINFO_TX_C0:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2894, 25, 21),
    /* PINFO_TX_CP1:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2898, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF10r_fields[] =
{
    /* RESERVED2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 0, 0),
    /* PINFO_SERDES_CLKREQN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2843, 1, 1),
    /* PINFO_RX_LOSVREF:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2745, 6, 2),
    /* PINFO_TX_PI_PHASE:7:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2932, 13, 7),
    /* PINFO_TX_PI_PHASE_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2934, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* PINFO_RX_MARGIN_START:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2765, 16, 16),
    /* PINFO_RX_MARGIN_DIR:17:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2751, 18, 17),
    /* PINFO_RX_MARGIN_CNT_SNAP:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2747, 19, 19),
    /* PINFO_RX_MARGIN_ERR_CNT_RST:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2755, 20, 20),
    /* PINFO_RX_MARGIN_SAMP_CNT_RST:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2763, 21, 21),
    /* PINFO_RX_MARGIN_OFFSET:22:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2759, 28, 22),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF2r_fields[] =
{
    /* PINFO_TX_AMP:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2890, 3, 0),
    /* PINFO_TX_RXDETENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2946, 4, 4),
    /* PINFO_TX_50OHM_IDLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2888, 5, 5),
    /* RESERVED2:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 6),
    /* PINFO_TX_SPAREIN_BIT0:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2954, 8, 8),
    /* PINFO_TX_SPAREIN_BIT1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2956, 9, 9),
    /* PINFO_TX_SPAREIN_BIT2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2958, 10, 10),
    /* PINFO_TX_SPAREIN_BIT3:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2960, 11, 11),
    /* PINFO_TX_SPAREIN_BIT4:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2962, 12, 12),
    /* PINFO_TX_SPAREIN_BIT5:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2964, 13, 13),
    /* PINFO_TX_SPAREIN_BIT6:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2966, 14, 14),
    /* PINFO_TX_SPAREIN_BIT7:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2968, 15, 15),
    /* PINFO_TX_P1PD_A:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2916, 16, 16),
    /* PINFO_TX_P1PD_B:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2918, 17, 17),
    /* PINFO_TX_P1PD_C:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2920, 18, 18),
    /* PINFO_TX_P2PD:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2924, 19, 19),
    /* PINFO_TX_P1SNZPD:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2922, 20, 20),
    /* PINFO_TX_P1OFFPD:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2914, 21, 21),
    /* RESERVED1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 22, 22),
    /* PINFO_LANE_DISABLE:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2704, 23, 23),
    /* PINFO_RX_P1PD_A:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2777, 24, 24),
    /* PINFO_RX_P1PD_B:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2779, 25, 25),
    /* PINFO_RX_P1PD_C:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2781, 26, 26),
    /* PINFO_RX_P2PD:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2785, 27, 27),
    /* PINFO_RX_P1SNZPD:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2783, 28, 28),
    /* PINFO_RX_P1OFFPD:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2775, 29, 29),
    /* RESERVED0:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 30, 30),
    /* PINFO_RX_HOTINSERT:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2735, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF4r_fields[] =
{
    /* PINFO_RX_INVERT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2737, 0, 0),
    /* PINFO_RX_WORDMODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2841, 3, 1),
    /* PINFO_RX_RATESEL:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2795, 6, 4),
    /* PINFO_RX_RATECHANGE_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2793, 7, 7),
    /* PINFO_RX_APPLICATION_MODE:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2715, 12, 8),
    /* PINFO_RX_BKCHENA:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2721, 13, 13),
    /* PINFO_RX_BITSLIP_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2719, 14, 14),
    /* PINFO_RX_BITSLIP:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2717, 15, 15),
    /* PINFO_RX_EQ_PH0:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2731, 16, 16),
    /* PINFO_RX_CDRRELOCK:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2723, 17, 17),
    /* PINFO_RX_EQFRZ:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2727, 18, 18),
    /* PINFO_RX_EQPRESET:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2729, 19, 19),
    /* PINFO_RX_LOL:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2741, 20, 20),
    /* PINFO_FOM_START:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2700, 21, 21),
    /* PINFO_SERDES_RX_RESETN:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2850, 22, 22),
    /* PINFO_RX_TXFIRREQUEST_C0:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2829, 23, 23),
    /* PINFO_RX_TXFIRREQUEST_CP1:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2833, 24, 24),
    /* PINFO_RX_TXFIRREQUEST_CM1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2831, 25, 25),
    /* PINFO_TEST_TX_ACEXTEST_RTI_REG:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2883, 26, 26),
    /* PINFO_TEST_TX_ACEXTEST_RTI_OV:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2882, 27, 27),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF6r_fields[] =
{
    /* PINFO_TX_P0SPD_A:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2906, 0, 0),
    /* PINFO_TX_P0SPD_B:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2908, 1, 1),
    /* PINFO_TX_P0SPD_C:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2910, 2, 2),
    /* PINFO_TX_P0SPD_D:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2912, 3, 3),
    /* PINFO_TX_PARTIALPD:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2926, 4, 4),
    /* PINFO_TX_SLUMBERPD:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2952, 5, 5),
    /* PINFO_TX_DEV_SLEEP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2900, 6, 6),
    /* RESERVED2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 7),
    /* PINFO_RX_P0SPD_A:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2767, 8, 8),
    /* PINFO_RX_P0SPD_B:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2769, 9, 9),
    /* PINFO_RX_P0SPD_C:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2771, 10, 10),
    /* PINFO_RX_P0SPD_D:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2773, 11, 11),
    /* PINFO_RX_PARTIALPD:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2787, 12, 12),
    /* PINFO_RX_SLUMBERPD:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2799, 13, 13),
    /* PINFO_RX_DEV_SLEEP:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2725, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* PINFO_SERDES_REFCLK_OFF_REQ:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2848, 16, 16),
    /* PINFO_RX_SYNCALIGNENA:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2819, 17, 17),
    /* PINFO_C2C_ENA:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2694, 19, 18),
    /* PINFO_IORECAL:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2702, 20, 20),
    /* RESERVED0:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 21, 21),
    /* PM_CONFIG_P2PD_MODE:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3045, 23, 22),
    /* PINFO_RX_SPAREIN_BIT0:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2801, 24, 24),
    /* PINFO_RX_SPAREIN_BIT1:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2803, 25, 25),
    /* PINFO_RX_SPAREIN_BIT2:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2805, 26, 26),
    /* PINFO_RX_SPAREIN_BIT3:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2807, 27, 27),
    /* PINFO_RX_SPAREIN_BIT4:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2809, 28, 28),
    /* PINFO_RX_SPAREIN_BIT5:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2811, 29, 29),
    /* PINFO_RX_SPAREIN_BIT6:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2813, 30, 30),
    /* PINFO_RX_SPAREIN_BIT7:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2815, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OF8r_fields[] =
{
    /* PINFO_TX_REFCLK_SELECT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2944, 1, 0),
    /* PINFO_RX_REFCLK_SELECT:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2797, 3, 2),
    /* PINFO_MDIO_GLOBAL_WRITE_ENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2706, 4, 4),
    /* PINFO_SOC_ABUS_CONTENTION:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2854, 5, 5),
    /* PINFO_TX_MASTER_PLL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2904, 6, 6),
    /* PINFO_ASIC_CLKPD:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2690, 7, 7),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OUTPIN_OV0r_fields[] =
{
    /* PINFO_TX_PHYREADY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2930, 0, 0),
    /* PINFO_TX_PHYREADYO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2931, 1, 1),
    /* PINFO_TX_RXPRES:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2950, 2, 2),
    /* PINFO_TX_RXPRESO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2951, 3, 3),
    /* RESERVED2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 5, 4),
    /* PINFO_TX_RXDETVLD:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2948, 6, 6),
    /* PINFO_TX_RXDETVLDO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2949, 7, 7),
    /* PINFO_TX_PDCLK_SOURCE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2928, 8, 8),
    /* PINFO_TX_PDCLK_SOURCEO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2929, 9, 9),
    /* RESERVED1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 10, 10),
    /* PINFO_TX_PI_READY:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2936, 11, 11),
    /* PINFO_TX_PI_READYO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2937, 12, 12),
    /* RESERVED0:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 13),
    /* PINFO_RX_PHYREADY:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2789, 16, 16),
    /* PINFO_RX_PHYREADYO:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2790, 17, 17),
    /* PINFO_RX_LOCKTOREF:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2739, 18, 18),
    /* PINFO_RX_LOCKTOREFO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2740, 19, 19),
    /* PINFO_RX_TXFIRDN_C0:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2823, 20, 20),
    /* PINFO_RX_TXFIRDN_C0O:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2824, 21, 21),
    /* PINFO_RX_TXFIRDN_CM1:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2825, 22, 22),
    /* PINFO_RX_TXFIRDN_CM1O:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2826, 23, 23),
    /* PINFO_RX_TXFIRDN_CP1:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2827, 24, 24),
    /* PINFO_RX_TXFIRDN_CP1O:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2828, 25, 25),
    /* PINFO_RX_TXFIRUP_C0:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2835, 26, 26),
    /* PINFO_RX_TXFIRUP_C0O:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2836, 27, 27),
    /* PINFO_RX_TXFIRUP_CM1:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2837, 28, 28),
    /* PINFO_RX_TXFIRUP_CM1O:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2838, 29, 29),
    /* PINFO_RX_TXFIRUP_CP1:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2839, 30, 30),
    /* PINFO_RX_TXFIRUP_CP1O:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2840, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OUTPIN_OV2r_fields[] =
{
    /* PINFO_RECAL_REQUEST:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2708, 0, 0),
    /* PINFO_RECAL_REQUESTO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2709, 1, 1),
    /* PINFO_RX_SYNCDET:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2821, 2, 2),
    /* PINFO_RX_SYNCDETO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2822, 3, 3),
    /* PINFO_RX_PLL_READY:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2791, 4, 4),
    /* PINFO_RX_PLL_READYO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2792, 5, 5),
    /* PINFO_SERDES_REFCLK_OFF_ACK:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2846, 6, 6),
    /* PINFO_SERDES_REFCLK_OFF_ACKO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2847, 7, 7),
    /* RESERVED0:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 8, 8),
    /* PINFO_SOC_ABUS_DRIVEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2856, 9, 9),
    /* PINFO_SOC_ABUS_DRIVENO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2857, 10, 10),
    /* PINFO_RXTX_TESTMUXO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2714, 11, 11),
    /* PINFO_RX_ERRTRGR:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2733, 12, 12),
    /* PINFO_RX_ERRTRGRO:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2734, 13, 13),
    /* PINFO_TX_PLL_READY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2938, 14, 14),
    /* PINFO_TX_PLL_READYO:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2939, 15, 15),
    /* PINFO_SERDES_DIG_TESTMUX:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2845, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OUTPIN_OV4r_fields[] =
{
    /* PINFO_TX_SPAREOUT:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2970, 7, 0),
    /* PINFO_TX_SPAREOUTO:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2971, 15, 8),
    /* PINFO_RX_SPAREOUT:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2817, 23, 16),
    /* PINFO_RX_SPAREOUTO:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2818, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OUTPIN_OV6r_fields[] =
{
    /* PINFO_FOM_QUALITY:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2698, 7, 0),
    /* PINFO_FOM_QUALITYO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2699, 8, 8),
    /* PINFO_FOM_DONE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2696, 9, 9),
    /* PINFO_FOM_DONEO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2697, 10, 10),
    /* PINFO_RX_MARGIN_IN_PROG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2757, 11, 11),
    /* PINFO_RX_MARGIN_IN_PROGO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2758, 12, 12),
    /* PINFO_RX_MARGIN_CNT_VALID:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2749, 13, 13),
    /* PINFO_RX_MARGIN_CNT_VALIDO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2750, 14, 14),
    /* RESERVED0:15:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 15)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OUTPIN_OV7r_fields[] =
{
    /* RESERVED2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 0, 0),
    /* PINFO_SERDES_CLKREQNO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2844, 1, 1),
    /* PM_CONFIG_P2PD_MODEO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3046, 2, 2),
    /* PINFO_RX_LOSVREFO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2746, 3, 3),
    /* PINFO_RX_LOS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2743, 4, 4),
    /* PINFO_RX_LOSO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2744, 5, 5),
    /* PINFO_ALLOW_ALTCLK_OFF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2684, 6, 6),
    /* PINFO_ALLOW_ALTCLK_OFFO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2685, 7, 7),
    /* PINFO_ALLOW_VDDA_OFF:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2686, 8, 8),
    /* PINFO_ALLOW_VDDA_OFFO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2687, 9, 9),
    /* PINFO_ALLOW_VDDH_OFF:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2688, 10, 10),
    /* PINFO_ALLOW_VDDH_OFFO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2689, 11, 11),
    /* PINFO_ASIC_CLK_SOURCE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2692, 12, 12),
    /* PINFO_ASIC_CLK_SOURCEO:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2693, 13, 13),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* PINFO_RX_MARGIN_SAMP_CNT:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2761, 22, 16),
    /* PINFO_RX_MARGIN_SAMP_CNTO:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2762, 23, 23),
    /* PINFO_RX_MARGIN_ERR_CNT:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2753, 29, 24),
    /* PINFO_RX_MARGIN_ERR_CNTO:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2754, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OV0r_fields[] =
{
    /* PINFO_TX_WORDCLK_SELO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2975, 0, 0),
    /* PINFO_SERDES_TX_RESETNO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2853, 1, 1),
    /* PINFO_TX_INVERTO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2903, 2, 2),
    /* PINFO_TX_WORDMODEO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2977, 3, 3),
    /* PINFO_TX_RATESELO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2943, 4, 4),
    /* PINFO_TX_SSC_ENAO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2973, 5, 5),
    /* RESERVED2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 6, 6),
    /* PINFO_TX_RATECHANGE_ENAO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2941, 7, 7),
    /* PINFO_TX_APPLICATION_MODEO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2893, 8, 8),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* PINFO_TX_CM1O:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2897, 16, 16),
    /* PINFO_TX_C0O:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2895, 17, 17),
    /* PINFO_TX_CP1O:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2899, 18, 18),
    /* PINFO_TX_AMPO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2891, 19, 19),
    /* RESERVED0:20:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 20)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OV2r_fields[] =
{
    /* PINFO_TX_SPAREIN_BIT0O:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2955, 0, 0),
    /* PINFO_TX_SPAREIN_BIT1O:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2957, 1, 1),
    /* PINFO_TX_SPAREIN_BIT2O:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2959, 2, 2),
    /* PINFO_TX_SPAREIN_BIT3O:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2961, 3, 3),
    /* PINFO_TX_SPAREIN_BIT4O:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2963, 4, 4),
    /* PINFO_TX_SPAREIN_BIT5O:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2965, 5, 5),
    /* PINFO_TX_SPAREIN_BIT6O:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2967, 6, 6),
    /* PINFO_TX_SPAREIN_BIT7O:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2969, 7, 7),
    /* PINFO_TX_RXDETENAO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2947, 8, 8),
    /* PINFO_TX_50OHM_IDLEO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2889, 9, 9),
    /* RESERVED2:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 10),
    /* PINFO_TX_P0SPD_AO:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2907, 16, 16),
    /* PINFO_TX_P0SPD_BO:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2909, 17, 17),
    /* PINFO_TX_P0SPD_COO:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2911, 18, 18),
    /* PINFO_TX_P0SPD_DO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2913, 19, 19),
    /* PINFO_TX_P1PD_AO:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2917, 20, 20),
    /* PINFO_TX_P1PD_BO:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2919, 21, 21),
    /* PINFO_TX_P1PD_COO:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2921, 22, 22),
    /* PINFO_TX_P2PDO:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2925, 23, 23),
    /* PINFO_TX_P1SNZPDO:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2923, 24, 24),
    /* PINFO_TX_P1OFFPDO:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2915, 25, 25),
    /* PINFO_TX_PARTIALPDO:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2927, 26, 26),
    /* PINFO_TX_SLUMBERPDO:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2953, 27, 27),
    /* PINFO_TX_DEV_SLEEPO:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2901, 28, 28),
    /* RESERVED1:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 29, 29),
    /* PINFO_LANE_DISABLEO:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2705, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OV4r_fields[] =
{
    /* PINFO_RX_INVERTO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2738, 0, 0),
    /* PINFO_RX_WORDMODEO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2842, 1, 1),
    /* PINFO_RX_RATESELO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2796, 2, 2),
    /* PINFO_RX_RATECHANGE_ENAO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2794, 3, 3),
    /* PINFO_RX_APPLICATION_MODEO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2716, 4, 4),
    /* PINFO_TX_MASTER_PLLO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2905, 5, 5),
    /* PINFO_RX_BKCHENAO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2722, 6, 6),
    /* PINFO_RX_TXFIRREQUEST_C0O:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2830, 7, 7),
    /* PINFO_RX_TXFIRREQUEST_CP1O:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2834, 8, 8),
    /* PINFO_RX_TXFIRREQUEST_CM1O:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2832, 9, 9),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* PINFO_SERDES_RX_RESETNO:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2851, 16, 16),
    /* PINFO_RX_CDRRELOCKO:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2724, 17, 17),
    /* PINFO_RX_EQFRZO:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2728, 18, 18),
    /* PINFO_RX_EQPRESETO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2730, 19, 19),
    /* PINFO_RX_LOLO:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2742, 20, 20),
    /* PINFO_FOM_STARTO:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2701, 21, 21),
    /* PINFO_C2C_ENAO:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2695, 22, 22),
    /* PINFO_IORECALO:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2703, 23, 23),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OV6r_fields[] =
{
    /* PINFO_RX_P0SPD_AO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2768, 0, 0),
    /* PINFO_RX_P0SPD_BO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2770, 1, 1),
    /* PINFO_RX_P0SPD_COO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2772, 2, 2),
    /* PINFO_RX_P0SPD_DO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2774, 3, 3),
    /* PINFO_RX_P1PD_AO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2778, 4, 4),
    /* PINFO_RX_P1PD_BO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2780, 5, 5),
    /* PINFO_RX_P1PD_COO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2782, 6, 6),
    /* PINFO_RX_P2PDO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2786, 7, 7),
    /* PINFO_RX_P1SNZPDO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2784, 8, 8),
    /* PINFO_RX_P1OFFPDO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2776, 9, 9),
    /* PINFO_RX_PARTIALPDO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2788, 10, 10),
    /* PINFO_RX_SLUMBERPDO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2800, 11, 11),
    /* PINFO_RX_DEV_SLEEPO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2726, 12, 12),
    /* RESERVED5:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3344, 13, 13),
    /* PINFO_RX_HOTINSERTO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2736, 14, 14),
    /* RESERVED4:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3343, 15, 15),
    /* PINFO_RX_BITSLIP_ENAO:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2720, 16, 16),
    /* PINFO_RX_BITSLIPO:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2718, 17, 17),
    /* RESERVED3:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 19, 18),
    /* PINFO_RX_EQ_PH0O:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2732, 20, 20),
    /* RESERVED2:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 21, 21),
    /* PINFO_RX_SYNCALIGNENAO:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2820, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* PINFO_RX_MARGIN_STARTO:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2766, 24, 24),
    /* PINFO_RX_MARGIN_DIRO:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2752, 25, 25),
    /* PINFO_RX_MARGIN_CNT_SNAPO:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2748, 26, 26),
    /* PINFO_RX_MARGIN_ERR_CNT_RSTO:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2756, 27, 27),
    /* PINFO_RX_MARGIN_SAMP_CNT_RSTO:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2764, 28, 28),
    /* PINFO_RX_MARGIN_OFFSETO:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2760, 29, 29),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_OV8r_fields[] =
{
    /* PINFO_TX_REFCLK_SELECTO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2945, 0, 0),
    /* PINFO_RX_REFCLK_SELECTO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2798, 1, 1),
    /* PINFO_MDIO_GLOBAL_WRITE_ENAO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2707, 2, 2),
    /* PINFO_SOC_ABUS_CONTENTIONO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2855, 3, 3),
    /* PINFO_ASIC_CLKPDO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2691, 4, 4),
    /* PINFO_SERDES_REFCLK_OFF_REQO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2849, 5, 5),
    /* PINFO_TX_PI_PHASEO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2933, 6, 6),
    /* PINFO_TX_PI_PHASE_VALIDO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2935, 7, 7),
    /* PINFO_RX_SPAREIN_BIT0O:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2802, 8, 8),
    /* PINFO_RX_SPAREIN_BIT1O:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2804, 9, 9),
    /* PINFO_RX_SPAREIN_BIT2O:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2806, 10, 10),
    /* PINFO_RX_SPAREIN_BIT3O:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2808, 11, 11),
    /* PINFO_RX_SPAREIN_BIT4O:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2810, 12, 12),
    /* PINFO_RX_SPAREIN_BIT5O:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2812, 13, 13),
    /* PINFO_RX_SPAREIN_BIT6O:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2814, 14, 14),
    /* PINFO_RX_SPAREIN_BIT7O:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2816, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_PIN_STS0r_fields[] =
{
    /* PIN_TX_PHYREADY_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3005, 0, 0),
    /* PIN_TX_RXPRES_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3008, 1, 1),
    /* PIN_FOM_DONE_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2982, 2, 2),
    /* PIN_TX_RXDETVLD_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3007, 3, 3),
    /* PIN_TX_PDCLK_SOURCE_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3004, 4, 4),
    /* PIN_SOC_ABUS_DRIVEN_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3003, 5, 5),
    /* PIN_TX_PLL_READY_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3006, 6, 6),
    /* PIN_ALLOW_VDDA_OFF_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2979, 7, 7),
    /* PIN_ALLOW_VDDH_OFF_STATUS:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2980, 8, 8),
    /* PIN_ALLOW_ALTCLK_OFF_STATUS:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2978, 9, 9),
    /* PIN_SERDES_REFCLK_OFF_ACK_STATUS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3002, 10, 10),
    /* PIN_ASIC_CLK_SOURCE_STATUS:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2981, 11, 11),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* PIN_RX_PHYREADY_STATUS:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2991, 16, 16),
    /* PIN_RX_LOCKTOREF_STATUS:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2985, 17, 17),
    /* PIN_RX_LOS_STATUS:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2986, 18, 18),
    /* PIN_RX_SYNCDET_STATUS:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2994, 19, 19),
    /* PIN_RX_TXFIRDN_C0_STATUS:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2995, 20, 20),
    /* PIN_RX_TXFIRDN_CM1_STATUS:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2996, 21, 21),
    /* PIN_RX_TXFIRDN_CP1_STATUS:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2997, 22, 22),
    /* PIN_RX_TXFIRUP_C0_STATUS:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2998, 23, 23),
    /* PIN_RX_TXFIRUP_CM1_STATUS:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2999, 24, 24),
    /* PIN_RX_TXFIRUP_CP1_STATUS:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3000, 25, 25),
    /* PIN_RX_ERRTRGR_STATUS:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2984, 26, 26),
    /* PIN_RX_PLL_READY_STATUS:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2992, 27, 27),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_PIN_STS2r_fields[] =
{
    /* PIN_SERDES_DIG_TESTMUX_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3001, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_PIN_STS4r_fields[] =
{
    /* PIN_FOM_QUALITY_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2983, 7, 0),
    /* TEST_JSOUT_RD:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4580, 8, 8),
    /* TEST_SIN_PAR_RD:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4581, 10, 9),
    /* TXA_JTAG_DATAINV_RD:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4624, 11, 11),
    /* TXA_JTAG_DATA_RD:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4625, 12, 12),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* PIN_RX_MARGIN_SAMP_CNT_STATUS:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2990, 22, 16),
    /* PIN_RX_MARGIN_ERR_CNT_STATUS:23:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2988, 28, 23),
    /* PIN_RX_MARGIN_IN_PROG_STATUS:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2989, 29, 29),
    /* PIN_RX_MARGIN_CNT_VALID_STATUS:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2987, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_RXLOC_GEN_STS0r_fields[] =
{
    /* RX_LOC_ENA_RXA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3998, 0, 0),
    /* RESERVED1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 1, 1),
    /* RX_LOC_DLAT_ENA_RXA:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3933, 2, 2),
    /* RX_LOC_XLAT_ENA_RXA:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4077, 4, 3),
    /* RX_LOC_ELAT_ENA_RXA:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3976, 6, 5),
    /* RX_LOC_FLAT_ENA_RXA:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4002, 8, 7),
    /* RX_LOC_LAT_OFFS_ENA_RXA:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4009, 9, 9),
    /* RX_LOC_H1_MAG:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4005, 14, 10),
    /* RX_LOC_DLATB_ENA_RXA:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3931, 15, 15),
    /* RX_LOC_OFFS_CAL_DONE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4012, 16, 16),
    /* RX_LOC_SLICER_SEL_RXA:17:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4029, 20, 17),
    /* RESERVED0:21:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 21)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_SPARE1r_fields[] =
{
    /* RXTX_SPARE_REG1:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3627, 15, 0),
    /* RXTX_SPARE_REG2:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3628, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_SPARE_STS0r_fields[] =
{
    /* PIN_TX_SPAREOUT_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3009, 7, 0),
    /* PIN_RX_SPAREOUT_STATUS:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2993, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_TEMPSENSE_FORCE0r_fields[] =
{
    /* PINFO_TEMPSENSE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2858, 15, 0),
    /* PINFO_TEMPSENSE_DATA_VLD:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2860, 16, 16),
    /* RESERVED0:17:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 17)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_TEMPSENSE_OVRR0r_fields[] =
{
    /* PINFO_TEMPSENSE_DATAO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2859, 0, 0),
    /* PINFO_TEMPSENSE_DATA_VLDO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2861, 1, 1),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_TESTMUX_CTL0r_fields[] =
{
    /* RXTX_CDR_TESTMUX_SELECT:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3600, 7, 0),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* RXTX_CTRL_GSHIFT_TESTMUX_SELECT:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3601, 19, 16),
    /* RXTX_CTRL_IQSA_TESTMUX_SELECT:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3602, 23, 20),
    /* RXTX_DP_TESTMUX_SELECT:24:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3605, 28, 24),
    /* RX_PCIE1_2_QDR_HDRO:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4129, 29, 29),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_TEST_CLK_CTL0r_fields[] =
{
    /* TEST_CLK_A_SEL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4575, 3, 0),
    /* TEST_CLK_B_SEL:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4577, 7, 4),
    /* TEST_CLK_C_SEL:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4579, 11, 8),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TEST_CLK_A_DIV_CTRL:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4574, 18, 16),
    /* TEST_CLK_B_DIV_CTRL:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4576, 21, 19),
    /* TEST_CLK_C_DIV_CTRL:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4578, 24, 22),
    /* DFE_SYNC_TESTMUX_SEL:25:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1916, 27, 25),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_TMUX_SEL0r_fields[] =
{
    /* RXTX_ASYNC1_TBUS_SEL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3599, 5, 0),
    /* RESERVED1:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 6),
    /* RXTX_SOC_ABUS_SEL:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3626, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RXTX_VERTAGr_fields[] =
{
    /* RXTX_VERTAG_MINOR:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3630, 3, 0),
    /* RXTX_VERTAG_MAJOR:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3629, 7, 4),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE0r_fields[] =
{
    /* RX_DFE_SEEDLD_DONE_OV:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3854, 0, 0),
    /* RX_DFE_SEEDLD_DONE_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3855, 1, 1),
    /* RX_DFE_RDAC_CM:2:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3853, 8, 2),
    /* CDR_RM_PHASE_ALIGN_DONE_BYP:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(435, 9, 9),
    /* DP_RX_MARGIN_ABORT_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2317, 10, 10),
    /* DP_RX_MARGIN_ABORT_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2316, 11, 11),
    /* DP_RX_MARGIN_START_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2319, 12, 12),
    /* DP_RX_MARGIN_START_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2318, 13, 13),
    /* CDR_EF_ROAM_ZERO_REG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(239, 14, 14),
    /* CDR_EF_ROAM_ZERO_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(238, 15, 15),
    /* RESERVED0:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 16, 16),
    /* FOM_EQFRZ_BYP:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2485, 17, 17),
    /* RX_PD_ROAM_BYP:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4136, 18, 18),
    /* RX_MARGIN_EQFRZ_BYP:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4106, 19, 19),
    /* QSKEW_WALK_DONE_BYP:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3327, 20, 20),
    /* RX_SS_LAT_CAL_ENA_REG:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4287, 21, 21),
    /* RX_SS_LAT_CAL_ENA_OV:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4286, 22, 22),
    /* RX_PD_SS_ROAM_REG:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4144, 23, 23),
    /* RX_PD_SS_ROAM_OV:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4143, 24, 24),
    /* RX_DISABLE_RXLOC_CLK_GATING:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3870, 25, 25),
    /* RX_CDR_FL_DAC_DIN_0_ENA:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3698, 26, 26),
    /* RXA_CDR_FL_DAC_PD_OVERRIDE:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3363, 27, 27),
    /* CDR_RM_PHASE_ALIGN_DONE_REG:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(437, 28, 28),
    /* CDR_RM_PHASE_ALIGN_DONE_OV:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(436, 29, 29),
    /* RX_RLARB_PD_ROAM_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4248, 30, 30),
    /* RX_RLARB_PD_ROAM_OV:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4247, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE10r_fields[] =
{
    /* RX_DCORE_SPARE_SH_REG_G3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3842, 7, 0),
    /* RX_DCORE_SPARE_SH_REG_G4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3843, 15, 8),
    /* RX_DCORE_SPARE_SH_REG_G5:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3844, 23, 16),
    /* RX_ACORE_SPARE_SH_REG_G5:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3636, 27, 24),
    /* RX_ACORE_SPAREIN_REG:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3631, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE12r_fields[] =
{
    /* RX_DISABLE_HFILT_TILL_GSDONE_G0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3858, 0, 0),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3860, 1, 1),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3862, 2, 2),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3864, 3, 3),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3866, 4, 4),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G5:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3868, 5, 5),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G0_SRIS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3859, 6, 6),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G1_SRIS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3861, 7, 7),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G2_SRIS:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3863, 8, 8),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G3_SRIS:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3865, 9, 9),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G4_SRIS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3867, 10, 10),
    /* RX_DISABLE_HFILT_TILL_GSDONE_G5_SRIS:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3869, 11, 11),
    /* RX_RMCLKOUT_DIV2_PHASE_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4252, 12, 12),
    /* RX_RMCLKOUT_DIV4_PHASE_SEL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4253, 13, 13),
    /* RESERVED0:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 14),
    /* RX_TERMCTRL_G1:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4300, 17, 16),
    /* RX_TERMCTRL_G2:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4301, 19, 18),
    /* RX_BB_HFILT_DIS_G0:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3669, 20, 20),
    /* RX_BB_HFILT_DIS_G1:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3671, 21, 21),
    /* RX_BB_HFILT_DIS_G2:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3673, 22, 22),
    /* RX_BB_HFILT_DIS_G3:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3675, 23, 23),
    /* RX_BB_HFILT_DIS_G4:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3677, 24, 24),
    /* RX_BB_HFILT_DIS_G5:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3679, 25, 25),
    /* RX_BB_HFILT_DIS_G0_SRIS:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3670, 26, 26),
    /* RX_BB_HFILT_DIS_G1_SRIS:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3672, 27, 27),
    /* RX_BB_HFILT_DIS_G2_SRIS:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3674, 28, 28),
    /* RX_BB_HFILT_DIS_G3_SRIS:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3676, 29, 29),
    /* RX_BB_HFILT_DIS_G4_SRIS:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3678, 30, 30),
    /* RX_BB_HFILT_DIS_G5_SRIS:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3680, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE14r_fields[] =
{
    /* PLL_TEMPERATURE_THRESH0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3026, 15, 0),
    /* PLL_TEMPERATURE_THRESH1:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3027, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE16r_fields[] =
{
    /* PLL_TEMP_OFFSET_BIN0_A:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3028, 4, 0),
    /* PLL_TEMP_OFFSET_BIN1_A:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3031, 9, 5),
    /* PLL_TEMP_OFFSET_BIN2_A:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3034, 14, 10),
    /* PLL_TEMP_OFFSET_BYPASS:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3037, 15, 15),
    /* PLL_TEMP_OFFSET_BIN0_B:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3029, 20, 16),
    /* PLL_TEMP_OFFSET_BIN1_B:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3032, 25, 21),
    /* PLL_TEMP_OFFSET_BIN2_B:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3035, 30, 26),
    /* PLL_DUALMODE_CAL_SAS4:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3021, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE18r_fields[] =
{
    /* RX_CTLE_PRS_DURING_LATCHCAL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3783, 2, 0),
    /* RX_CTLE_PRO_DURING_LATCHCAL:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3781, 5, 3),
    /* RX_CTLE_PRS_DURING_LOOPBK:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3784, 8, 6),
    /* RX_CTLE_PRO_DURING_LOOPBK:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3782, 11, 9),
    /* RX_DFE_PD_SM_OVERRIDE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3850, 12, 12),
    /* RESERVED2:13:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 16, 13),
    /* RX_VCO_CAL_CONST_INTEGRAL_ENA:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4346, 17, 17),
    /* RESERVED1:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 18, 18),
    /* RX_VGA_INCM:19:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4351, 20, 19),
    /* RX_OFFSET_ENA:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4115, 21, 21),
    /* RX_CTLE_GAINDQ:22:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3766, 26, 22),
    /* PLL_TEMP_OFFSET_BYPASSO:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3038, 27, 27),
    /* RESERVED0:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 29, 28),
    /* RX_PLL_PPM_MEAS_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4199, 30, 30),
    /* PLL_DUALMODE_CAL_SAS4O:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3022, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE2r_fields[] =
{
    /* RX_RELOCK_ON_LOL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4243, 0, 0),
    /* EF_ABORT_ON_RATE_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2410, 1, 1),
    /* RX_RELOCK_ON_FRQINVLD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4242, 2, 2),
    /* RX_RELOCK_ON_LOS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4244, 3, 3),
    /* RX_ENA_EQPRESET_DURING_BKCHENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3879, 4, 4),
    /* RX_ENA_EQPRESET_DURING_PH0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3880, 5, 5),
    /* RX_CLK_GATE_EEE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3749, 6, 6),
    /* RX_CLK_GATE_DMUX:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3748, 7, 7),
    /* RX_PLL_REFCLKIN_SEL_TESTMODE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4209, 8, 8),
    /* RX_PLL_REFCLKIN_SELECT:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4208, 10, 9),
    /* RXA_LIMIT_DATA_OFFSET_ON_OVERFLOW:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3392, 11, 11),
    /* RXA_LIMIT_ERROR_OFFSET_ON_OVERFLOW:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3393, 12, 12),
    /* RXA_LIMIT_ROAM_OFFSET_ON_OVERFLOW:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3394, 13, 13),
    /* RXA_LIMIT_SSROAM_OFFSET_ON_OVERFLOW:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3395, 14, 14),
    /* RXA_LIMIT_TRAN_OFFSET_ON_OVERFLOW:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3396, 15, 15),
    /* RXA_LOSTEST:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3397, 21, 16),
    /* RX_LOSTEST_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4084, 22, 22),
    /* RX_SS_ROAM_RESET:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4288, 23, 23),
    /* IQSA_RESET_ON_RELOCK:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2554, 24, 24),
    /* IQSA_RESET_ON_RELOCK_PD:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2555, 25, 25),
    /* IQSA_ABORT_ON_RATE_CHANGE:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2547, 26, 26),
    /* RX_RLARB_RESET_ON_RATE_CHANGE:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4249, 27, 27),
    /* RXSM_RESETN_REG:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3597, 28, 28),
    /* RXSM_RESETN_OV:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3596, 29, 29),
    /* PM_IN_PROGRESS_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3064, 30, 30),
    /* PM_IN_PROGRESS_OV:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3063, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE20r_fields[] =
{
    /* RX_OFFSET_GEAR_G5_NOM:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4126, 1, 0),
    /* RX_OFFSET_GEAR_G5_SLOW:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4127, 3, 2),
    /* RX_OFFSET_GEAR_G5_FAST:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4125, 5, 4),
    /* RX_VREGDFE_LOW_FREQ_ENA_G5:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4364, 6, 6),
    /* RX_VREGDFE_LOW_FREQ_ENA_G4:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4363, 7, 7),
    /* RX_VREGDFE_LOW_FREQ_ENA_G3:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4362, 8, 8),
    /* RX_VREGDFE_LOW_FREQ_ENA_G2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4361, 9, 9),
    /* RX_VREGDFE_LOW_FREQ_ENA_G1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4360, 10, 10),
    /* RX_TRAIN_ENABLE_SATA_G1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4311, 11, 11),
    /* RX_TRAIN_ENABLE_SATA_G2:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4312, 12, 12),
    /* RX_TRAIN_ENABLE_SATA_G3:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4313, 13, 13),
    /* RX_TRAIN_ENABLE_SATA_G4:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4314, 14, 14),
    /* RX_TRAIN_ENABLE_SATA_G5:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4315, 15, 15),
    /* RX_JIC_G1:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3904, 21, 16),
    /* RESERVED0:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 23, 22),
    /* RX_JIC_G2:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3905, 29, 24),
    /* RX_PLL_LOW_FREQ_REF_ENAO:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4183, 30, 30),
    /* RX_SXP_SHADOW_FORCEO:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4298, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE31r_fields[] =
{
    /* RX_JIC_G3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3906, 5, 0),
    /* RESERVED2:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 6),
    /* RX_JIC_G4:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3907, 13, 8),
    /* RESERVED1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 14),
    /* RX_TERMCTRL_G4_NOM:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4306, 17, 16),
    /* RX_TERMCTRL_G4_SLOW:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4307, 19, 18),
    /* RX_TERMCTRL_G4_FAST:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4305, 21, 20),
    /* RX_TERMCTRL_G5_NOM:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4309, 23, 22),
    /* RX_TERMCTRL_G5_SLOW:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4310, 25, 24),
    /* RX_TERMCTRL_G5_FAST:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4308, 27, 26),
    /* RX_SXP_SHADOW_FORCE:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4297, 29, 28),
    /* RX_PLL_LOW_FREQ_REF_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4182, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE33r_fields[] =
{
    /* RX_VREGAFE_VRSET_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4353, 3, 0),
    /* RX_VREGAFE_VRSET_G2:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4354, 7, 4),
    /* RX_VREGAFE_VRSET_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4355, 11, 8),
    /* RX_VREGAFE_VRSET_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4356, 15, 12),
    /* RX_VREGAFE_VRSET_G5:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4357, 19, 16),
    /* RX_CDR_PLL_LF_DAMP_RES_SXP:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3721, 23, 20),
    /* RX_PLL_LF_RIPPLE_CAP_SXP:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4173, 25, 24),
    /* RX_CDR_IGAIN_L2R_SXP:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3699, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE35r_fields[] =
{
    /* RX_OFFSET_GEAR_G4_NOM:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4123, 1, 0),
    /* RX_OFFSET_GEAR_G4_SLOW:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4124, 3, 2),
    /* RX_OFFSET_GEAR_G4_FAST:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4122, 5, 4),
    /* RX_OFFSET_GEAR_G3_NOM:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4120, 7, 6),
    /* RX_OFFSET_GEAR_G3_SLOW:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4121, 9, 8),
    /* RX_OFFSET_GEAR_G3_FAST:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4119, 11, 10),
    /* RX_OFFSET_GEAR_G2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4118, 13, 12),
    /* RX_OFFSET_GEAR_G1:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4117, 15, 14),
    /* RX_PD_Q_G1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4131, 16, 16),
    /* RX_PD_Q_G2:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4132, 17, 17),
    /* RX_PD_Q_G3:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4133, 18, 18),
    /* RX_PD_Q_G4:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4134, 19, 19),
    /* RX_PD_Q_G5:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4135, 20, 20),
    /* RESERVED0:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 25, 21),
    /* RX_BIAS_JIC:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3691, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE37r_fields[] =
{
    /* RX_TERMCTRL_G3_NOM:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4303, 1, 0),
    /* RX_TERMCTRL_G3_SLOW:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4304, 3, 2),
    /* RX_TERMCTRL_G3_FAST:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4302, 5, 4),
    /* RX_CDR_JIC_G5:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3711, 9, 6),
    /* RX_JIC_G5:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3908, 15, 10),
    /* RX_CDR_JIC_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3707, 19, 16),
    /* RX_CDR_JIC_G2:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3708, 23, 20),
    /* RX_CDR_JIC_G3:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3709, 27, 24),
    /* RX_CDR_JIC_G4:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3710, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE39r_fields[] =
{
    /* RX_CDR_QUADGEN_RANGE_G0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3730, 1, 0),
    /* RX_CDR_QUADGEN_RANGE_G1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3731, 3, 2),
    /* RX_CDR_QUADGEN_RANGE_G2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3732, 5, 4),
    /* RX_CDR_QUADGEN_RANGE_G3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3733, 7, 6),
    /* RX_CDR_QUADGEN_RANGE_G4:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3734, 9, 8),
    /* RX_CDR_QUADGEN_RANGE_G5:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3735, 11, 10),
    /* RX_CDR_PI_DELAY_AT_0:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3712, 15, 12),
    /* RX_CDR_PLL_LF_DAMP_RES_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3713, 19, 16),
    /* RX_CDR_PLL_LF_DAMP_RES_G3:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3715, 23, 20),
    /* RX_CDR_PLL_LF_DAMP_RES_G4:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3717, 27, 24),
    /* RX_CDR_PLL_LF_DAMP_RES_G5:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3719, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE4r_fields[] =
{
    /* RX_SLCTRL_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4279, 2, 0),
    /* RX_SLCTRL_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4280, 5, 3),
    /* RX_SLCTRL_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4281, 8, 6),
    /* RX_SLCTRL_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4282, 11, 9),
    /* RX_SLCTRL_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4283, 14, 12),
    /* RX_SWAP_DLEV_RSTR:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4296, 15, 15),
    /* RX_CTLE_UPRLOAD_LOW_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3808, 19, 16),
    /* RX_CTLE_UPRLOAD_MED_G1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3813, 23, 20),
    /* RX_CTLE_UPRLOAD_HIGH_G1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3803, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE41r_fields[] =
{
    /* RX_CDR_PLL_LF_DAMP_RES_G2_LOW_FREQ_REF:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3714, 3, 0),
    /* RX_CDR_PLL_LF_DAMP_RES_G3_LOW_FREQ_REF:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3716, 7, 4),
    /* RX_CDR_PLL_LF_DAMP_RES_G4_LOW_FREQ_REF:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3718, 11, 8),
    /* RX_CDR_PLL_LF_DAMP_RES_G5_LOW_FREQ_REF:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3720, 15, 12),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G2:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3722, 17, 16),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G3:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3724, 19, 18),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G4:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3726, 21, 20),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G5:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3728, 23, 22),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G2_LOW_FREQ_REF:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3723, 25, 24),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G3_LOW_FREQ_REF:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3725, 27, 26),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G4_LOW_FREQ_REF:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3727, 29, 28),
    /* RX_CDR_PLL_LF_RIPPLE_CAP_G5_LOW_FREQ_REF:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3729, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE43r_fields[] =
{
    /* RX_CTLE_GAINDECODE_G1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3761, 1, 0),
    /* RX_CTLE_GAINDECODE_G2:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3762, 3, 2),
    /* RX_CTLE_GAINDECODE_G3:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3763, 5, 4),
    /* RX_CTLE_GAINDECODE_G4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3764, 7, 6),
    /* RX_CTLE_GAINDECODE_G5:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3765, 9, 8),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* PLL_TEMP_OFFSET_BIN0_C:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3030, 20, 16),
    /* PLL_TEMP_OFFSET_BIN1_C:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3033, 25, 21),
    /* PLL_TEMP_OFFSET_BIN2_C:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3036, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE50r_fields[] =
{
    /* RX_BIAS_GMTRIM_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3681, 3, 0),
    /* RX_BIAS_GMTRIM_G2:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3682, 7, 4),
    /* RX_BIAS_GMTRIM_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3683, 11, 8),
    /* RX_BIAS_GMTRIM_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3684, 15, 12),
    /* RX_BIAS_GMTRIM_G5:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3685, 19, 16),
    /* RX_BIAS_RTRIM_ENA_G1:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3692, 20, 20),
    /* RX_BIAS_RTRIM_ENA_G2:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3693, 21, 21),
    /* RX_BIAS_RTRIM_ENA_G3:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3694, 22, 22),
    /* RX_BIAS_RTRIM_ENA_G4:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3695, 23, 23),
    /* RX_BIAS_RTRIM_ENA_G5:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3696, 24, 24),
    /* RX_BIAS_GMTRIM_UPRLOAD_G5:25:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3690, 28, 25),
    /* RX_LOS_LAT_CAL_OVERRIDE:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4098, 29, 29),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE52r_fields[] =
{
    /* RX_BIAS_GMTRIM_UPRLOAD_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3686, 3, 0),
    /* RX_BIAS_GMTRIM_UPRLOAD_G2:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3687, 7, 4),
    /* RX_BIAS_GMTRIM_UPRLOAD_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3688, 11, 8),
    /* RX_BIAS_GMTRIM_UPRLOAD_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3689, 15, 12),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE54r_fields[] =
{
    /* RX_CTLE_GAINHF_CDEGEN_DECODE_G1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3767, 1, 0),
    /* RX_CTLE_GAINHF_CDEGEN_DECODE_G2:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3768, 3, 2),
    /* RX_CTLE_GAINHF_CDEGEN_DECODE_G3:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3769, 5, 4),
    /* RX_CTLE_GAINHF_CDEGEN_DECODE_G4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3770, 7, 6),
    /* RX_CTLE_GAINHF_CDEGEN_DECODE_G5:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3771, 9, 8),
    /* RX_CTLE_GAINHF_RDQ_DECODE_G1:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3772, 11, 10),
    /* RX_CTLE_GAINHF_RDQ_DECODE_G2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3773, 13, 12),
    /* RX_CTLE_GAINHF_RDQ_DECODE_G3:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3774, 15, 14),
    /* RX_CTLE_GAINHF_RDQ_DECODE_G4:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3775, 17, 16),
    /* RX_CTLE_GAINHF_RDQ_DECODE_G5:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3776, 19, 18),
    /* RESERVED0:20:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 20)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE6r_fields[] =
{
    /* RX_AFE_CORE_CLK_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3642, 0, 0),
    /* RX_FRONT_QUICKCHARGE_ENA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3888, 1, 1),
    /* RX_FRONT_VCM_FIXED:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3889, 2, 2),
    /* RX_LATCAL_ISO_ENA_N:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3910, 3, 3),
    /* RX_OC_QUICKCHARGE_ENA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4114, 4, 4),
    /* RX_OFFSET_GEAR_ENA:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4116, 5, 5),
    /* RX_VREG_RXVCO_CTRL:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4381, 7, 6),
    /* RX_CTLE_BANDWIDTH_MODE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3759, 8, 8),
    /* RESERVED2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 9, 9),
    /* RX_PHASE_SEL_OVERIDE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4147, 10, 10),
    /* RESERVED1:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 12, 11),
    /* RX_CTLE_STG_CNST_VCM:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3802, 13, 13),
    /* RX_CTLE_OUT_CNST_GM:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3777, 14, 14),
    /* RESERVED0:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 15),
    /* RX_ACORE_SPARE_SH_REG_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3632, 19, 16),
    /* RX_ACORE_SPARE_SH_REG_G2:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3633, 23, 20),
    /* RX_ACORE_SPARE_SH_REG_G3:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3634, 27, 24),
    /* RX_ACORE_SPARE_SH_REG_G4:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3635, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE8r_fields[] =
{
    /* RX_VREGDFE_LOWFREQ_ENA_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4359, 0, 0),
    /* RX_VREGDFE_LOWFREQ_ENA_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4358, 1, 1),
    /* RX_PD_ROAM_FORCE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4139, 2, 2),
    /* RX_PD_ROAM_OVERRIDE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4141, 3, 3),
    /* RX_PD_ROAM_DURING_TRIM:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4137, 4, 4),
    /* DYNAMIC_SAS_SATA_SWITCHING_ENA:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2409, 5, 5),
    /* ALIGN_SAS_SATA_SHADOW_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5, 6, 6),
    /* RX_DONTBLANK_RXDATA_BKCH_RELOCK:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3872, 7, 7),
    /* RXTX_REV_HS_LPBK_QCLK:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3624, 8, 8),
    /* RX_CTLE_DQ_GAINHF_OVERRIDE_N:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3760, 9, 9),
    /* RX_WORDCLK_SWITCH_VAL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4384, 10, 10),
    /* RX_WORDCLK_SWITCH_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4383, 11, 11),
    /* RESERVED0:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 12),
    /* RX_DCORE_SPARE_SH_REG_G1:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3840, 23, 16),
    /* RX_DCORE_SPARE_SH_REG_G2:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3841, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE_STS0r_fields[] =
{
    /* RX_SPAREOUT_REG_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4285, 7, 0),
    /* DFE_FREEZE_STATUS:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1304, 8, 8),
    /* DFE_FROZEN_STATUS:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1305, 9, 9),
    /* DFE_AFSM_TEMP_TRIP:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1000, 10, 10),
    /* DFE_EQ_DONE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1266, 11, 11),
    /* RX_PDCLK_SOURCE_FROM_GFMUX:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4130, 12, 12),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* RX_DCORE_SPARE_SH_REG_STATUS:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3845, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR0r_fields[] =
{
    /* RX_ACORE_TEMPERATURE_THRESH1:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3637, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* RX_ACORE_TEMPERATURE_THRESH2:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3638, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR2r_fields[] =
{
    /* RX_ACORE_TEMPERATURE_THRESH3:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3639, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* RX_ACORE_TEMPERATURE_THRESH4:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3640, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR4r_fields[] =
{
    /* RX_ACORE_TEMPERATURE_THRESH5:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3641, 8, 0),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_ADDER_OVERFLOW_STS0r_fields[] =
{
    /* RXA_EVEN_ERROR_H2N_OFFSET_OVERFLOW:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3382, 0, 0),
    /* RXA_EVEN_ERROR_H2P_OFFSET_OVERFLOW:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3383, 1, 1),
    /* RXA_EVEN_H1N_H2N_OFFSET_OVERFLOW:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3384, 2, 2),
    /* RXA_EVEN_H1N_H2P_OFFSET_OVERFLOW:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3385, 3, 3),
    /* RXA_EVEN_H1P_H2N_OFFSET_OVERFLOW:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3386, 4, 4),
    /* RXA_EVEN_ROAM_OFFSET_OVERFLOW:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3388, 5, 5),
    /* RXA_EVEN_SSROAM_OFFSET_OVERFLOW:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3389, 6, 6),
    /* RXA_EVEN_TRAN_H2N_OFFSET_OVERFLOW:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3390, 7, 7),
    /* RXA_EVEN_TRAN_H2P_OFFSET_OVERFLOW:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3391, 8, 8),
    /* RXA_ODD_ERROR_H2N_OFFSET_OVERFLOW:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3398, 9, 9),
    /* RXA_ODD_ERROR_H2P_OFFSET_OVERFLOW:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3399, 10, 10),
    /* RXA_ODD_H1N_H2N_OFFSET_OVERFLOW:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3400, 11, 11),
    /* RXA_ODD_H1N_H2P_OFFSET_OVERFLOW:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3401, 12, 12),
    /* RXA_ODD_H1P_H2N_OFFSET_OVERFLOW:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3402, 13, 13),
    /* RXA_ODD_H1P_H2P_OFFSET_OVERFLOW:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3403, 14, 14),
    /* RXA_ODD_ROAM_OFFSET_OVERFLOW:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3404, 15, 15),
    /* RXA_ODD_SSROAM_OFFSET_OVERFLOW:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3405, 16, 16),
    /* RXA_ODD_TRAN_H2N_OFFSET_OVERFLOW:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3406, 17, 17),
    /* RXA_ODD_TRAN_H2P_OFFSET_OVERFLOW:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3407, 18, 18),
    /* RXA_EVEN_H1P_H2P_OFFSET_OVERFLOW:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3387, 19, 19),
    /* RESERVED0:20:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 20)
};
static uint32_t BCMI_TSCD_XGXS_RX_AFSM0r_fields[] =
{
    /* RX_AFSM_ADAPT_TIMER:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3644, 7, 0),
    /* RX_AFSM_FREEZ_TIMER:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3654, 15, 8),
    /* RX_AFSM_TRAINING_TIMER:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3662, 23, 16),
    /* RX_DISABLE_CONTINUAL_DFE_MODE:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3857, 24, 24),
    /* RX_USE_PINS_FOR_EQCTRL:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4321, 25, 25),
    /* RX_AFSM_ADAPT_TIMER_ENA:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3645, 26, 26),
    /* RX_AFSM_RANGE_EXTEND:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3657, 27, 27),
    /* RX_AFSM_DFESM_SLEEP_ENA_MODE:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3648, 28, 28),
    /* RX_AFSM_TEMP_CHK_ENA:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3658, 29, 29),
    /* RX_EQSM_TRAIN_COMPLETE:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3881, 30, 30),
    /* RX_CLEAR_EQFRZ_DURING_LAT_CAL:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3747, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_AFSM_PWRDN_CNT0r_fields[] =
{
    /* RX_AFSM_PWRDN_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3655, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_AFSM_TEMP_THR0r_fields[] =
{
    /* RX_EQ_TEMPERATURE_THRESH:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3882, 7, 0),
    /* RX_AFSM_FORCE_WAKEUP:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3653, 8, 8),
    /* RX_AFSM_DFE_TEMP_TRIP_REG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3650, 9, 9),
    /* RX_AFSM_DFE_TEMP_TRIP_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3649, 10, 10),
    /* RX_AFSM_EQFRZ_REG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3652, 11, 11),
    /* RX_AFSM_EQFRZ_OV:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3651, 12, 12),
    /* RX_AFSM_TEMP_TRIP_COUNT_RESET:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3661, 13, 13),
    /* RX_AFSM_AWAKE_COUNT_RESET:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3647, 14, 14),
    /* RX_AFSM_PWRDN_COUNT_RESET:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3656, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_AFSM_TEMP_TRIP_CNT0r_fields[] =
{
    /* RX_AFSM_TEMP_TRIP_COUNT:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3660, 7, 0),
    /* RESERVED0:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 8),
    /* RX_AFSM_AWAKE_COUNT:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3646, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF11_60r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF6:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1805, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF7:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1806, 9, 5),
    /* DFE_RX_CTLE_GAINDQ_GAINHF8:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1807, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_RX_CTLE_GAINDQ_GAINHF9:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1808, 20, 16),
    /* DFE_RX_CTLE_GAINDQ_GAINHF10:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1779, 25, 21),
    /* DFE_RX_CTLE_GAINDQ_GAINHF11:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1780, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF17_120r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF12:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1781, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF13:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1782, 9, 5),
    /* DFE_RX_CTLE_GAINDQ_GAINHF14:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1783, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_RX_CTLE_GAINDQ_GAINHF15:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1784, 20, 16),
    /* DFE_RX_CTLE_GAINDQ_GAINHF16:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1785, 25, 21),
    /* DFE_RX_CTLE_GAINDQ_GAINHF17:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1786, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF23_180r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF18:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1787, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF19:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1788, 9, 5),
    /* DFE_RX_CTLE_GAINDQ_GAINHF20:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1790, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_RX_CTLE_GAINDQ_GAINHF21:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1791, 20, 16),
    /* DFE_RX_CTLE_GAINDQ_GAINHF22:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1792, 25, 21),
    /* DFE_RX_CTLE_GAINDQ_GAINHF23:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1793, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF29_240r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF24:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1794, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF25:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1795, 9, 5),
    /* DFE_RX_CTLE_GAINDQ_GAINHF26:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1796, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_RX_CTLE_GAINDQ_GAINHF27:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1797, 20, 16),
    /* DFE_RX_CTLE_GAINDQ_GAINHF28:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1798, 25, 21),
    /* DFE_RX_CTLE_GAINDQ_GAINHF29:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1799, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF31_30r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF30:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1801, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF31:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1802, 9, 5),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF5_00r_fields[] =
{
    /* DFE_RX_CTLE_GAINDQ_GAINHF0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1777, 4, 0),
    /* DFE_RX_CTLE_GAINDQ_GAINHF1:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1778, 9, 5),
    /* DFE_RX_CTLE_GAINDQ_GAINHF2:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1789, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* DFE_RX_CTLE_GAINDQ_GAINHF3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1800, 20, 16),
    /* DFE_RX_CTLE_GAINDQ_GAINHF4:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1803, 25, 21),
    /* DFE_RX_CTLE_GAINDQ_GAINHF5:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1804, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_GRID_SEARCH0r_fields[] =
{
    /* RX_CTLE_PARALLEL_WORD:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3780, 7, 0),
    /* RX_CTLE_PARALLEL_ADDR:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3778, 14, 8),
    /* RX_CTLE_PARALLEL_LOAD_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3779, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_SS_CTL0r_fields[] =
{
    /* RX_CTLE_SS_GAINDC_UGRY_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3787, 3, 0),
    /* RX_CTLE_SS_GAINDC_UGRY_G2:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3788, 7, 4),
    /* RX_CTLE_SS_GAINDC_UGRY_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3789, 11, 8),
    /* RX_CTLE_SS_GAINDC_UGRY_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3790, 15, 12),
    /* RX_CTLE_SS_GAINHF_UGRY_G1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3792, 19, 16),
    /* RX_CTLE_SS_GAINHF_UGRY_G2:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3793, 23, 20),
    /* RX_CTLE_SS_GAINHF_UGRY_G3:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3794, 27, 24),
    /* RX_CTLE_SS_GAINHF_UGRY_G4:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3795, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_SS_CTL2r_fields[] =
{
    /* RX_CTLE_SS_PRO_G1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3797, 2, 0),
    /* RX_CTLE_SS_PRO_G2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3798, 5, 3),
    /* RX_CTLE_SS_PRO_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3799, 8, 6),
    /* RX_CTLE_SS_PRO_G4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3800, 11, 9),
    /* RX_CTLE_SS_PRO_G5:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3801, 14, 12),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_CTLE_SS_GAINDC_UGRY_G5:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3791, 19, 16),
    /* RX_CTLE_SS_GAINHF_UGRY_G5:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3796, 23, 20),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD0r_fields[] =
{
    /* RX_CTLE_UPRLOAD_LOW_G2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3809, 3, 0),
    /* RX_CTLE_UPRLOAD_LOW_G3:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3810, 7, 4),
    /* RX_CTLE_UPRLOAD_LOW_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3811, 11, 8),
    /* RX_CTLE_UPRLOAD_LOW_G5:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3812, 15, 12),
    /* RX_CTLE_UPRLOAD_MED_G2:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3814, 19, 16),
    /* RX_CTLE_UPRLOAD_MED_G3:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3815, 23, 20),
    /* RX_CTLE_UPRLOAD_MED_G4:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3816, 27, 24),
    /* RX_CTLE_UPRLOAD_MED_G5:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3817, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD2r_fields[] =
{
    /* RX_CTLE_UPRLOAD_HIGH_G2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3804, 3, 0),
    /* RX_CTLE_UPRLOAD_HIGH_G3:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3805, 7, 4),
    /* RX_CTLE_UPRLOAD_HIGH_G4:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3806, 11, 8),
    /* RX_CTLE_UPRLOAD_HIGH_G5:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3807, 15, 12),
    /* RX_CTLE_RHIGH_MED_THRESHOLD:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3786, 21, 16),
    /* RX_CTLE_RHIGH_HIGH_THRESHOLD:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3785, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR0_STSr_fields[] =
{
    /* RX_CTRL_DFE_DLEV_STORE0_PDRSTR:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3821, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* RX_CTRL_DFE_DLEV_STORE1_PDRSTR:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3822, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR2_STSr_fields[] =
{
    /* RX_CTRL_DFE_DLEV_STORE2_PDRSTR:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3823, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* RX_CTRL_DFE_DLEV_STORE3_PDRSTR:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3824, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_RLARBSM0r_fields[] =
{
    /* RX_CDR_RELOCK_FINAL_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3738, 0, 0),
    /* RX_CDR_RELOCK_FINAL_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3737, 1, 1),
    /* RX_CDR_IQSA_GNT_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3704, 2, 2),
    /* RX_CDR_IQSA_GNT_OV:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3703, 3, 3),
    /* RX_CDR_IQSA_PARK_REQ_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3706, 4, 4),
    /* RX_CDR_IQSA_PARK_REQ_OV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3705, 5, 5),
    /* RX_CDR_IQSA_ABORT_REG:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3702, 6, 6),
    /* RX_CDR_IQSA_ABORT_OV:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3701, 7, 7),
    /* RX_DP_EF_GNT_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3876, 8, 8),
    /* RX_DP_EF_GNT_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3875, 9, 9),
    /* RX_DP_EF_ABORT_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3874, 10, 10),
    /* RX_DP_EF_ABORT_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3873, 11, 11),
    /* RX_CDR_RELOCK_BYP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3736, 12, 12),
    /* RX_RLARB_SWRST_REG:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4251, 13, 13),
    /* RX_ROAM_RESET_REG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4260, 14, 14),
    /* RX_ROAM_RESET_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4259, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_RLARBSM1r_fields[] =
{
    /* AFSM_IQSA_PARK_REQ_REG:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4, 0, 0),
    /* AFSM_IQSA_PARK_REQ_OV:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3, 1, 1),
    /* DFESM_IQSA_START_ENA_REG:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(884, 2, 2),
    /* DFESM_IQSA_START_ENA_OV:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(883, 3, 3),
    /* DP_FOM_DONE_REG:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2238, 4, 4),
    /* DP_FOM_DONE_OV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2237, 5, 5),
    /* EF_EQFRZ_BYP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2411, 6, 6),
    /* RX_RLARB_FOM_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4246, 7, 7),
    /* CDR_IQSA_DONE_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(270, 8, 8),
    /* CDR_IQSA_DONE_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(269, 9, 9),
    /* IQSA_STOPPED_REG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2557, 10, 10),
    /* IQSA_STOPPED_OV:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2556, 11, 11),
    /* DP_FOM_ABORT_REG:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2236, 12, 12),
    /* DP_FOM_ABORT_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2235, 13, 13),
    /* DP_FOM_START_REG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2240, 14, 14),
    /* DP_FOM_START_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2239, 15, 15),
    /* CDR_RELOCK_DLY:16:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 26, 16),
    /* CTRL_RLARB_SM_REG:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(633, 27, 27),
    /* DFE_CNT_DLY_SEL:28:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1058, 30, 28),
    /* FOM_CDR_RELOCK_OFF:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2483, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL0r_fields[] =
{
    /* RX_CTRL_H2_PDS:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3825, 6, 0),
    /* RX_CTRL_ISEL_PDS:7:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3833, 11, 7),
    /* RESERVED0:12:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 18, 12),
    /* RX_CTRL_H5_PDS:19:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3828, 23, 19),
    /* RX_CTRL_H6_PDS:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3829, 27, 24),
    /* RX_CTRL_H7_PDS:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3830, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL2r_fields[] =
{
    /* RX_CTRL_H4_PDS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3827, 5, 0),
    /* RX_CTRL_VGA_PDS:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3835, 10, 6),
    /* RX_CTRL_AEQ_PDS:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3818, 15, 11),
    /* RX_CTRL_H8_PDS:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3831, 19, 16),
    /* RX_CTRL_H9_PDS:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3832, 23, 20),
    /* RX_CTRL_H3_PDS:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3826, 29, 24),
    /* RX_CTRL_SEED_FROM_REG:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3834, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_DLEV0_PDS_STSr_fields[] =
{
    /* RX_CTRL_DFE_DLEV0_PDS:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3819, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* RX_CTRL_DFE_DLEV1_PDS:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3820, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_ALG_CTL0r_fields[] =
{
    /* RX_LOC_COARSE_NSWEEPSLOG2M1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3923, 2, 0),
    /* RX_LOC_FINE_NSWEEPSLOG2M3:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4001, 5, 3),
    /* RX_LOC_FINE_HALF_RANGE:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4000, 10, 6),
    /* RX_LOC_SWAP_EVEN_ODD_SLICE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4055, 11, 11),
    /* RX_LOC_INVERT_DATA:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4007, 12, 12),
    /* RX_LOC_SWITCH_OPPS_POS_NEG:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4056, 13, 13),
    /* RX_LOC_SWAP_CAL_ERR_LO_HI:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4054, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_LOC_OFFS_SET_DIG_WAIT_NCYCM1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4015, 19, 16),
    /* RX_LOC_OFFS_INC_SET_ANA_WAIT_NCYCM1:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4014, 23, 20),
    /* RX_LOC_OFFS_ARB_SET_ANA_WAIT_NCYCM1:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4011, 27, 24),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_DBG_ACCr_fields[] =
{
    /* RX_LOC_DBG_ACC:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3925, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_DBG_CTL0r_fields[] =
{
    /* RX_LOC_DBG_LAT_SEL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3928, 3, 0),
    /* RX_LOC_DBG_ACC_REQ:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3926, 4, 4),
    /* RX_LOC_DBG_OFFS_CAL_REQ:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3930, 5, 5),
    /* RX_LOC_DBG_OFFS_CAL_ALL_REQ:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3929, 6, 6),
    /* RX_LOC_OFFS_CAL_SKIP_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4013, 7, 7),
    /* RX_LOC_GCLK_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4004, 8, 8),
    /* RESERVED0:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 9),
    /* RX_LOC_DBG_ACC_WIN_NCYC:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3927, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_DLAT_EVEN_OFFS_STS0r_fields[] =
{
    /* RX_LOC_DLAT_EVEN_H1N_H2N_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3937, 5, 0),
    /* RX_LOC_DLAT_EVEN_H1N_H2P_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3942, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RX_LOC_DLAT_EVEN_H1P_H2N_OFFS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3947, 21, 16),
    /* RX_LOC_DLAT_EVEN_H1P_H2P_OFFS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3952, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_DLAT_ODD_OFFS_STS0r_fields[] =
{
    /* RX_LOC_DLAT_ODD_H1N_H2N_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3957, 5, 0),
    /* RX_LOC_DLAT_ODD_H1N_H2P_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3962, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RX_LOC_DLAT_ODD_H1P_H2N_OFFS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3967, 21, 16),
    /* RX_LOC_DLAT_ODD_H1P_H2P_OFFS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3972, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_DLAT_OFFS_CAL_ERR_STS_NEW0r_fields[] =
{
    /* RX_LOC_DLAT_EVEN_H1N_H2N_CAL_ERR_LO:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3936, 1, 0),
    /* RX_LOC_DLAT_EVEN_H1N_H2N_CAL_ERR_HI:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3935, 3, 2),
    /* RX_LOC_DLAT_EVEN_H1N_H2P_CAL_ERR_LO:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3941, 5, 4),
    /* RX_LOC_DLAT_EVEN_H1N_H2P_CAL_ERR_HI:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3940, 7, 6),
    /* RX_LOC_DLAT_EVEN_H1P_H2N_CAL_ERR_LO:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3946, 9, 8),
    /* RX_LOC_DLAT_EVEN_H1P_H2N_CAL_ERR_HI:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3945, 11, 10),
    /* RX_LOC_DLAT_EVEN_H1P_H2P_CAL_ERR_LO:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3951, 13, 12),
    /* RX_LOC_DLAT_EVEN_H1P_H2P_CAL_ERR_HI:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3950, 15, 14),
    /* RX_LOC_DLAT_ODD_H1N_H2N_CAL_ERR_LO:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3956, 17, 16),
    /* RX_LOC_DLAT_ODD_H1N_H2N_CAL_ERR_HI:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3955, 19, 18),
    /* RX_LOC_DLAT_ODD_H1N_H2P_CAL_ERR_LO:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3961, 21, 20),
    /* RX_LOC_DLAT_ODD_H1N_H2P_CAL_ERR_HI:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3960, 23, 22),
    /* RX_LOC_DLAT_ODD_H1P_H2N_CAL_ERR_LO:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3966, 25, 24),
    /* RX_LOC_DLAT_ODD_H1P_H2N_CAL_ERR_HI:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3965, 27, 26),
    /* RX_LOC_DLAT_ODD_H1P_H2P_CAL_ERR_LO:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3971, 29, 28),
    /* RX_LOC_DLAT_ODD_H1P_H2P_CAL_ERR_HI:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3970, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_ELAT_OFFS_STS0r_fields[] =
{
    /* RX_LOC_ELAT_EVEN_H2N_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3980, 5, 0),
    /* RX_LOC_ELAT_EVEN_H2P_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3985, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RX_LOC_ELAT_ODD_H2N_OFFS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3990, 21, 16),
    /* RX_LOC_ELAT_ODD_H2P_OFFS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3995, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FLAT_OFFS_FRC_CTL0r_fields[] =
{
    /* RESERVED1:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 0),
    /* RX_LOC_ENA_RXA_DFLT:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3999, 16, 16),
    /* RX_LOC_DLAT_SEL_RXA_DFLT:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3975, 17, 17),
    /* RX_LOC_DLAT_ENA_RXA_DFLT:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3934, 18, 18),
    /* RX_LOC_XLAT_ENA_RXA_DFLT:19:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4078, 20, 19),
    /* RX_LOC_ELAT_ENA_RXA_DFLT:21:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3977, 22, 21),
    /* RX_LOC_FLAT_ENA_RXA_DFLT:23:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4003, 24, 23),
    /* RX_LOC_CTRL_RXA_FRC_ENA:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3924, 25, 25),
    /* RX_LOC_LAT_OFFS_RXA_SIGN_INV_ENA:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4010, 26, 26),
    /* RESERVED0:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 27, 27),
    /* RX_LOC_SLICER_SEL_DFLT:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4028, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FORCE0r_fields[] =
{
    /* RX_LOC_DLAT_EVEN_H1N_H2N_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3939, 5, 0),
    /* RX_LOC_DLAT_EVEN_H1N_H2N_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3938, 6, 6),
    /* RESERVED3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 7),
    /* RX_LOC_DLAT_EVEN_H1N_H2P_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3944, 13, 8),
    /* RX_LOC_DLAT_EVEN_H1N_H2P_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3943, 14, 14),
    /* RESERVED2:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 15),
    /* RX_LOC_DLAT_EVEN_H1P_H2N_OFFS_FRC_VAL:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3949, 21, 16),
    /* RX_LOC_DLAT_EVEN_H1P_H2N_OFFS_FRC_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3948, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* RX_LOC_DLAT_EVEN_H1P_H2P_OFFS_FRC_VAL:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3954, 29, 24),
    /* RX_LOC_DLAT_EVEN_H1P_H2P_OFFS_FRC_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3953, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FORCE2r_fields[] =
{
    /* RX_LOC_DLAT_ODD_H1N_H2N_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3959, 5, 0),
    /* RX_LOC_DLAT_ODD_H1N_H2N_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3958, 6, 6),
    /* RESERVED3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 7),
    /* RX_LOC_DLAT_ODD_H1N_H2P_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3964, 13, 8),
    /* RX_LOC_DLAT_ODD_H1N_H2P_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3963, 14, 14),
    /* RESERVED2:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 15),
    /* RX_LOC_DLAT_ODD_H1P_H2N_OFFS_FRC_VAL:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3969, 21, 16),
    /* RX_LOC_DLAT_ODD_H1P_H2N_OFFS_FRC_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3968, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* RX_LOC_DLAT_ODD_H1P_H2P_OFFS_FRC_VAL:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3974, 29, 24),
    /* RX_LOC_DLAT_ODD_H1P_H2P_OFFS_FRC_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3973, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FORCE4r_fields[] =
{
    /* RX_LOC_TLAT_EVEN_H2N_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4061, 5, 0),
    /* RX_LOC_TLAT_EVEN_H2N_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4060, 6, 6),
    /* RESERVED3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 7),
    /* RX_LOC_TLAT_EVEN_H2P_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4066, 13, 8),
    /* RX_LOC_TLAT_EVEN_H2P_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4065, 14, 14),
    /* RESERVED2:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 15),
    /* RX_LOC_TLAT_ODD_H2N_OFFS_FRC_VAL:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4071, 21, 16),
    /* RX_LOC_TLAT_ODD_H2N_OFFS_FRC_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4070, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* RX_LOC_TLAT_ODD_H2P_OFFS_FRC_VAL:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4076, 29, 24),
    /* RX_LOC_TLAT_ODD_H2P_OFFS_FRC_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4075, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FORCE6r_fields[] =
{
    /* RX_LOC_ELAT_EVEN_H2N_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3982, 5, 0),
    /* RX_LOC_ELAT_EVEN_H2N_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3981, 6, 6),
    /* RESERVED3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 7),
    /* RX_LOC_ELAT_EVEN_H2P_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3987, 13, 8),
    /* RX_LOC_ELAT_EVEN_H2P_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3986, 14, 14),
    /* RESERVED2:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 15),
    /* RX_LOC_ELAT_ODD_H2N_OFFS_FRC_VAL:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3992, 21, 16),
    /* RX_LOC_ELAT_ODD_H2N_OFFS_FRC_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3991, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* RX_LOC_ELAT_ODD_H2P_OFFS_FRC_VAL:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3997, 29, 24),
    /* RX_LOC_ELAT_ODD_H2P_OFFS_FRC_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3996, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_FORCE8r_fields[] =
{
    /* RX_LOC_RLAT_EVEN_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4020, 5, 0),
    /* RX_LOC_RLAT_EVEN_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4019, 6, 6),
    /* RESERVED3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 7, 7),
    /* RX_LOC_RLAT_ODD_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4025, 13, 8),
    /* RX_LOC_RLAT_ODD_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4024, 14, 14),
    /* RESERVED2:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 15),
    /* RX_LOC_SSLAT_EVEN_OFFS_FRC_VAL:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4034, 21, 16),
    /* RX_LOC_SSLAT_EVEN_OFFS_FRC_ENA:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4033, 22, 22),
    /* RESERVED1:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 23, 23),
    /* RX_LOC_SSLAT_ODD_OFFS_FRC_VAL:24:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4041, 29, 24),
    /* RX_LOC_SSLAT_ODD_OFFS_FRC_ENA:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4040, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_H1_MAG_CTLr_fields[] =
{
    /* RX_LOC_DLAT_CAL_H1_MAG:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3932, 4, 0),
    /* RX_LOC_H1_MAG_FRC_ENA:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4006, 5, 5),
    /* RX_LOC_LAT_OFFS_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4008, 6, 6),
    /* RX_LOC_SSLAT_EVN_ENA_DFLT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4035, 7, 7),
    /* RX_LOC_SSLAT_ODD_ENA_DFLT:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4038, 8, 8),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_NEW5r_fields[] =
{
    /* RX_LOC_TLAT_EVEN_H2N_CAL_ERR_LO:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4058, 1, 0),
    /* RX_LOC_TLAT_EVEN_H2N_CAL_ERR_HI:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4057, 3, 2),
    /* RX_LOC_TLAT_EVEN_H2P_CAL_ERR_LO:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4063, 5, 4),
    /* RX_LOC_TLAT_EVEN_H2P_CAL_ERR_HI:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4062, 7, 6),
    /* RX_LOC_TLAT_ODD_H2N_CAL_ERR_LO:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4068, 9, 8),
    /* RX_LOC_TLAT_ODD_H2N_CAL_ERR_HI:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4067, 11, 10),
    /* RX_LOC_TLAT_ODD_H2P_CAL_ERR_LO:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4073, 13, 12),
    /* RX_LOC_TLAT_ODD_H2P_CAL_ERR_HI:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4072, 15, 14),
    /* RX_LOC_ELAT_EVEN_H2N_CAL_ERR_LO:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3979, 17, 16),
    /* RX_LOC_ELAT_EVEN_H2N_CAL_ERR_HI:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3978, 19, 18),
    /* RX_LOC_ELAT_EVEN_H2P_CAL_ERR_LO:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3984, 21, 20),
    /* RX_LOC_ELAT_EVEN_H2P_CAL_ERR_HI:22:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3983, 23, 22),
    /* RX_LOC_ELAT_ODD_H2N_CAL_ERR_LO:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3989, 25, 24),
    /* RX_LOC_ELAT_ODD_H2N_CAL_ERR_HI:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3988, 27, 26),
    /* RX_LOC_ELAT_ODD_H2P_CAL_ERR_LO:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3994, 29, 28),
    /* RX_LOC_ELAT_ODD_H2P_CAL_ERR_HI:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3993, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_NEW7r_fields[] =
{
    /* RX_LOC_RLAT_EVEN_CAL_ERR_LO:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4017, 1, 0),
    /* RX_LOC_RLAT_EVEN_CAL_ERR_HI:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4016, 3, 2),
    /* RX_LOC_RLAT_ODD_CAL_ERR_LO:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4022, 5, 4),
    /* RX_LOC_RLAT_ODD_CAL_ERR_HI:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4021, 7, 6),
    /* RX_LOC_SSLAT_EVEN_CAL_ERR_LO:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4031, 9, 8),
    /* RX_LOC_SSLAT_EVEN_CAL_ERR_HI:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4030, 11, 10),
    /* RX_LOC_SSLAT_ODD_CAL_ERR_LO:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4037, 13, 12),
    /* RX_LOC_SSLAT_ODD_CAL_ERR_HI:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4036, 15, 14),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_RLAT_OFFS_STS0r_fields[] =
{
    /* RX_LOC_RLAT_EVEN_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4018, 5, 0),
    /* RX_LOC_RLAT_ODD_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4023, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RX_LOC_SSLAT_EVEN_OFFS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4032, 21, 16),
    /* RX_LOC_SSLAT_ODD_OFFS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4039, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_SSNEW0r_fields[] =
{
    /* RX_LOC_SSNEW_EVEN_OFFS_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4047, 5, 0),
    /* RX_LOC_SSNEW_EVEN_OFFS_FRC_ENA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4046, 6, 6),
    /* RESERVED2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 7),
    /* RX_LOC_SSNEW_ODD_OFFS_FRC_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4053, 13, 8),
    /* RX_LOC_SSNEW_ODD_OFFS_FRC_ENA:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4052, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_LOC_SSNEW_EVEN_ENA_RXA_DFLT:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4044, 16, 16),
    /* RX_LOC_SSNEW_ODD_ENA_RXA_DFLT:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4050, 17, 17),
    /* RX_LOC_ROAM_SEL_FORCE:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4026, 18, 18),
    /* RX_LOC_ROAM_SEL_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4027, 19, 19),
    /* RESERVED0:20:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 20)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_SSNEW_ERR_STS0r_fields[] =
{
    /* RX_LOC_SSNEW_EVEN_CAL_ERR_LO:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4043, 1, 0),
    /* RX_LOC_SSNEW_EVEN_CAL_ERR_HI:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4042, 3, 2),
    /* RX_LOC_SSNEW_ODD_CAL_ERR_LO:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4049, 5, 4),
    /* RX_LOC_SSNEW_ODD_CAL_ERR_HI:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4048, 7, 6),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_SSNEW_OFF_STSr_fields[] =
{
    /* RX_LOC_SSNEW_EVEN_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4045, 5, 0),
    /* RX_LOC_SSNEW_ODD_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4051, 11, 6),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOC_TLAT_OFFS_STS0r_fields[] =
{
    /* RX_LOC_TLAT_EVEN_H2N_OFFS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4059, 5, 0),
    /* RX_LOC_TLAT_EVEN_H2P_OFFS:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4064, 11, 6),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* RX_LOC_TLAT_ODD_H2N_OFFS:16:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4069, 21, 16),
    /* RX_LOC_TLAT_ODD_H2P_OFFS:22:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4074, 27, 22),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOS_CAL_CTL0r_fields[] =
{
    /* RX_RXSM_LATCHCAL_ENAF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4265, 0, 0),
    /* RX_RXSM_LATCHCAL_ENAO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4266, 1, 1),
    /* RX_RXSM_LOSCAL_ENAF:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4267, 2, 2),
    /* RX_RXSM_LOSCAL_ENAO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4268, 3, 3),
    /* RX_RXSM_RXPHYREADYF:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4270, 4, 4),
    /* RX_RXSM_RXPHYREADYO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4271, 5, 5),
    /* RX_LATCHCALDONEF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3911, 6, 6),
    /* RX_LATCHCALDONEO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3912, 7, 7),
    /* RX_RXSM_RXRESETF:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4272, 8, 8),
    /* RX_RXSM_RXRESETO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4273, 9, 9),
    /* RX_DISABLE_CDRRELOCK_ON_PHYREADY:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3856, 10, 10),
    /* RESERVED2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 11, 11),
    /* RX_LOS_STL_TIME:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4101, 13, 12),
    /* RX_LOS_ACC_TIME:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4094, 15, 14),
    /* RESERVED1:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 19, 16),
    /* RX_LOS_TRIMF:20:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4102, 25, 20),
    /* RX_LOS_TRIMO:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4103, 26, 26),
    /* RX_LOSTRIM_DONEF:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4085, 27, 27),
    /* RX_LOSTRIM_DONEO:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4086, 28, 28),
    /* RX_FE_TGATEF:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3884, 29, 29),
    /* RX_FE_TGATEO:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3885, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_LOS_STSREGr_fields[] =
{
    /* RX_LOS_RAW_REDGE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4100, 0, 0),
    /* RX_LOS_RAW_FEDGE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4099, 1, 1),
    /* RX_LOSCAL_TRIM_HIGH_ERROR_W1C:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4081, 2, 2),
    /* RX_LOSCAL_TRIM_LOW_ERROR_W1C:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4083, 3, 3),
    /* RX_AFSM_TEMP_TRIP:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3659, 4, 4),
    /* RX_LOS_FILT_REDGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4097, 5, 5),
    /* RX_LOS_FILT_FEDGE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4096, 6, 6),
    /* RX_LOCKTOREF_FINAL_REDGE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3915, 7, 7),
    /* RX_LOCKTOREF_FINAL_FEDGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3914, 8, 8),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG0r_fields[] =
{
    /* RX_DCC_FDBK_ENA_OVERRIDE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3837, 0, 0),
    /* RX_DCC_FDBK_ENAF:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3836, 1, 1),
    /* RX_VCO_BAND_FORCE_A:2:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4332, 9, 2),
    /* RX_VCO_BAND_OVERRIDE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4335, 10, 10),
    /* RX_VRESETN_REG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4382, 11, 11),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG1r_fields[] =
{
    /* RESERVED2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 4, 0),
    /* RX_PLL_LOCKF:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4175, 5, 5),
    /* RX_PLL_READYF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4205, 6, 6),
    /* RESERVED1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 7),
    /* RX_POSTDIV_RESETN_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4227, 8, 8),
    /* RX_FBDIV_RESETN_REG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3883, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG2_1r_fields[] =
{
    /* RESERVED2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 4, 0),
    /* RX_VCO_CAL_SETTLE_TIME:5:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4350, 10, 5),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* RX_PLL_PWRUP_TIME:16:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4200, 24, 16),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG3_1r_fields[] =
{
    /* RX_VCO_BAND_SEED_OVR:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4344, 7, 0),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* RX_VCO_CAL_FCOMP:16:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4347, 28, 16),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG4_1r_fields[] =
{
    /* RX_VCO_BAND_FORCE_B:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4333, 7, 0),
    /* RX_VCO_BAND_FORCE_C:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4334, 15, 8),
    /* RESERVED1:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 17, 16),
    /* RX_PLL_LOCK_TIME:18:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4177, 25, 18),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG5_1r_fields[] =
{
    /* RX_PLL_VCO_ANALOG_GAIN_REG_A:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4219, 7, 0),
    /* RX_PLL_VCO_ANALOG_GAIN_REG_B:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4220, 15, 8),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_1r_fields[] =
{
    /* RXPLL_NDIV_FRAC_PLL_A:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3593, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_2r_fields[] =
{
    /* RXPLL_NDIV_FRAC_PLL_A_UPPER:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3595, 1, 0),
    /* RESERVED0:2:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 2)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_MANMODE_DBGr_fields[] =
{
    /* RX_PLL_FB_DIV_B:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4165, 8, 0),
    /* RX_PLL_PF2GEN_DIV_B_GEN4:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4193, 11, 9),
    /* RX_PLLTESTMUXBIT:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4157, 15, 12),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_OVRR_REG0_1r_fields[] =
{
    /* RX_VCO_ANALOG_GAIN_OVERRIDE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4327, 0, 0),
    /* RESERVED2:1:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 15, 1),
    /* RX_PLL_REF_DIV_BO:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4213, 16, 16),
    /* RX_PLL_FB_DIV_BO:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4166, 17, 17),
    /* RX_PLL_VCO_SELECTO:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4222, 18, 18),
    /* RX_PLL_FB_DIV_CO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4168, 19, 19),
    /* RX_PLL_REF_DIV_CO:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4215, 20, 20),
    /* RXPLL_NDIV_FRAC_PLL_AO:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3594, 21, 21),
    /* RX_PLLFB_SEL_DIV_AO:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4150, 22, 22),
    /* RX_PLLFB_SEL_DIV_BO:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4152, 23, 23),
    /* RX_PLLFB_SEL_DIV_CO:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4154, 24, 24),
    /* RESERVED1:25:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 26, 25),
    /* RX_PLL_REF_DIV_AO:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4211, 27, 27),
    /* RX_PLL_FB_DIV_AO:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4164, 28, 28),
    /* RX_VCO_CAL_OVR_ENAO:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4349, 29, 29),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_OVRR_REG1_1r_fields[] =
{
    /* RX_VCO_BAND_SEED_AO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4339, 0, 0),
    /* RX_VCO_BAND_SEED_BO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4341, 1, 1),
    /* RX_VCO_BAND_SEED_CO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4343, 2, 2),
    /* RESERVED1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 3, 3),
    /* RX_PLL_LOCKO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4176, 4, 4),
    /* RX_PLL_READYO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4206, 5, 5),
    /* RX_VCO_BAND_SEED_OVRO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4345, 6, 6),
    /* RX_PLL_PF2GEN_DIV_AO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4190, 7, 7),
    /* RX_PLL_PF2GEN_DIV_B_GEN4O:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4194, 8, 8),
    /* RX_PLL_PF2GEN_DIV_CO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4196, 9, 9),
    /* RX_PLL_PF2GEN_DIV_BO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4192, 10, 10),
    /* RESERVED0:11:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 11)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_OVRR_REG2_2r_fields[] =
{
    /* RESERVED1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 4, 0),
    /* RX_PLL_PWRUP_TIMEO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4201, 5, 5),
    /* RX_PLL_LOCK_TIMEO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4178, 6, 6),
    /* RESERVED0:7:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_OVRR_REG3_1r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* RX_PLL_DUALMODEF:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4161, 1, 1),
    /* RX_PLL_DUALMODEO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4162, 2, 2),
    /* RX_PLL_MODESELBF:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4184, 3, 3),
    /* RX_PLL_MODESELBO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4185, 4, 4),
    /* RX_PLL_TRIMODEF:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4217, 5, 5),
    /* RX_PLL_TRIMODEO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4218, 6, 6),
    /* RX_PLL_MODESELCF:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4186, 7, 7),
    /* RX_PLL_MODESELCO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4187, 8, 8),
    /* RESERVED0:9:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_STS1r_fields[] =
{
    /* RX_VCOSTATE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4326, 5, 0),
    /* RX_LCNTR_ERROR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3913, 6, 6),
    /* RX_SM_STATE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4284, 8, 7),
    /* RX_CFSTART:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3740, 9, 9),
    /* RX_D_STATE:10:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3877, 12, 10),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_CTL0_1r_fields[] =
{
    /* RESERVED1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 0, 0),
    /* RX_PLL_CF_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4159, 1, 1),
    /* RX_TRIMBYPASS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4316, 2, 2),
    /* RX_MTRIMTOG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4111, 3, 3),
    /* RX_CMUPPMRST:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3756, 4, 4),
    /* RX_PLL_PFD_FORCE_DN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4197, 5, 5),
    /* RX_PLL_PFD_FORCE_UP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4198, 6, 6),
    /* RX_VCO_CAL_OVR_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4348, 7, 7),
    /* RX_DONE_LOCK_OVERRIDE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3871, 8, 8),
    /* RX_FORCE_DONE_LOCK:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3886, 9, 9),
    /* RX_CHANNEL_CLK_PD:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3745, 10, 10),
    /* RX_ALT_CCIX25_ENET26_VCOSEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3663, 11, 11),
    /* RX_PLLFB_SEL_DIV_A:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4149, 13, 12),
    /* RX_PLLFB_SEL_DIV_B:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4151, 15, 14),
    /* RX_PLL_PWRUP_TIME_UPPER:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4204, 22, 16),
    /* RESERVED0:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 23, 23),
    /* RX_PLL_LOCK_TIME_UPPER:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4181, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_CTL1_1r_fields[] =
{
    /* RX_PLL_FB_DIV_C:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4167, 8, 0),
    /* RESERVED1:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 9),
    /* RX_PLL_PF2GEN_DIV_A:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4189, 18, 16),
    /* RX_PLL_PF2GEN_DIV_B:19:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4191, 21, 19),
    /* RX_PLL_PF2GEN_DIV_C:22:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4195, 24, 22),
    /* RX_PLL_REF_DIV_B:25:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4212, 28, 25),
    /* RESERVED0:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 29, 29),
    /* RX_PLLFB_SEL_DIV_C:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4153, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_CTL2_1r_fields[] =
{
    /* RX_PLL_REF_DIV_A:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4210, 3, 0),
    /* RX_PLL_FB_DIV_A:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4163, 12, 4),
    /* RX_MANUALTRIM:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4105, 13, 13),
    /* RESERVED0:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 14),
    /* RX_VCO_BAND_SEED_C:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4342, 23, 16),
    /* RX_VCO_BAND_REG:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4337, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_CTL3_1r_fields[] =
{
    /* RX_PLL_FP_GAIN_A:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4169, 4, 0),
    /* RX_PLL_FP_GAIN_B:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4170, 9, 5),
    /* RX_PLL_VCO_SELECTF:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4221, 10, 10),
    /* RX_REFCLK_DETECT_ENABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4241, 11, 11),
    /* RX_PLL_REF_DIV_C:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4214, 15, 12),
    /* RX_PLL_DIG_SPAREREG:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4160, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_CTL4_1r_fields[] =
{
    /* RX_PLL_VLFC_DAC_PRESET:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4225, 7, 0),
    /* RX_PLL_VLFC_ADC_GAIN:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4223, 11, 8),
    /* RX_PLL_VLFC_DAC_OVERRIDE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4224, 12, 12),
    /* RX_PLL_VLFC_DAC_PRESET_LD:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4226, 13, 13),
    /* RESERVED0:14:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 14),
    /* RX_VCO_BAND_SEED_A:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4338, 23, 16),
    /* RX_VCO_BAND_SEED_B:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4340, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS0r_fields[] =
{
    /* RX_CFSTATUS_OVR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3744, 0, 0),
    /* RX_CMUPORST:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3755, 1, 1),
    /* RX_PLL_LOCK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4174, 2, 2),
    /* RX_PLL_READY_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4207, 3, 3),
    /* RX_PLL_CF:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4158, 4, 4),
    /* RX_STFINISH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4293, 5, 5),
    /* RX_CFDONE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3739, 6, 6),
    /* RX_STENDA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4291, 7, 7),
    /* RX_STCHECKA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4289, 8, 8),
    /* RX_STWAITA:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4294, 9, 9),
    /* RX_CFSTATUS_A:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3741, 10, 10),
    /* RX_STENDB:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4292, 11, 11),
    /* RX_STCHECKB:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4290, 12, 12),
    /* RX_STWAITB:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4295, 13, 13),
    /* RX_CFSTATUS_B:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3742, 14, 14),
    /* RX_CFSTATUS_C:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3743, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS0_0r_fields[] =
{
    /* RX_PLL_PWRUP_TIMER_VALUE0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4202, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS1_1r_fields[] =
{
    /* RX_PLL_PWRUP_TIMER_VALUE1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4203, 3, 0),
    /* RX_VCOCALDONE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4322, 4, 4),
    /* RX_PLL_NOT_READY_STAT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4188, 5, 5),
    /* RX_VCOSLOW:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4325, 6, 6),
    /* RX_VLFC_DAC:7:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4352, 14, 7),
    /* RESERVED0:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 15),
    /* RX_PLL_LOCK_TIMER_VALUE0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4179, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS2r_fields[] =
{
    /* RX_PLL_LOCK_TIMER_VALUE1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4180, 3, 0),
    /* RX_PLL_RST_STATE:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4216, 7, 4),
    /* RX_VCODIFF1:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4323, 11, 8),
    /* RX_VCODIFF2:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4324, 15, 12),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS3_1r_fields[] =
{
    /* RX_VCO_BAND_A:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4329, 7, 0),
    /* RX_VCO_BAND_B:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4330, 15, 8),
    /* RX_VCO_BAND:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4328, 23, 16),
    /* RX_VCO_BAND_C:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4331, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_PLL_VCO_STS4_1r_fields[] =
{
    /* RX_VCO_BAND_OVR:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4336, 7, 0),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_PVTMON_ROSC_CTL0r_fields[] =
{
    /* RX_PVTMON_CTRL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4233, 2, 0),
    /* RX_PVTMON_CHECK_ROSC_FREQ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4229, 3, 3),
    /* RX_PVTMON_CLK_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4230, 4, 4),
    /* RESERVED0:5:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 5),
    /* RX_PVTMON_TIMER_CTR:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4236, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_PVTMON_ROSC_STS0r_fields[] =
{
    /* RX_PVTMON_FREQ_CHK_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4234, 0, 0),
    /* RX_PVTMON_OVERFLOW_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4235, 1, 1),
    /* RX_PVTMON_COUNT_STATUS_UPPER:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4232, 5, 2),
    /* RESERVED0:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 6),
    /* RX_PVTMON_COUNT_STATUS:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4231, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_RX_SM_TMR1r_fields[] =
{
    /* RX_RXSM_DELAY_TIME_T2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4261, 7, 0),
    /* RX_RXSM_DELAY_TIME_T4:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4262, 15, 8),
    /* RX_RXSM_DELAY_TIME_T5:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4263, 23, 16),
    /* RX_RXSM_DELAY_TIME_T6:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4264, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_RX_TEST_DBG0r_fields[] =
{
    /* RESERVED0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 0, 0),
    /* RX_AFSMCLK_SPEEDUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3643, 1, 1),
    /* RX_ENABLE_FREEZ_ON_RELOCK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3878, 2, 2),
    /* RX_RLARB_SPARE_REG2:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4250, 5, 3),
    /* RX_RLARB_CTRL_REG:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4245, 15, 6),
    /* RX_SHADOWMUX_SEL_FORCE:16:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4277, 18, 16),
    /* RX_SHADOW_MUX_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4278, 19, 19),
    /* RX_PF2GEN_DIV_REG:20:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4146, 22, 20),
    /* RX_PF2GEN_DIV_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4145, 23, 23),
    /* RX_PLLFB_SEL_DIV_REG:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4156, 25, 24),
    /* RX_PLLFB_SEL_DIV_OV:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4155, 26, 26),
    /* RX_DFE_FRZ_REG:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3849, 27, 27),
    /* RX_DFE_FRZ_OV:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3848, 28, 28),
    /* RX_DFE_EQPRESET_REG:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3847, 29, 29),
    /* RX_DFE_EQPRESET_OV:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3846, 30, 30),
    /* RX_QCHARGE_DURING_L2R_ENA:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4237, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_VREGDFE_CTL0r_fields[] =
{
    /* RX_VREGDFE_VRSET_SLOW_G2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4377, 4, 0),
    /* RX_VREGDFE_VRSET_NOMS_G2:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4373, 9, 5),
    /* RX_VREGDFE_VRSET_FAST_G2:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4365, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_VREGDFE_VRSET_SLOW_G3:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4378, 20, 16),
    /* RX_VREGDFE_VRSET_NOMS_G3:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4374, 25, 21),
    /* RX_VREGDFE_VRSET_FAST_G3:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4366, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_VREGDFE_CTL2r_fields[] =
{
    /* RX_VREGDFE_VRSET_SLOW_G4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4379, 4, 0),
    /* RX_VREGDFE_VRSET_NOMS_G4:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4375, 9, 5),
    /* RX_VREGDFE_VRSET_FAST_G4:10:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4367, 14, 10),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* RX_VREGDFE_VRSET_SLOW_G5:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4380, 20, 16),
    /* RX_VREGDFE_VRSET_NOMS_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4376, 25, 21),
    /* RX_VREGDFE_VRSET_FAST_G5:26:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4368, 30, 26),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_RX_VREGDFE_CTL4r_fields[] =
{
    /* RX_VREGDFE_VRSET_NOMF_G2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4369, 4, 0),
    /* RX_VREGDFE_VRSET_NOMF_G3:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4370, 9, 5),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* RX_VREGDFE_VRSET_NOMF_G4:16:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4371, 20, 16),
    /* RX_VREGDFE_VRSET_NOMF_G5:21:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4372, 25, 21),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_CL91_CFGr_fields[] =
{
    /* SET_SYMB_ERR_WINDOW_128:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4485, 1, 1),
    /* FEC_BYP_CORR_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2450, 2, 2),
    /* FEC_BYP_IND_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2452, 3, 3),
    /* FEC_DBG_BYP_CORR:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2453, 4, 4),
    /* CL91_AM_SPACING_1024:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(535, 5, 5),
    /* CL91_FC_LOCK_CORR_CW:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(556, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r_fields[] =
{
    /* CL49_BER_LIMIT:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(465, 7, 2),
    /* CL82_BER_LIMIT:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(511, 14, 8),
    /* SET_BER_WINDOW_512:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4484, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r_fields[] =
{
    /* CL82_DSWIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(513, 5, 0),
    /* CL82_DSWIN_100G:6:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(514, 10, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r_fields[] =
{
    /* CL82_DSWIN_CL91:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(515, 6, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r_fields[] =
{
    /* CORRUPT_ECC_FEC_MEM_0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(624, 1, 0),
    /* CORRUPT_ECC_FEC_MEM_1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(625, 3, 2),
    /* CORRUPT_ECC_FEC_MEM_2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(626, 5, 4),
    /* CORRUPT_ECC_FEC_MEM_3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(627, 7, 6),
    /* CORRUPT_ECC_CL91_FEC_RAM1_LO:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(618, 9, 8),
    /* CORRUPT_ECC_CL91_FEC_RAM1_HI:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(617, 11, 10),
    /* CORRUPT_ECC_CL91_FEC_RAM2_LO:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(620, 13, 12),
    /* CORRUPT_ECC_CL91_FEC_RAM2_HI:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(619, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr_fields[] =
{
    /* DISABLE_ECC_FEC_MEM_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2095, 0, 0),
    /* DISABLE_ECC_FEC_MEM_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2096, 1, 1),
    /* DISABLE_ECC_FEC_MEM_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2097, 2, 2),
    /* DISABLE_ECC_FEC_MEM_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2098, 3, 3),
    /* DISABLE_ECC_CL91_FEC_RAM1_LO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2089, 4, 4),
    /* DISABLE_ECC_CL91_FEC_RAM1_HI:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2088, 5, 5),
    /* DISABLE_ECC_CL91_FEC_RAM2_LO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2091, 6, 6),
    /* DISABLE_ECC_CL91_FEC_RAM2_HI:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2090, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr_fields[] =
{
    /* FEC_MEM_0_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2457, 0, 0),
    /* FEC_MEM_1_1BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2461, 1, 1),
    /* FEC_MEM_2_1BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2465, 2, 2),
    /* FEC_MEM_3_1BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2469, 3, 3),
    /* CL91_FEC_RAM1_LO_1BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(573, 4, 4),
    /* CL91_FEC_RAM1_HI_1BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 5, 5),
    /* CL91_FEC_RAM2_LO_1BIT_INT_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(581, 6, 6),
    /* CL91_FEC_RAM2_HI_1BIT_INT_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(577, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr_fields[] =
{
    /* FEC_MEM_0_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2459, 0, 0),
    /* FEC_MEM_1_2BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2463, 1, 1),
    /* FEC_MEM_2_2BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2467, 2, 2),
    /* FEC_MEM_3_2BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2471, 3, 3),
    /* CL91_FEC_RAM1_LO_2BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(575, 4, 4),
    /* CL91_FEC_RAM1_HI_2BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(571, 5, 5),
    /* CL91_FEC_RAM2_LO_2BIT_INT_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(583, 6, 6),
    /* CL91_FEC_RAM2_HI_2BIT_INT_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(579, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr_fields[] =
{
    /* FEC_MEM_0_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2458, 0, 0),
    /* FEC_MEM_1_1BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2462, 1, 1),
    /* FEC_MEM_2_1BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2466, 2, 2),
    /* FEC_MEM_3_1BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2470, 3, 3),
    /* CL91_FEC_RAM1_LO_1BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(574, 4, 4),
    /* CL91_FEC_RAM1_HI_1BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 5, 5),
    /* CL91_FEC_RAM2_LO_1BIT_INT_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(582, 6, 6),
    /* CL91_FEC_RAM2_HI_1BIT_INT_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(578, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr_fields[] =
{
    /* FEC_MEM_0_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2460, 0, 0),
    /* FEC_MEM_1_2BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2464, 1, 1),
    /* FEC_MEM_2_2BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2468, 2, 2),
    /* FEC_MEM_3_2BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2472, 3, 3),
    /* CL91_FEC_RAM1_LO_2BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(576, 4, 4),
    /* CL91_FEC_RAM1_HI_2BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 5, 5),
    /* CL91_FEC_RAM2_LO_2BIT_INT_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(584, 6, 6),
    /* CL91_FEC_RAM2_HI_2BIT_INT_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(580, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2438, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2659, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4617, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2439, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2660, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4618, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2440, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2661, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4619, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_3:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2441, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_3:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2662, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4620, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr_fields[] =
{
    /* RF_MEM_TM:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3353, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr_fields[] =
{
    /* LOGICAL0_TO_PHY_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2596, 1, 0),
    /* LOGICAL1_TO_PHY_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2597, 3, 2),
    /* LOGICAL2_TO_PHY_SEL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2598, 5, 4),
    /* LOGICAL3_TO_PHY_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2599, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr_fields[] =
{
    /* SRF_MEM_TM:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4539, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2431, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2652, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4610, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2432, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2653, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4611, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2433, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2654, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4612, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2434, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2655, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4613, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr_fields[] =
{
    /* CL82_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(520, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_MISC0r_fields[] =
{
    /* BYPASS_CL82RXSM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(233, 0, 0),
    /* DIS_CL82_BERMON:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2100, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_MISC1r_fields[] =
{
    /* CL82_RX_RF_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(519, 0, 0),
    /* CL82_RX_LF_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(517, 1, 1),
    /* CL82_RX_LI_ENABLE:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(518, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr_fields[] =
{
    /* AM_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(35, 0, 0),
    /* AM_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(30, 1, 1),
    /* AM_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(36, 2, 2),
    /* AM_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(31, 3, 3),
    /* AM_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(37, 4, 4),
    /* AM_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(32, 5, 5),
    /* AM_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(38, 6, 6),
    /* AM_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(33, 7, 7),
    /* AM_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(39, 8, 8),
    /* AM_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(34, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT0r_fields[] =
{
    /* BIP_ERROR_COUNT_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(183, 7, 0),
    /* BIP_ERROR_COUNT_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(184, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT1r_fields[] =
{
    /* BIP_ERROR_COUNT_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 7, 0),
    /* BIP_ERROR_COUNT_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(186, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT2r_fields[] =
{
    /* BIP_ERROR_COUNT_4:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(187, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* BLK_LOCK_ON_CTRL:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(193, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r_fields[] =
{
    /* LANE0_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2559, 7, 0),
    /* LANE1_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2560, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r_fields[] =
{
    /* LANE2_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2561, 7, 0),
    /* LANE3_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2562, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r_fields[] =
{
    /* LANE4_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2563, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr_fields[] =
{
    /* BS_STATUS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(218, 4, 0),
    /* BS_PMD_LOCK:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(215, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr_fields[] =
{
    /* BLOCK_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(204, 0, 0),
    /* BLOCK_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(199, 1, 1),
    /* BLOCK_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(205, 2, 2),
    /* BLOCK_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(200, 3, 3),
    /* BLOCK_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(206, 4, 4),
    /* BLOCK_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(201, 5, 5),
    /* BLOCK_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 6, 6),
    /* BLOCK_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(202, 7, 7),
    /* BLOCK_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(208, 8, 8),
    /* BLOCK_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(203, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr_fields[] =
{
    /* CL36RX_BER_COUNT_PER_LN:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(451, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_CTLr_fields[] =
{
    /* CL36RX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 0, 0),
    /* CL36RX_LPI_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(457, 1, 1),
    /* CL36RX_DISABLE_CARRIER_EXTEND:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(453, 2, 2),
    /* CL36RX_FORCE_COMMA_ALIGN_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 3, 3),
    /* CL36RX_BER_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(452, 4, 4),
    /* CL36RX_10BIT_PMD_DATA_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(449, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r_fields[] =
{
    /* CL36RX_SYNCACQ_STATE_CODED_PER_LN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(459, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r_fields[] =
{
    /* CL36RX_SYNCACQ_HIS_STATE_PER_LN:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(458, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr_fields[] =
{
    /* CL49_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(474, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_0:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(25, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(8, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(26, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(9, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(27, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(10, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(28, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(11, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(29, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(12, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_0:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(40, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_1:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(41, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_2:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(43, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_4:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(44, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr_fields[] =
{
    /* CL91_FC_SLIP_CNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(557, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr_fields[] =
{
    /* CL91_FC_SYNC_LIVE_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(559, 1, 0),
    /* CL91_FC_SYNC_LATCHED_STATE:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(558, 5, 2),
    /* CL91_FC_CW_SYNC_LIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(554, 6, 6),
    /* CL91_FC_CW_SYNC_LL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(555, 7, 7),
    /* CL91_FC_CW_SYNC_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(553, 8, 8),
    /* CL91_FC_CW_GOOD_CNT:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(552, 10, 9),
    /* CL91_FC_CW_BAD_CNT:11:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(551, 12, 11)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2474, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2475, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2476, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2477, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2478, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2479, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2480, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2481, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr_fields[] =
{
    /* RESTART_LOCK_LIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3349, 0, 0),
    /* RESTART_LOCK_LL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3350, 1, 1),
    /* RESTART_LOCK_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3348, 2, 2),
    /* FEC_ALIGN_STATUS_LIVE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2447, 3, 3),
    /* FEC_ALIGN_STATUS_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2448, 4, 4),
    /* FEC_ALIGN_STATUS_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2446, 5, 5),
    /* HI_SER_LIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2523, 6, 6),
    /* HI_SER_LL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2524, 7, 7),
    /* HI_SER_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2522, 8, 8),
    /* FEC_BYP_CORR_ABILITY:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2449, 9, 9),
    /* FEC_BYP_IND_ABILITY:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2451, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(550, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2482, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* FEC_BYP_CORR_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2450, 13, 13),
    /* FEC_BYP_IND_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2452, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr_fields[] =
{
    /* CL91_AMPS_LOCK_LIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(533, 0, 0),
    /* CL91_AMPS_LOCK_LL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(534, 1, 1),
    /* CL91_AMPS_LOCK_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(532, 2, 2),
    /* CL91_FEC_LANE_MAP:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(566, 4, 3),
    /* CL91_FEC_LANE_MAP_VALID:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_THRr_fields[] =
{
    /* SYMBOL_ERR_CNT_THRESHOLD:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4550, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_TMRr_fields[] =
{
    /* SYMBOL_ERROR_TMR_PERIOD:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4549, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r_fields[] =
{
    /* CL49_RX_RF_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(472, 4, 4),
    /* CL49_RX_LF_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(470, 5, 5),
    /* CL49_RX_LI_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(471, 6, 6),
    /* DIS_SCRAMBLER:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2101, 7, 7),
    /* DISABLE_CL49_BERMON:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2084, 8, 8),
    /* HG2_CODEC:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2515, 9, 9),
    /* HG2_ENABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2516, 12, 12),
    /* HG2_MESSAGE_INVALID_CODE_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2517, 13, 13),
    /* R_TEST_MODE_CFG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4402, 14, 14),
    /* BYPASS_CL49RXSM:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(232, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS0r_fields[] =
{
    /* BERMON_CURRENT_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(177, 4, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS1r_fields[] =
{
    /* BERMON_HISTORY_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 0),
    /* CL49_RXSM_HISTORY_STATE:5:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(469, 12, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS2r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(468, 7, 0),
    /* CL49_R_TYPE_CODED:8:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(473, 11, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS3r_fields[] =
{
    /* IEEE_ERRORED_BLOCKS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2532, 7, 0),
    /* CL49_BER_COUNT:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(464, 13, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr_fields[] =
{
    /* CORRUPT_ECC_CL91_BUFFER_BLK0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(614, 1, 0),
    /* CORRUPT_ECC_CL91_BUFFER_BLK1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(615, 3, 2),
    /* CORRUPT_ECC_CL91_BUFFER_BLK2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(616, 5, 4),
    /* CORRUPT_ECC_DESKEW_MEM_0:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(621, 7, 6),
    /* CORRUPT_ECC_DESKEW_MEM_1:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(622, 9, 8),
    /* CORRUPT_ECC_DESKEW_MEM_2:10:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(623, 11, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr_fields[] =
{
    /* DISABLE_ECC_CL91_BUFFER_BLK0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2085, 0, 0),
    /* DISABLE_ECC_CL91_BUFFER_BLK1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2086, 1, 1),
    /* DISABLE_ECC_CL91_BUFFER_BLK2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2087, 2, 2),
    /* DISABLE_ECC_DESKEW_MEM_0:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2092, 3, 3),
    /* DISABLE_ECC_DESKEW_MEM_1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2093, 4, 4),
    /* DISABLE_ECC_DESKEW_MEM_2:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2094, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(538, 0, 0),
    /* CL91_BUFFER_BLK1_1BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(542, 1, 1),
    /* CL91_BUFFER_BLK2_1BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(546, 2, 2),
    /* DESKEW_MEM_0_1BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(662, 3, 3),
    /* DESKEW_MEM_1_1BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(666, 4, 4),
    /* DESKEW_MEM_2_1BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(670, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(540, 0, 0),
    /* CL91_BUFFER_BLK1_2BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(544, 1, 1),
    /* CL91_BUFFER_BLK2_2BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(548, 2, 2),
    /* DESKEW_MEM_0_2BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(664, 3, 3),
    /* DESKEW_MEM_1_2BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(668, 4, 4),
    /* DESKEW_MEM_2_2BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(672, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(539, 0, 0),
    /* CL91_BUFFER_BLK1_1BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(543, 1, 1),
    /* CL91_BUFFER_BLK2_1BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(547, 2, 2),
    /* DESKEW_MEM_0_1BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(663, 3, 3),
    /* DESKEW_MEM_1_1BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(667, 4, 4),
    /* DESKEW_MEM_2_1BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(671, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(541, 0, 0),
    /* CL91_BUFFER_BLK1_2BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(545, 1, 1),
    /* CL91_BUFFER_BLK2_2BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(549, 2, 2),
    /* DESKEW_MEM_0_2BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(665, 3, 3),
    /* DESKEW_MEM_1_2BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(669, 4, 4),
    /* DESKEW_MEM_2_2BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(673, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2428, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2649, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4607, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2429, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2650, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4608, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2430, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2651, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4609, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2435, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2656, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4614, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2436, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2657, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4615, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2437, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2658, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4616, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC0r_fields[] =
{
    /* DBG_ERR_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(648, 0, 0),
    /* BURST_ERR_STATUS_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(231, 1, 1),
    /* DEC_MAX_PM:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(655, 7, 2),
    /* INVALID_PARITY_CNT:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2544, 11, 8),
    /* GOOD_PARITY_CNT:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2511, 14, 12)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC1r_fields[] =
{
    /* DEC_GAP_COUNT_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(654, 1, 1),
    /* DEC_17B_BURST_GAP_COUNT:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(649, 4, 2),
    /* DEC_18B_BURST_GAP_COUNT:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(650, 7, 5),
    /* DEC_19B_BURST_GAP_COUNT:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(651, 10, 8),
    /* DEC_PM_MODE:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 15, 11)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC2r_fields[] =
{
    /* FEC_ERROR_CODE_ALL_PER_STREAM:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2455, 4, 0),
    /* DBG_ENABLE_PER_STREAM:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(637, 9, 5),
    /* FEC_ERR_ENABLE_PER_STREAM:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2456, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC3r_fields[] =
{
    /* ERROR_EN_OVR_PER_STREAM:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2420, 4, 0),
    /* ERROR_EN_OVR_VAL_PER_STREAM:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2421, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr_fields[] =
{
    /* CL91_FEC_ALGN_FSM_LIVE_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(561, 2, 0),
    /* CL91_FEC_ALGN_FSM_LATCHED_STATE:3:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(560, 9, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r_fields[] =
{
    /* CL91_FEC_CORR_BIT_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(562, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r_fields[] =
{
    /* CL91_FEC_CORR_BIT_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(563, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(221, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(222, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(223, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(224, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(225, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(226, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(227, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(228, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(229, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(230, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r_fields[] =
{
    /* CORCOUNTH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(598, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r_fields[] =
{
    /* CORCOUNTH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(599, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r_fields[] =
{
    /* CORCOUNTH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(600, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r_fields[] =
{
    /* CORCOUNTH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(601, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r_fields[] =
{
    /* CORCOUNTH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(602, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r_fields[] =
{
    /* CORCOUNTL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(603, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r_fields[] =
{
    /* CORCOUNTL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(604, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r_fields[] =
{
    /* CORCOUNTL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(605, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r_fields[] =
{
    /* CORCOUNTL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(606, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r_fields[] =
{
    /* CORCOUNTL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(607, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r_fields[] =
{
    /* CL91_FEC_CORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(564, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r_fields[] =
{
    /* CL91_FEC_CORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(565, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r_fields[] =
{
    /* DBG_ERRH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(638, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r_fields[] =
{
    /* DBG_ERRH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(639, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r_fields[] =
{
    /* DBG_ERRH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(640, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r_fields[] =
{
    /* DBG_ERRH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(641, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r_fields[] =
{
    /* DBG_ERRH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(642, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r_fields[] =
{
    /* DBG_ERRL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(643, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r_fields[] =
{
    /* DBG_ERRL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(644, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r_fields[] =
{
    /* DBG_ERRL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r_fields[] =
{
    /* DBG_ERRL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r_fields[] =
{
    /* DBG_ERRL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr_fields[] =
{
    /* CL91_FEC_SYNC_FSM_LIVE_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(586, 2, 0),
    /* CL91_FEC_SYNC_FSM_LATCHED_STATE:3:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(585, 8, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r_fields[] =
{
    /* UNCORCOUNTH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4991, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r_fields[] =
{
    /* UNCORCOUNTH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4992, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r_fields[] =
{
    /* UNCORCOUNTH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4993, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r_fields[] =
{
    /* UNCORCOUNTH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4994, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r_fields[] =
{
    /* UNCORCOUNTH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4995, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r_fields[] =
{
    /* UNCORCOUNTL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4996, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r_fields[] =
{
    /* UNCORCOUNTL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4997, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r_fields[] =
{
    /* UNCORCOUNTL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4998, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r_fields[] =
{
    /* UNCORCOUNTL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4999, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r_fields[] =
{
    /* UNCORCOUNTL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5000, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r_fields[] =
{
    /* CL91_FEC_UNCORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(587, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r_fields[] =
{
    /* CL91_FEC_UNCORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(588, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr_fields[] =
{
    /* MSA_IEEE_DET_TIMEPERIOD:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2640, 12, 0),
    /* MSA_IEEE_DET_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2638, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr_fields[] =
{
    /* MSA_IEEE_DET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2639, 2, 0),
    /* RESOLVED_25_MODE:3:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3346, 4, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_LNK_CTLr_fields[] =
{
    /* LATCH_LINKDOWN_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2570, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r_fields[] =
{
    /* LPI_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2604, 0, 0),
    /* FEC_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2454, 1, 1),
    /* CL91_FEC_MODE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(568, 4, 2),
    /* BLOCK_NON_FC_BLK_TYPES:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r_fields[] =
{
    /* DESKEW_STATUS_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(679, 0, 0),
    /* DESKEW_STATUS_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(678, 1, 1),
    /* LINK_STATUS_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2587, 2, 2),
    /* LINK_STATUS_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2586, 3, 3),
    /* HI_BER_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2521, 4, 4),
    /* HI_BER_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2520, 5, 5),
    /* LPI_RECEIVED_LH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2606, 6, 6),
    /* LINK_INTERRUPT_LH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2584, 7, 7),
    /* REMOTE_FAULT_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3336, 8, 8),
    /* LOCAL_FAULT_LH:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2594, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r_fields[] =
{
    /* AM_LOCK_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(19, 0, 0),
    /* AM_LOCK_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(20, 1, 1),
    /* AM_LOCK_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(21, 2, 2),
    /* AM_LOCK_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(22, 3, 3),
    /* AM_LOCK_4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(23, 4, 4),
    /* BLOCK_LOCK_0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 5, 5),
    /* BLOCK_LOCK_1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(195, 6, 6),
    /* BLOCK_LOCK_2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 7, 7),
    /* BLOCK_LOCK_3:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 8, 8),
    /* BLOCK_LOCK_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(198, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r_fields[] =
{
    /* DESKEW_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(677, 0, 0),
    /* LINK_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2585, 1, 1),
    /* HI_BER:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2519, 2, 2),
    /* LPI_RECEIVED:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2605, 3, 3),
    /* LINK_INTERRUPT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2583, 4, 4),
    /* REMOTE_FAULT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3335, 5, 5),
    /* LOCAL_FAULT:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2593, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r_fields[] =
{
    /* RSTB_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3355, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr_fields[] =
{
    /* PRTP_ERR_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3317, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PRTPSTSr_fields[] =
{
    /* PRTP_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3318, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r_fields[] =
{
    /* PSLL0_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3319, 4, 0),
    /* PSLL1_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3320, 9, 5),
    /* PSLL2_TO_VL_MAPPING:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3321, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r_fields[] =
{
    /* PSLL3_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3322, 4, 0),
    /* PSLL4_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3323, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr_fields[] =
{
    /* CAPTURE_AM_TS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(235, 0, 0),
    /* RX_CL36_SOP_ADJ_10UI:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3746, 1, 1),
    /* SFD_TS_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4486, 2, 2),
    /* DA_TS_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 3, 3),
    /* REDUCED_PREAMBLE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3329, 4, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r_fields[] =
{
    /* TAB_DS_FRAC_NS_0:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4562, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r_fields[] =
{
    /* TAB_DS_FRAC_NS_1:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4563, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r_fields[] =
{
    /* TAB_DS_FRAC_NS_2:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4564, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r_fields[] =
{
    /* TAB_DS_FRAC_NS_3:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4565, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r_fields[] =
{
    /* TAB_DS_FRAC_NS_4:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4566, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r_fields[] =
{
    /* TAB_DS_INT_NS_0:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4567, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r_fields[] =
{
    /* TAB_DS_INT_NS_1:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4568, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r_fields[] =
{
    /* TAB_DS_INT_NS_2:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4569, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r_fields[] =
{
    /* TAB_DS_INT_NS_3:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4570, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r_fields[] =
{
    /* TAB_DS_INT_NS_4:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4571, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r_fields[] =
{
    /* AM_BLOCK_OFFSET_0:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(13, 5, 0),
    /* CL74_FEC_BLOCK_NUM_0:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(501, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(48, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r_fields[] =
{
    /* AM_BLOCK_OFFSET_1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(14, 5, 0),
    /* CL74_FEC_BLOCK_NUM_1:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(502, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(49, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r_fields[] =
{
    /* AM_BLOCK_OFFSET_2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(15, 5, 0),
    /* CL74_FEC_BLOCK_NUM_2:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(503, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(50, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r_fields[] =
{
    /* AM_BLOCK_OFFSET_3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(16, 5, 0),
    /* CL74_FEC_BLOCK_NUM_3:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(504, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(51, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r_fields[] =
{
    /* AM_BLOCK_OFFSET_4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(17, 5, 0),
    /* CL74_FEC_BLOCK_NUM_4:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(505, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_4:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(52, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r_fields[] =
{
    /* BIT_POS_ADJ_0:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 8, 0),
    /* BASE_TS_FCLK_ADJ_0:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(160, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r_fields[] =
{
    /* BIT_POS_ADJ_1:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 8, 0),
    /* BASE_TS_FCLK_ADJ_1:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(161, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r_fields[] =
{
    /* BIT_POS_ADJ_2:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(190, 8, 0),
    /* BASE_TS_FCLK_ADJ_2:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(162, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r_fields[] =
{
    /* BIT_POS_ADJ_3:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 8, 0),
    /* BASE_TS_FCLK_ADJ_3:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(163, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r_fields[] =
{
    /* BIT_POS_ADJ_4:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 8, 0),
    /* BASE_TS_FCLK_ADJ_4:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(164, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r_fields[] =
{
    /* BASE_TS_SUB_NS_0:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(170, 3, 0),
    /* BASE_TS_NS_0:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(165, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r_fields[] =
{
    /* BASE_TS_SUB_NS_1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(171, 3, 0),
    /* BASE_TS_NS_1:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(166, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r_fields[] =
{
    /* BASE_TS_SUB_NS_2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(172, 3, 0),
    /* BASE_TS_NS_2:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(167, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r_fields[] =
{
    /* BASE_TS_SUB_NS_3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(173, 3, 0),
    /* BASE_TS_NS_3:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(168, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r_fields[] =
{
    /* BASE_TS_SUB_NS_4:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(174, 3, 0),
    /* BASE_TS_NS_4:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(169, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr_fields[] =
{
    /* SYNCE_FRACTIONAL_DIVSOR_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4551, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr_fields[] =
{
    /* CORRUPT_ECC_SPEED_CFG:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(628, 1, 0),
    /* SPEED_CFG_MEM_TM:2:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4505, 13, 2)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_DISr_fields[] =
{
    /* SPEED_CFG_DISABLE_ECC:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4504, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr_fields[] =
{
    /* SPEED_CFG_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4501, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr_fields[] =
{
    /* SPEED_CFG_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4503, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr_fields[] =
{
    /* SPEED_CFG_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4500, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr_fields[] =
{
    /* SPEED_CFG_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4502, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr_fields[] =
{
    /* ERR_EVENT_ADDRESS_SPEED_CFG:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2442, 5, 0),
    /* ONE_BIT_ERR_EVENT_SPEED_CFG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2663, 14, 14),
    /* TWO_BIT_ERR_EVENT_SPEED_CFG:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4621, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr_fields[] =
{
    /* PIPELINE_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3010, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr_fields[] =
{
    /* PLL_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3024, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr_fields[] =
{
    /* PMD_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3041, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4404, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4974, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(482, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4964, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4972, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4386, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4390, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4392, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4385, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5002, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2646, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4498, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4404, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4974, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(482, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4964, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4972, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4386, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4390, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4392, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4385, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5002, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2646, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4498, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4404, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4974, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(482, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4964, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4972, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4386, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4390, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4392, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4385, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5002, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2646, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4498, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4404, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4974, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(482, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4964, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4972, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4386, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4390, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4392, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4385, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5002, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2646, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4498, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_STSr_fields[] =
{
    /* RESOLVED_PORT_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3347, 2, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr_fields[] =
{
    /* TX_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4851, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_BYPASSr_fields[] =
{
    /* SC_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4406, 0, 0),
    /* SC_IGNORE_TX_DATA_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4408, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_CTLr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4498, 7, 0),
    /* SW_SPEED_CHANGE:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4546, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_DBGr_fields[] =
{
    /* SC_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4407, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_ERRr_fields[] =
{
    /* PLL_LOCK_TIMED_OUT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3023, 0, 0),
    /* PMD_LOCK_TIMED_OUT:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3040, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FEC_STSr_fields[] =
{
    /* R_FEC_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4389, 0, 0),
    /* T_FEC_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4969, 1, 1),
    /* R_CL91_FEC_MODE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4388, 4, 2),
    /* T_CL91_FEC_MODE:5:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4966, 7, 5)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields[] =
{
    /* CL36RX_EN_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(455, 0, 0),
    /* CL36TX_EN_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(462, 1, 1),
    /* T_PMA_40B_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4977, 2, 2),
    /* DEC_FSM_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(653, 3, 3),
    /* DESKEW_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(675, 4, 4),
    /* DEC_TL_MODE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(658, 5, 5),
    /* DESCR_MODE_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(660, 6, 6),
    /* CL72_EN_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(483, 7, 7),
    /* SCR_MODE_OEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4405, 8, 8),
    /* T_PMA_BTMX_MODE_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4981, 9, 9),
    /* T_HG2_ENABLE_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4975, 10, 10),
    /* T_ENC_MODE_OEN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4968, 11, 11),
    /* T_FIFO_MODE_OEN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4971, 12, 12),
    /* OS_MODE_OEN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2668, 13, 13),
    /* NUM_LANES_OEN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2647, 14, 14),
    /* CL36RX_10BIT_PMD_DATA_EN_OEN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(450, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr_fields[] =
{
    /* T_CL91_CW_SCRAMBLE_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4965, 0, 0),
    /* T_FIVE_BIT_XOR_EN_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4973, 1, 1),
    /* T_PMA_CL91_MUX_SEL_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4983, 2, 2),
    /* T_PMA_WATERMARK_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4985, 3, 3),
    /* T_PMA_BITMUX_DELAY_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4979, 4, 4),
    /* MAC_CREDITGENCNT_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2623, 5, 5),
    /* LOOPCNT1_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2603, 6, 6),
    /* LOOPCNT0_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2601, 7, 7),
    /* CLOCKCNT1_OEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(595, 8, 8),
    /* CLOCKCNT0_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(593, 9, 9),
    /* CREDITENABLE_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(631, 10, 10),
    /* BS_BTMX_MODE_OEN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 11, 11),
    /* BS_DIST_MODE_OEN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(214, 12, 12),
    /* BS_SYNC_EN_OEN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(220, 13, 13),
    /* BS_SM_SYNC_MODE_OEN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(217, 14, 14),
    /* R_HG2_ENABLE_OEN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4393, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr_fields[] =
{
    /* AM_SPACING_MUL_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(46, 0, 0),
    /* CL91_BLKSYNC_MODE_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(537, 1, 1),
    /* R_MERGE_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4395, 2, 2),
    /* R_CL91_CW_SCRAMBLE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4387, 3, 3),
    /* R_TC_IN_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4397, 4, 4),
    /* R_TC_MODE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4399, 5, 5),
    /* R_FIVE_BIT_XOR_EN_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4391, 6, 6),
    /* R_TC_OUT_MODE_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4401, 7, 7),
    /* CORRUPT_2ND_GROUP:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 8, 8),
    /* CORRUPT_6TH_GROUP:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 9, 9),
    /* CL74_SHCORRUPT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 10, 10),
    /* BER_COUNT_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 11, 11),
    /* BER_WINDOW_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 12, 12),
    /* USE_100G_AM0:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 13, 13),
    /* USE_100G_AM123:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5002, 14, 14),
    /* AM_FSM_LOCK_EXT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(18, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr_fields[] =
{
    /* CL74_SHCORRUPT_25IEEE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(509, 0, 0),
    /* IEEE_COUNT_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2531, 1, 1),
    /* IEEE_WINDOW_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2533, 2, 2),
    /* IEEE_25G_AM123_FORMAT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2528, 3, 3),
    /* IEEE_25G_AM0_FORMAT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2527, 4, 4),
    /* IEEE_25G_AM_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2529, 5, 5),
    /* IEEE_25G_5BIT_XOR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2526, 6, 6),
    /* IEEE_25G_CWSCR_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2530, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr_fields[] =
{
    /* CL74_SHCORRUPT_25GMSA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(508, 0, 0),
    /* CL74_SHCORRUPT_50GMSA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(510, 1, 1),
    /* MSA_COUNT_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2637, 2, 2),
    /* MSA_WINDOW_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2641, 3, 3),
    /* MSA_25G_AM123_FORMAT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2632, 4, 4),
    /* MSA_25G_AM0_FORMAT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2631, 5, 5),
    /* MSA_50G_AM123_FORMAT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2636, 6, 6),
    /* MSA_50G_AM0_FORMAT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2635, 7, 7),
    /* MSA_25G_AM_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2633, 8, 8),
    /* MSA_25G_5BIT_XOR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2630, 9, 9),
    /* MSA_25G_CWSCR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2634, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4404, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4974, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(482, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(219, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(659, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4964, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4972, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4394, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4386, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4396, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4398, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4390, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4400, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4392, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4385, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5002, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2646, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4498, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr_fields[] =
{
    /* NUM_LANES_OVERRIDE_VALUE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2648, 2, 0),
    /* AN_FEC_SEL_OVERRIDE:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(62, 4, 3),
    /* CORRUPT_2ND_GROUP:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 5, 5),
    /* CORRUPT_6TH_GROUP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 6, 6),
    /* CL74_SHCORRUPT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 7, 7),
    /* BER_COUNT_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 8, 8),
    /* BER_WINDOW_SEL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 9, 9),
    /* USE_100G_AM0:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5001, 10, 10),
    /* USE_100G_AM123:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5002, 11, 11),
    /* AM_LOCK_FSM_MODE_EXT:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(24, 12, 12)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SPARE0r_fields[] =
{
    /* SPARE0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4496, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SPARE1r_fields[] =
{
    /* SPARE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4497, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_STSr_fields[] =
{
    /* SW_SPEED_CHANGE_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4547, 0, 0),
    /* SW_SPEED_CONFIG_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4548, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2445, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4087, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4495, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3328, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5007, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4592, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4593, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4499, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r_fields[] =
{
    /* SERDES_CONFIG_ID_00:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4418, 3, 0),
    /* SERDES_CONFIG_O_OR_C_00:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4450, 4, 4),
    /* SPEED_ID_00:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4507, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r_fields[] =
{
    /* SERDES_CONFIG_ID_01:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4419, 3, 0),
    /* SERDES_CONFIG_O_OR_C_01:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4451, 4, 4),
    /* SPEED_ID_01:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4508, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r_fields[] =
{
    /* SERDES_CONFIG_ID_02:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4420, 3, 0),
    /* SERDES_CONFIG_O_OR_C_02:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4452, 4, 4),
    /* SPEED_ID_02:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4509, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r_fields[] =
{
    /* SERDES_CONFIG_ID_03:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4421, 3, 0),
    /* SERDES_CONFIG_O_OR_C_03:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4453, 4, 4),
    /* SPEED_ID_03:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4510, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r_fields[] =
{
    /* SERDES_CONFIG_ID_04:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4422, 3, 0),
    /* SERDES_CONFIG_O_OR_C_04:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4454, 4, 4),
    /* SPEED_ID_04:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4511, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r_fields[] =
{
    /* SERDES_CONFIG_ID_05:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4423, 3, 0),
    /* SERDES_CONFIG_O_OR_C_05:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4455, 4, 4),
    /* SPEED_ID_05:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4512, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r_fields[] =
{
    /* SERDES_CONFIG_ID_06:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4424, 3, 0),
    /* SERDES_CONFIG_O_OR_C_06:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4456, 4, 4),
    /* SPEED_ID_06:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4513, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r_fields[] =
{
    /* SERDES_CONFIG_ID_07:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4425, 3, 0),
    /* SERDES_CONFIG_O_OR_C_07:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4457, 4, 4),
    /* SPEED_ID_07:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4514, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r_fields[] =
{
    /* SERDES_CONFIG_ID_08:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4426, 3, 0),
    /* SERDES_CONFIG_O_OR_C_08:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4458, 4, 4),
    /* SPEED_ID_08:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4515, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r_fields[] =
{
    /* SERDES_CONFIG_ID_09:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4427, 3, 0),
    /* SERDES_CONFIG_O_OR_C_09:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4459, 4, 4),
    /* SPEED_ID_09:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4516, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r_fields[] =
{
    /* SERDES_CONFIG_ID_10:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4428, 3, 0),
    /* SERDES_CONFIG_O_OR_C_10:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4460, 4, 4),
    /* SPEED_ID_10:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4517, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r_fields[] =
{
    /* SERDES_CONFIG_ID_11:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4429, 3, 0),
    /* SERDES_CONFIG_O_OR_C_11:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4461, 4, 4),
    /* SPEED_ID_11:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4518, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r_fields[] =
{
    /* SERDES_CONFIG_ID_12:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4430, 3, 0),
    /* SERDES_CONFIG_O_OR_C_12:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4462, 4, 4),
    /* SPEED_ID_12:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4519, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r_fields[] =
{
    /* SERDES_CONFIG_ID_13:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4431, 3, 0),
    /* SERDES_CONFIG_O_OR_C_13:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4463, 4, 4),
    /* SPEED_ID_13:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4520, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r_fields[] =
{
    /* SERDES_CONFIG_ID_14:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4432, 3, 0),
    /* SERDES_CONFIG_O_OR_C_14:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4464, 4, 4),
    /* SPEED_ID_14:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4521, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r_fields[] =
{
    /* SERDES_CONFIG_ID_15:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4433, 3, 0),
    /* SERDES_CONFIG_O_OR_C_15:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4465, 4, 4),
    /* SPEED_ID_15:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4522, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r_fields[] =
{
    /* SERDES_CONFIG_ID_16:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4434, 3, 0),
    /* SERDES_CONFIG_O_OR_C_16:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4466, 4, 4),
    /* SPEED_ID_16:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4523, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r_fields[] =
{
    /* SERDES_CONFIG_ID_17:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4435, 3, 0),
    /* SERDES_CONFIG_O_OR_C_17:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4467, 4, 4),
    /* SPEED_ID_17:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4524, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r_fields[] =
{
    /* SERDES_CONFIG_ID_18:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4436, 3, 0),
    /* SERDES_CONFIG_O_OR_C_18:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4468, 4, 4),
    /* SPEED_ID_18:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4525, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r_fields[] =
{
    /* SERDES_CONFIG_ID_19:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4437, 3, 0),
    /* SERDES_CONFIG_O_OR_C_19:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4469, 4, 4),
    /* SPEED_ID_19:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4526, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r_fields[] =
{
    /* SERDES_CONFIG_ID_20:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4438, 3, 0),
    /* SERDES_CONFIG_O_OR_C_20:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4470, 4, 4),
    /* SPEED_ID_20:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4527, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r_fields[] =
{
    /* SERDES_CONFIG_ID_21:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4439, 3, 0),
    /* SERDES_CONFIG_O_OR_C_21:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4471, 4, 4),
    /* SPEED_ID_21:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4528, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r_fields[] =
{
    /* SERDES_CONFIG_ID_22:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4440, 3, 0),
    /* SERDES_CONFIG_O_OR_C_22:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4472, 4, 4),
    /* SPEED_ID_22:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4529, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r_fields[] =
{
    /* SERDES_CONFIG_ID_23:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4441, 3, 0),
    /* SERDES_CONFIG_O_OR_C_23:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4473, 4, 4),
    /* SPEED_ID_23:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4530, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r_fields[] =
{
    /* SERDES_CONFIG_ID_24:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4442, 3, 0),
    /* SERDES_CONFIG_O_OR_C_24:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4474, 4, 4),
    /* SPEED_ID_24:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4531, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r_fields[] =
{
    /* SERDES_CONFIG_ID_25:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4443, 3, 0),
    /* SERDES_CONFIG_O_OR_C_25:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4475, 4, 4),
    /* SPEED_ID_25:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4532, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r_fields[] =
{
    /* SERDES_CONFIG_ID_26:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4444, 3, 0),
    /* SERDES_CONFIG_O_OR_C_26:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4476, 4, 4),
    /* SPEED_ID_26:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4533, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r_fields[] =
{
    /* SERDES_CONFIG_ID_27:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4445, 3, 0),
    /* SERDES_CONFIG_O_OR_C_27:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4477, 4, 4),
    /* SPEED_ID_27:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4534, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r_fields[] =
{
    /* SERDES_CONFIG_ID_28:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4446, 3, 0),
    /* SERDES_CONFIG_O_OR_C_28:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4478, 4, 4),
    /* SPEED_ID_28:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4535, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r_fields[] =
{
    /* SERDES_CONFIG_ID_29:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4447, 3, 0),
    /* SERDES_CONFIG_O_OR_C_29:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4479, 4, 4),
    /* SPEED_ID_29:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4536, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r_fields[] =
{
    /* SERDES_CONFIG_ID_30:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4448, 3, 0),
    /* SERDES_CONFIG_O_OR_C_30:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4480, 4, 4),
    /* SPEED_ID_30:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4537, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r_fields[] =
{
    /* SERDES_CONFIG_ID_31:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4449, 3, 0),
    /* SERDES_CONFIG_O_OR_C_31:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4481, 4, 4),
    /* SPEED_ID_31:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4538, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE0r_fields[] =
{
    /* TX_DCORE_SPARE_SH_REG_G1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4686, 7, 0),
    /* TX_DCORE_SPARE_SH_REG_G2:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4687, 15, 8),
    /* TX_DCORE_SPARE_SH_REG_G3:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4688, 23, 16),
    /* TX_DCORE_SPARE_SH_REG_G4:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4689, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE2r_fields[] =
{
    /* TX_DCORE_SPARE_SH_REG_G5:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4690, 7, 0),
    /* TX_PLL_JIC:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4757, 11, 8),
    /* RESERVED0:12:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 12)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE3r_fields[] =
{
    /* TX_PLL_FL_DAC_DIN_0_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4754, 0, 0),
    /* TXA_PLL_FL_DAC_PD_OVERRIDE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4626, 1, 1),
    /* TXA_DRVOUT_PN_ADJ:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4623, 4, 2),
    /* TX_PLL_SSC_DAC_OV:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4827, 5, 5),
    /* TX_PLL_CLK2T_PDB_OVERRIDE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4737, 6, 6),
    /* TX_PLL_CLK2T_PDB_FORCE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4736, 7, 7),
    /* TX_PLL_SSC_DAC:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4826, 14, 8),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* TX_PLL_SSPI_BYPASS_CC:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4828, 16, 16),
    /* TX_PLL_SSPI_BYPASS_SRIS:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4829, 17, 17),
    /* TX_MAX_PI_STEP:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4717, 19, 18),
    /* TX_PI_STEP_LIMIT_BYP:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4730, 20, 20),
    /* TX_PI_MANUAL_CTRL_ENA:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4728, 21, 21),
    /* TX_PI_PHASE_CODE_SNAP:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4729, 22, 22),
    /* RESERVED0:23:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 23)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE5r_fields[] =
{
    /* TX_FB_VOUT_1P1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4701, 2, 0),
    /* TX_VRSET_VREG_DAT:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4958, 5, 3),
    /* RESERVED1:6:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 6),
    /* TX_BIASCTRL_VREG_1P1:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4657, 17, 16),
    /* TX_BIASCTRL_VREG_1P2:18:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4658, 19, 18),
    /* TX_IMP_SEL:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4710, 21, 20),
    /* TX_PLL_2TCLK_ENA_VAL:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4733, 22, 22),
    /* TX_PLL_2TCLK_ENA_OV:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4732, 23, 23),
    /* TX_ASIC_CLK_SWITCH_VAL:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4656, 24, 24),
    /* TX_ASIC_CLK_SWITCH_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4655, 25, 25),
    /* TX_WORDCLK_SWITCH_VAL:26:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4963, 26, 26),
    /* TX_WORDCLK_SWITCH_OV:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4962, 27, 27),
    /* TX_SSCENA_AT_LOWRATE:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4873, 28, 28),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE7r_fields[] =
{
    /* TX_VRSET_VREG_DATO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4959, 0, 0),
    /* TX_PLL_LOW_FREQ_REF_ENAO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4781, 1, 1),
    /* TX_FB_VOUT_1P1O:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4702, 2, 2),
    /* RESERVED1:3:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 7, 3),
    /* TX_DCC_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4685, 8, 8),
    /* TX_PD_CHANNEL_CLK:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4725, 9, 9),
    /* TX_SHADOWMUX_SEL_FORCE:10:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4856, 12, 10),
    /* TX_SHADOW_MUX_OV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4857, 13, 13),
    /* TX_PD_FIXED_HS_CLK:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4726, 14, 14),
    /* TX_SXP_SHADOW_FORCEO:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4915, 15, 15),
    /* TX_PLL_LF_DAMP_RES_SXP:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4764, 19, 16),
    /* TX_PLL_LF_RIPPLE_CAP_SXP:20:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4771, 21, 20),
    /* TX_PLL_CP_CURRENT_SXP:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4744, 25, 22),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_ACORE_SPARE0r_fields[] =
{
    /* TX_ACORE_SPARE_SH_REG_G1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4640, 3, 0),
    /* TX_ACORE_SPARE_SH_REG_G2:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4641, 7, 4),
    /* TX_ACORE_SPARE_SH_REG_G3:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4642, 11, 8),
    /* TX_ACORE_SPARE_SH_REG_G4:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4643, 15, 12),
    /* TX_ACORE_SPARE_SH_REG_G5:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4644, 19, 16),
    /* TX_ACORE_SPAREIN_REG:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4639, 23, 20),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_CKC0r_fields[] =
{
    /* TX_CKC_MANCAL_ENA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4675, 0, 0),
    /* TX_CKC_MANMODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4676, 1, 1),
    /* TX_CKC_ENO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4674, 2, 2),
    /* TX_CKC_ENF:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4673, 3, 3),
    /* TX_CKC_DACO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4672, 4, 4),
    /* TX_CKC_DACF:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4671, 9, 5),
    /* TX_CKCCALDONEF:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4666, 10, 10),
    /* TX_CKCCALDONEO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4667, 11, 11),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TX_CKC_STWAIT:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4678, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_CKC_STSr_fields[] =
{
    /* TX_CKC_CO_STAT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4669, 0, 0),
    /* TX_CKC_CAL_DONE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4668, 1, 1),
    /* TX_CKC_DACCODE:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4670, 6, 2),
    /* TX_CKC_OVF_ERR:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4677, 7, 7),
    /* TX_CKC_UDF_ERR:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4679, 8, 8),
    /* TXD_PI_PHASE_CODE_RD:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4628, 15, 9),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_DIG_SPAREr_fields[] =
{
    /* TX_PLL_DIG_SPAREREG:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4745, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE0_1r_fields[] =
{
    /* TX_PLL_VCO_SELECTF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4839, 0, 0),
    /* TX_REFCLK_DETECT_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4848, 1, 1),
    /* RESERVED1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 2, 2),
    /* TX_PLL_LF_DAMP_RES_C_LOW_FREQ_REF:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4763, 6, 3),
    /* TX_PLL_LF_DAMP_RES_C:7:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4762, 10, 7),
    /* RESERVED0:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 11),
    /* TX_PLL_VCO_ANALOG_GAIN_REG_A:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4836, 23, 16),
    /* TX_PLL_VCO_ANALOG_GAIN_REG_B:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4837, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE1_1r_fields[] =
{
    /* TX_VCO_ANALOG_GAIN_OVERRIDE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4932, 0, 0),
    /* RESERVED3:1:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3342, 4, 1),
    /* TX_PLL_LOCKF:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4773, 5, 5),
    /* TX_PLL_READYF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4810, 6, 6),
    /* RESERVED2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 7),
    /* TX_POSTDIV_RESETN_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4845, 8, 8),
    /* TX_FBDIV_RESETN_REG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4700, 9, 9),
    /* RESERVED1:10:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 22, 10),
    /* TX_VCO_CAL_SETTLE_TIME:23:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4954, 28, 23),
    /* RESERVED0:29:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 29)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE2_1r_fields[] =
{
    /* TX_PLL_PWRUP_TIME:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4805, 8, 0),
    /* RESERVED0:9:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 9),
    /* TX_PLL_LF_DAMP_RES_A_LOW_FREQ_REF:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4759, 19, 16),
    /* TX_PLL_LF_DAMP_RES_B_LOW_FREQ_REF:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4761, 23, 20),
    /* TX_PLL_CP_CURRENT_C_LOW_FREQ_REF:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4743, 27, 24),
    /* TX_PLL_CP_CURRENT_C:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4742, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE3_1r_fields[] =
{
    /* TX_VCO_CAL_FCOMP:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4951, 12, 0),
    /* RESERVED0:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 13),
    /* TX_PLL_CP_CURRENT_A:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4738, 19, 16),
    /* TX_PLL_CP_CURRENT_B:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4740, 23, 20),
    /* TX_PLL_LF_RIPPLE_CAP_A:24:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4765, 25, 24),
    /* TX_PLL_LF_RIPPLE_CAP_B:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4767, 27, 26),
    /* TX_PLL_LF_RIPPLE_CAP_A_LOW_FREQ_REF:28:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4766, 29, 28),
    /* TX_PLL_LF_RIPPLE_CAP_B_LOW_FREQ_REF:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4768, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE4_1r_fields[] =
{
    /* TX_PLL_CP_CURRENT_A_LOW_FREQ_REF:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4739, 3, 0),
    /* TX_PLL_CP_CURRENT_B_LOW_FREQ_REF:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4741, 7, 4),
    /* TX_PLL_LF_RIPPLE_CAP_C:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4769, 9, 8),
    /* TX_PLL_LF_RIPPLE_CAP_C_LOW_FREQ_REF:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4770, 11, 10),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TX_PLL_VCO_CAL_MODE:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4838, 16, 16),
    /* TX_ALT_CCIX25_ENET26_VCOSEL:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4645, 17, 17),
    /* TX_PLL_LOCK_TIME:18:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4775, 25, 18),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE5_1r_fields[] =
{
    /* TX_VCO_BAND_FORCE_A:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4937, 7, 0),
    /* TX_PLL_REFVOLT_VCO_SEL_NOM:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4817, 9, 8),
    /* TX_PLL_REFVOLT_VCO_SEL_FAST:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4816, 11, 10),
    /* TX_VCO_BAND_OVERRIDE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4940, 12, 12),
    /* TX_PLL_REFVOLT_VCO_SEL_SLOW:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4818, 14, 13),
    /* TX_VRESETN_REG:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4957, 15, 15),
    /* RESERVED1:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 17, 16),
    /* TX_ASIC_CLKOUT_CTL_A:18:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4647, 21, 18),
    /* TX_ASIC_CLKOUT_CTL_B:22:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4649, 25, 22),
    /* TX_ASIC_CLKOUT_CTL_C:26:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4651, 29, 26),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_FORCE9_1r_fields[] =
{
    /* TXPLL_NDIV_FRAC_PLL_A:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4633, 15, 0),
    /* TXPLL_NDIV_FRAC_PLL_A_UPPER:16:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4635, 17, 16),
    /* RESERVED0:18:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 18)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_OVRR0_1r_fields[] =
{
    /* TX_VCO_BAND_SEED_AO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4944, 0, 0),
    /* TX_VCO_BAND_SEED_BO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4946, 1, 1),
    /* TX_PLL_REF_DIV_BO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4822, 2, 2),
    /* TX_PLL_FB_DIV_BO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4751, 3, 3),
    /* TX_PLL_REF_DIV_CO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4824, 4, 4),
    /* TX_VCO_BAND_SEED_CO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4948, 5, 5),
    /* TX_VCO_BAND_SEED_OVRO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4950, 6, 6),
    /* TX_PLL_PF2GEN_DIV_B_GEN4O:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4792, 7, 7),
    /* TX_PLL_PF2GEN_DIV_AO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4788, 8, 8),
    /* TX_PLL_PF2GEN_DIV_BO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4790, 9, 9),
    /* TX_PLL_PF2GEN_DIV_CO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4794, 10, 10),
    /* TX_PLL_REF_DIV_AO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4820, 11, 11),
    /* TX_PLL_FB_DIV_AO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4749, 12, 12),
    /* TX_PLL_FB_DIV_CO:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4753, 13, 13),
    /* RESERVED1:14:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 18, 14),
    /* TX_PLL_VCO_SELECTO:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4840, 19, 19),
    /* TX_PLL_LOCKO:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4774, 20, 20),
    /* TX_PLL_READYO:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4811, 21, 21),
    /* RESERVED0:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_OVRR1_1r_fields[] =
{
    /* TX_ASIC_CLKOUT_CTL_CO:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4652, 0, 0),
    /* TX_PLL_PRE_ASIC_DIV_AO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4800, 1, 1),
    /* TX_PLL_PRE_ASIC_DIV_BO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4802, 2, 2),
    /* TX_PLL_PRE_ASIC_DIV_CO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4804, 3, 3),
    /* TX_ASIC_CLKOUT_CTL_AO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4648, 4, 4),
    /* TX_ASIC_CLKOUT_CTL_BO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4650, 5, 5),
    /* TX_PLL_PWRUP_TIMEO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4806, 6, 6),
    /* TX_PLL_LOCK_TIMEO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4776, 7, 7),
    /* TX_VCO_CAL_OVR_ENAO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4953, 8, 8),
    /* TXPLL_NDIV_FRAC_PLL_AO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4634, 9, 9),
    /* RESERVED0:10:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 10)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_OVRR2_1r_fields[] =
{
    /* TX_VCO_BAND_FORCE_B:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4938, 7, 0),
    /* TX_VCO_BAND_FORCE_C:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4939, 15, 8),
    /* RESERVED1:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 16, 16),
    /* TX_PLL_DUALMODEF:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4746, 17, 17),
    /* TX_PLL_DUALMODEO:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4747, 18, 18),
    /* TX_PLL_MODESELBF:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4782, 19, 19),
    /* TX_PLL_MODESELBO:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4783, 20, 20),
    /* TX_PLL_TRIMODEF:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4834, 21, 21),
    /* TX_PLL_TRIMODEO:22:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4835, 22, 22),
    /* TX_PLL_MODESELCF:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4784, 23, 23),
    /* TX_PLL_MODESELCO:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4785, 24, 24),
    /* RESERVED0:25:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 25)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_STS0r_fields[] =
{
    /* TX_VCOSTATE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4931, 5, 0),
    /* TX_LCNTR_ERROR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4712, 6, 6),
    /* TX_SM_STATE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4871, 8, 7),
    /* TX_CFSTART:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4660, 9, 9),
    /* TX_D_STATE:10:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4699, 12, 10),
    /* RESERVED0:13:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 13)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL0_1r_fields[] =
{
    /* RESERVED2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 0, 0),
    /* TX_PLL_CF_REG:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4735, 1, 1),
    /* TX_TRIMBYPASS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4917, 2, 2),
    /* TX_MTRIMTOG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4719, 3, 3),
    /* TX_CMUPPMRST:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4683, 4, 4),
    /* TX_ASIC_CLK_SOURCE_OVERRIDE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4654, 5, 5),
    /* RESERVED1:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 8, 6),
    /* TX_DONE_LOCK_OVERRIDE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4698, 9, 9),
    /* TX_FORCE_DONE_LOCK:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4705, 10, 10),
    /* TX_CHANNEL_CLK_PD:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4665, 11, 11),
    /* RESERVED0:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 12),
    /* TX_PLL_PWRUP_TIME_UPPER:16:22 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4809, 22, 16),
    /* TX_PLL_PFD_PHASEJAM_DIS:23:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4798, 23, 23),
    /* TX_PLL_LOCK_TIME_UPPER:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4779, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL2_1r_fields[] =
{
    /* TX_PLL_PF2GEN_DIV_A:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4787, 2, 0),
    /* RESERVED0:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 3, 3),
    /* TX_PLL_FB_DIV_C:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4752, 12, 4),
    /* TX_PLL_PF2GEN_DIV_C:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4793, 15, 13),
    /* TX_PLL_LF_DAMP_RES_A:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4758, 19, 16),
    /* TX_PLL_REF_DIV_C:20:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4823, 23, 20),
    /* TX_VCO_BAND_SEED_C:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4947, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL3_1r_fields[] =
{
    /* TX_PLL_REF_DIV_A:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4819, 3, 0),
    /* TX_PLL_FB_DIV_A:4:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4748, 12, 4),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* TX_PLL_REF_DIV_B:16:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4821, 19, 16),
    /* TX_PLL_FB_DIV_B:20:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4750, 28, 20),
    /* RESERVED0:29:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 30, 29),
    /* TX_VCO_CAL_OVR_ENA:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4952, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL4_1r_fields[] =
{
    /* TX_MANUALTRIM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4716, 0, 0),
    /* TX_PLLTESTMUXBIT:1:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4731, 4, 1),
    /* TX_VCO_BAND_REG:5:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4942, 12, 5),
    /* TX_PLL_PF2GEN_DIV_B:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4789, 15, 13),
    /* TX_VCO_BAND_SEED_A:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4943, 23, 16),
    /* TX_VCO_BAND_SEED_B:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4945, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL5_1r_fields[] =
{
    /* TX_PLL_LF_DAMP_RES_B:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4760, 3, 0),
    /* TX_PLL_REFVOLT_SSC_SEL_NOM:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4814, 5, 4),
    /* TX_PLL_REFVOLT_SSC_SEL_FAST:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4813, 7, 6),
    /* TX_PLL_REFVOLT_SSC_SEL_SLOW:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4815, 9, 8),
    /* TX_PLL_PF2GEN_DIV_B_GEN4:10:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4791, 12, 10),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* TX_VCO_BAND_SEED_OVR:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4949, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_CTL6_1r_fields[] =
{
    /* TX_PLL_PRE_ASIC_DIV_A:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4799, 2, 0),
    /* TX_ASIC_CLKOUT_DIV_BY_2_NONE_PCIE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4653, 3, 3),
    /* TX_PLL_PRE_ASIC_DIV_B:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4801, 6, 4),
    /* RESERVED2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3341, 7, 7),
    /* TX_PLL_PRE_ASIC_DIV_C:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4803, 10, 8),
    /* RESERVED1:11:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 11),
    /* TX_PLL_VLFC_DAC_PRESET:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4843, 23, 16),
    /* TX_PLL_VLFC_ADC_GAIN:24:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4841, 27, 24),
    /* TX_PLL_VLFC_DAC_OVERRIDE:28:28 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4842, 28, 28),
    /* TX_PLL_VLFC_DAC_PRESET_LD:29:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4844, 29, 29),
    /* RESERVED0:30:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 30)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STSr_fields[] =
{
    /* TX_CFSTATUS_OVR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4664, 0, 0),
    /* TX_CMUPORST:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4682, 1, 1),
    /* TX_PLL_LOCK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4772, 2, 2),
    /* TX_PLL_READY_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4812, 3, 3),
    /* TX_PLL_CF:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4734, 4, 4),
    /* TX_STFINISH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4911, 5, 5),
    /* TX_CFDONE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4659, 6, 6),
    /* TX_STENDA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4909, 7, 7),
    /* TX_STCHECKA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4907, 8, 8),
    /* TX_STWAITA:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4912, 9, 9),
    /* TX_CFSTATUS_A:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4661, 10, 10),
    /* TX_STENDB:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4910, 11, 11),
    /* TX_STCHECKB:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4908, 12, 12),
    /* TX_STWAITB:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4913, 13, 13),
    /* TX_CFSTATUS_B:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4662, 14, 14),
    /* TX_CFSTATUS_C:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4663, 15, 15),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_1r_fields[] =
{
    /* TX_PLL_PWRUP_TIMER_VALUE0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4807, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_2r_fields[] =
{
    /* TX_PLL_LOCK_TIMER_VALUE0:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4777, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STS1_1r_fields[] =
{
    /* TX_PLL_LOCK_TIMER_VALUE1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4778, 3, 0),
    /* TX_PLL_RST_STATE:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4825, 7, 4),
    /* TX_VCODIFF1:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4929, 11, 8),
    /* TX_VCODIFF2:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4930, 15, 12),
    /* TX_VCO_BAND_A:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4934, 23, 16),
    /* TX_VCO_BAND_B:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4935, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STS2_1r_fields[] =
{
    /* TX_PLL_PWRUP_TIMER_VALUE1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4808, 3, 0),
    /* TX_VCOCALDONE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4928, 4, 4),
    /* TX_PLL_NOT_READY_STAT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4786, 5, 5),
    /* TX_VCO_SLOW:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4955, 6, 6),
    /* TX_VLFC_DAC:7:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4956, 14, 7),
    /* RESERVED0:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 15),
    /* TX_VCO_BAND:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4933, 23, 16),
    /* TX_VCO_BAND_C:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4936, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_PLL_VCO_STS3_1r_fields[] =
{
    /* TX_VCO_BAND_OVR:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4941, 7, 0),
    /* RESERVED0:8:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_RXDET0r_fields[] =
{
    /* TX_RXDET_INIT_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4852, 15, 0),
    /* TX_RXDET_VLD_TIME:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4854, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_RXDET2r_fields[] =
{
    /* TX_RXDET_SAMPLE_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4853, 15, 0),
    /* RESERVED0:16:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 16)
};
static uint32_t BCMI_TSCD_XGXS_TX_RX_FRACN0r_fields[] =
{
    /* TX_FRACN_MISC_REG:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4707, 7, 0),
    /* TX_PLL_FRAC_MODE_REG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4756, 8, 8),
    /* TX_PLL_FRAC_MODE_OV:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4755, 9, 9),
    /* TX_SXP_SHADOW_FORCE:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4914, 11, 10),
    /* TX_PLL_LOW_FREQ_REF_ENA:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4780, 12, 12),
    /* RESERVED1:13:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 13),
    /* RX_FRACN_MISC_REG:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3887, 23, 16),
    /* RX_PLL_FRAC_MODE_REG:24:24 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4172, 24, 24),
    /* RX_PLL_FRAC_MODE_OV:25:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4171, 25, 25),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_SPARE_STS0r_fields[] =
{
    /* TX_SPAREOUT_REG_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4872, 7, 0),
    /* RESERVED1:8:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 8),
    /* TX_DCORE_SPARE_SH_REG_STATUS:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4691, 23, 16),
    /* RESERVED0:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC0r_fields[] =
{
    /* TX_SSC_SPRD_RATE_G5:0:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4905, 10, 0),
    /* TX_SSC_EN_REG_G5:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4882, 11, 11),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TX_SSC_SPRD_RATE_G4:16:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4904, 26, 16),
    /* TX_SSC_EN_REG_G4:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4881, 27, 27),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC10r_fields[] =
{
    /* TX_SSC_MAX_FREQ_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4886, 9, 0),
    /* TX_SLEW_G1:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4865, 13, 10),
    /* TX_SLEW_ENA_G1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4859, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* TX_SSC_MAX_FREQ_G0:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4885, 25, 16),
    /* TX_SLEW_G0:26:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4864, 29, 26),
    /* TX_SLEW_ENA_G0:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4858, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC12r_fields[] =
{
    /* TX_SSC_MIN_FREQ_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4894, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* TX_SSC_MIN_FREQ_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4893, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC14r_fields[] =
{
    /* TX_SSC_MIN_FREQ_G1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4892, 9, 0),
    /* RESERVED1:10:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 10),
    /* TX_SSC_MIN_FREQ_G0:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4891, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC16r_fields[] =
{
    /* TX_SSC_MAX_FREQ_G5:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4890, 9, 0),
    /* TX_SLEW_G5:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4869, 13, 10),
    /* TX_SLEW_ENA_G5:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4863, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* TX_SSC_MIN_FREQ_G5:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4896, 25, 16),
    /* TX_QUADGEN_RANGE:26:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4847, 27, 26),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC18r_fields[] =
{
    /* TX_PLL_SSPI_SLEWCTRL_G5:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4833, 2, 0),
    /* TX_PLL_SSPI_SLEWCTRL_G4:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4832, 5, 3),
    /* TX_PLL_SSPI_SLEWCTRL_G3:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4831, 8, 6),
    /* TX_PLL_SSPI_SLEWCTRL_G2:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4830, 11, 9),
    /* RESERVED0:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3339, 15, 12),
    /* TX_SSC_HLD_OV:16:16 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4883, 16, 16),
    /* TX_SSC_HLD_REG:17:17 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4884, 17, 17),
    /* TX_SSC_ENA2ACORE_FORCE:18:18 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4875, 18, 18),
    /* TX_SSC_ENA2ACORE_OV:19:19 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4876, 19, 19),
    /* TX_SSC_RST_DIS:20:20 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4899, 20, 20),
    /* TX_SSC_TOG_ENA:21:21 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4906, 21, 21),
    /* TX_FREQ_HLD:22:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4708, 31, 22)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC2r_fields[] =
{
    /* TX_SSC_SPRD_RATE_G3:0:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4903, 10, 0),
    /* TX_SSC_EN_REG_G3:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4880, 11, 11),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TX_SSC_SPRD_RATE_G2:16:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4902, 26, 16),
    /* TX_SSC_EN_REG_G2:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4879, 27, 27),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC4r_fields[] =
{
    /* TX_SSC_SPRD_RATE_G1:0:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4901, 10, 0),
    /* TX_SSC_EN_REG_G1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4878, 11, 11),
    /* RESERVED1:12:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 12),
    /* TX_SSC_SPRD_RATE_G0:16:26 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4900, 26, 16),
    /* TX_SSC_EN_REG_G0:27:27 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4877, 27, 27),
    /* RESERVED0:28:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 28)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC6r_fields[] =
{
    /* TX_SSC_MAX_FREQ_G4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4889, 9, 0),
    /* TX_SLEW_G4:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4868, 13, 10),
    /* TX_SLEW_ENA_G4:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4862, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* TX_SSC_MIN_FREQ_G4:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4895, 25, 16),
    /* RESERVED0:26:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 26)
};
static uint32_t BCMI_TSCD_XGXS_TX_SSC8r_fields[] =
{
    /* TX_SSC_MAX_FREQ_G3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4888, 9, 0),
    /* TX_SLEW_G3:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4867, 13, 10),
    /* TX_SLEW_ENA_G3:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4861, 14, 14),
    /* RESERVED1:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3340, 15, 15),
    /* TX_SSC_MAX_FREQ_G2:16:25 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4887, 25, 16),
    /* TX_SLEW_G2:26:29 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4866, 29, 26),
    /* TX_SLEW_ENA_G2:30:30 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4860, 30, 30),
    /* RESERVED0:31:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(3339, 31, 31)
};
static uint32_t BCMI_TSCD_XGXS_TX_TXSM_CTL0r_fields[] =
{
    /* TX_TXSM_TXRESET_NF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4926, 0, 0),
    /* TX_TXSM_TXRESET_NO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4927, 1, 1),
    /* TX_TXSM_TXPHYREADYF:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4924, 2, 2),
    /* TX_TXSM_TXPHYREADYO:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4925, 3, 3),
    /* TX_TXSM_CMKEEP_ENAF:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4918, 4, 4),
    /* TX_TXSM_CMKEEP_ENAO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4919, 5, 5),
    /* TX_TXSM_DCCCAL_ENAF:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4920, 6, 6),
    /* TX_TXSM_DCCCAL_ENAO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4921, 7, 7),
    /* TX_SMART_DETRX_ENA:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4870, 8, 8),
    /* TX_DETRX_ENA_VAL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4693, 9, 9),
    /* TX_DETRX_ENA_OV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4692, 10, 10),
    /* TX_DETRX_LEV_VAL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4695, 11, 11),
    /* TX_DETRX_LEV_OV:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4694, 12, 12),
    /* TX_FORCE_PD_DURING_RXDET:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4706, 13, 13),
    /* TX_SSC_NOM_VAL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4898, 14, 14),
    /* TX_SSC_NOM_OV:15:15 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4897, 15, 15),
    /* TX_TXSM_DELAY_TIME_T6:16:23 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4923, 23, 16),
    /* TX_TXSM_DELAY_TIME_T5:24:31 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4922, 31, 24)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2501, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2502, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2503, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2504, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2509, 0, 0),
    /* GLAS_TPMA_CAPTURE_MASK:1:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2510, 4, 1)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2505, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2506, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2507, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2508, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4597, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4598, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4599, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr_fields[] =
{
    /* LOGICAL0_TO_PHY_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2596, 1, 0),
    /* LOGICAL1_TO_PHY_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2597, 3, 2),
    /* LOGICAL2_TO_PHY_SEL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2598, 5, 4),
    /* LOGICAL3_TO_PHY_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2599, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_0r_fields[] =
{
    /* CL82_TX_RF_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(523, 4, 4),
    /* CL82_TX_LF_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 5, 5),
    /* CL82_TX_LI_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(522, 6, 6),
    /* CL82_BYPASS_TXSM:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(512, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r_fields[] =
{
    /* TXSM_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4636, 2, 0),
    /* T_TYPE_CODED:3:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4988, 5, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r_fields[] =
{
    /* LTXSM_STATE:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2621, 6, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CL36_CTLr_fields[] =
{
    /* CL36TX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 0, 0),
    /* CL36TX_LPI_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(463, 1, 1),
    /* CL36TX_CATCH_ALL_8B10B_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(460, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(592, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(630, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC0r_fields[] =
{
    /* T_ENC_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4967, 1, 0),
    /* T_FIFO_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4970, 3, 2),
    /* AM_SPACING_MUL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(45, 5, 4),
    /* CL49_TX_TL_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(480, 8, 7),
    /* CL49_BYPASS_TXSM:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(466, 9, 9),
    /* HG2_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2516, 10, 10),
    /* HG2_MESSAGE_INVALID_CODE_ENABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2517, 11, 11),
    /* HG2_CODEC:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2515, 12, 12),
    /* BLOCK_NON_FC_BLK_TYPES:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 13, 13),
    /* DIS_SCRAMBLER:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2101, 14, 14),
    /* TX_TEST_MODE_CFG:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4916, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC_STS0r_fields[] =
{
    /* CL49_TXSM_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(475, 2, 0),
    /* CL49_T_TYPE_CODED:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(481, 6, 3),
    /* CL82_IDLE_DELETION_UNDERFLOW:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC_STS1r_fields[] =
{
    /* CL49_LTXSM_STATE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(467, 7, 0),
    /* CL49_TX_FAULT_DET:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(476, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2602, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2600, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2622, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_MISCr_fields[] =
{
    /* ENABLE_TX_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2412, 0, 0),
    /* RSTB_TX_LANE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3356, 1, 1),
    /* OS_MODE:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2667, 5, 2),
    /* CL49_TX_RF_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(479, 6, 6),
    /* CL49_TX_LF_ENABLE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(477, 7, 7),
    /* CL49_TX_LI_ENABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(478, 8, 8),
    /* T_PMA_40B_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4976, 9, 9),
    /* FEC_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2454, 10, 10),
    /* T_PMA_BTMX_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4980, 12, 11),
    /* SCR_MODE:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4404, 15, 13)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr_fields[] =
{
    /* LPI_RECEIVED_LH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2606, 0, 0),
    /* REMOTE_FAULT_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3336, 1, 1),
    /* LOCAL_FAULT_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2594, 2, 2),
    /* LINK_INTERRUPT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2584, 3, 3),
    /* TWO_STEP_TS_FIFO_OVERFLOW_LH:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4622, 4, 4)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr_fields[] =
{
    /* TX_LPI_RECEIVED:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4715, 0, 0),
    /* TX_LINK_INTERRUPT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4713, 1, 1),
    /* TX_REMOTE_FAULT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4850, 2, 2),
    /* TX_LOCAL_FAULT:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4714, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PMA_STSr_fields[] =
{
    /* T_TC_OUT_OVERFLOW:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4986, 2, 2),
    /* T_TC_OUT_UNDERFLOW:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4987, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr_fields[] =
{
    /* TS_VALUE_HI:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4604, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr_fields[] =
{
    /* TS_VALUE_LO:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4605, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr_fields[] =
{
    /* TS_VALUE_MID:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4606, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr_fields[] =
{
    /* TS_SUB_NANO_FIELD:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4603, 3, 0),
    /* TS_ENTRY_VALID:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4600, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_CTL0r_fields[] =
{
    /* CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(550, 0, 0),
    /* FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2482, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4982, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4984, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4978, 8, 7),
    /* CL91_FEC_MODE:9:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 11, 9)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr_fields[] =
{
    /* TX_SFD_TIMESTAMP_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4855, 0, 0),
    /* TX_DA_TIMESTAMP_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4684, 1, 1),
    /* OSTS_CRC_CALC_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2666, 3, 2),
    /* REDUCED_PREAMBLE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3329, 4, 4),
    /* TS_INT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4601, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr_fields[] =
{
    /* TS_SEQUENCE_ID:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(4602, 15, 0)
};



/*******************************************************************************
 *
 * The following is the field name table.
 *
 *******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_NAMES_BCMI_TSCD_XGXS
const char* bcmi_tscd_xgxs_fields[] = 
{
    "ABILITY_DETECT",
    "ACK_DETECT",
    "AD_TO_CL73_EN",
    "AFSM_IQSA_PARK_REQ_OV",
    "AFSM_IQSA_PARK_REQ_REG",
    "ALIGN_SAS_SATA_SHADOW_SEL",
    "ALLOW_VDDA_OFF",
    "ALLOW_VDDH_OFF",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4",
    "AM_BLOCK_OFFSET_0",
    "AM_BLOCK_OFFSET_1",
    "AM_BLOCK_OFFSET_2",
    "AM_BLOCK_OFFSET_3",
    "AM_BLOCK_OFFSET_4",
    "AM_FSM_LOCK_EXT",
    "AM_LOCK_0",
    "AM_LOCK_1",
    "AM_LOCK_2",
    "AM_LOCK_3",
    "AM_LOCK_4",
    "AM_LOCK_FSM_MODE_EXT",
    "AM_LOCK_HIS_STATE_PSLL_0",
    "AM_LOCK_HIS_STATE_PSLL_1",
    "AM_LOCK_HIS_STATE_PSLL_2",
    "AM_LOCK_HIS_STATE_PSLL_3",
    "AM_LOCK_HIS_STATE_PSLL_4",
    "AM_LOCK_LH_0",
    "AM_LOCK_LH_1",
    "AM_LOCK_LH_2",
    "AM_LOCK_LH_3",
    "AM_LOCK_LH_4",
    "AM_LOCK_LL_0",
    "AM_LOCK_LL_1",
    "AM_LOCK_LL_2",
    "AM_LOCK_LL_3",
    "AM_LOCK_LL_4",
    "AM_LOCK_STATE_PSLL_0",
    "AM_LOCK_STATE_PSLL_1",
    "AM_LOCK_STATE_PSLL_2",
    "AM_LOCK_STATE_PSLL_3",
    "AM_LOCK_STATE_PSLL_4",
    "AM_SPACING_MUL",
    "AM_SPACING_MUL_OEN",
    "AM_TIMER_INIT_VAL",
    "AM_TIMESTAMP_INFO_VALID_0",
    "AM_TIMESTAMP_INFO_VALID_1",
    "AM_TIMESTAMP_INFO_VALID_2",
    "AM_TIMESTAMP_INFO_VALID_3",
    "AM_TIMESTAMP_INFO_VALID_4",
    "AN",
    "AN_ACTIVE",
    "AN_COMPLETE",
    "AN_COMPLETED",
    "AN_COMPLETED_SW_EN",
    "AN_COMPLETED_SW_INT",
    "AN_ENABLE",
    "AN_FAIL_COUNT",
    "AN_FAIL_COUNT_LIMIT",
    "AN_FEC_SEL_OVERRIDE",
    "AN_GOOD_CHECK",
    "AN_GOOD_CHECK_TRAP",
    "AN_GOOD_CHK_EN",
    "AN_GOOD_CHK_INT",
    "AN_GOOD_TRAP",
    "AN_HCD_CL72",
    "AN_HCD_DUPLEX",
    "AN_HCD_FEC",
    "AN_HCD_PAUSE",
    "AN_HCD_RES_DISABLE",
    "AN_HCD_SPEED",
    "AN_OUI_OVERRIDE_BAM73_ADV",
    "AN_OUI_OVERRIDE_BAM73_DET",
    "AN_OUI_OVERRIDE_HPAM_ADV",
    "AN_OUI_OVERRIDE_HPAM_DET",
    "AN_PRIORITY_100G_CR4",
    "AN_PRIORITY_100G_HG2_CR4",
    "AN_PRIORITY_100G_HG2_KR4",
    "AN_PRIORITY_100G_KR4",
    "AN_PRIORITY_10G_HG2_KR1",
    "AN_PRIORITY_10G_KR1",
    "AN_PRIORITY_1G_KX1",
    "AN_PRIORITY_20G_CR1",
    "AN_PRIORITY_20G_CR2",
    "AN_PRIORITY_20G_HG2_CR1",
    "AN_PRIORITY_20G_HG2_CR2",
    "AN_PRIORITY_20G_HG2_KR1",
    "AN_PRIORITY_20G_HG2_KR2",
    "AN_PRIORITY_20G_KR1",
    "AN_PRIORITY_20G_KR2",
    "AN_PRIORITY_25G_CR1",
    "AN_PRIORITY_25G_CR1_IEEE",
    "AN_PRIORITY_25G_CRS1_IEEE",
    "AN_PRIORITY_25G_HG2_CR1",
    "AN_PRIORITY_25G_HG2_KR1",
    "AN_PRIORITY_25G_KR1",
    "AN_PRIORITY_25G_KR1_IEEE",
    "AN_PRIORITY_25G_KRS1_IEEE",
    "AN_PRIORITY_2P5G_KX1",
    "AN_PRIORITY_40G_CR2",
    "AN_PRIORITY_40G_CR4",
    "AN_PRIORITY_40G_HG2_CR2",
    "AN_PRIORITY_40G_HG2_CR4",
    "AN_PRIORITY_40G_HG2_KR2",
    "AN_PRIORITY_40G_HG2_KR4",
    "AN_PRIORITY_40G_KR2",
    "AN_PRIORITY_40G_KR4",
    "AN_PRIORITY_50G_CR2",
    "AN_PRIORITY_50G_CR4",
    "AN_PRIORITY_50G_HG2_CR2",
    "AN_PRIORITY_50G_HG2_CR4",
    "AN_PRIORITY_50G_HG2_KR2",
    "AN_PRIORITY_50G_HG2_KR4",
    "AN_PRIORITY_50G_KR2",
    "AN_PRIORITY_50G_KR4",
    "AN_PRIORITY_5G_KR1",
    "AN_RETRY_COUNT",
    "AN_TYPE_SW",
    "APPLICATION_MODE",
    "BAM_20G_CR1",
    "BAM_20G_CR2",
    "BAM_20G_KR1",
    "BAM_20G_KR2",
    "BAM_25G_CR1",
    "BAM_25G_KR1",
    "BAM_40G_CR2",
    "BAM_40G_KR2",
    "BAM_50G_CR2",
    "BAM_50G_CR4",
    "BAM_50G_KR2",
    "BAM_50G_KR4",
    "BAM_HG2",
    "BAM_TO_HPAM_AD_EN",
    "BASE_100G_CR4",
    "BASE_100G_KR4",
    "BASE_10G_KR1",
    "BASE_1G_KX1",
    "BASE_25G_CR1_EN",
    "BASE_25G_CR1_SEL",
    "BASE_25G_CRS1_EN",
    "BASE_25G_CRS1_SEL",
    "BASE_25G_KR1_EN",
    "BASE_25G_KR1_SEL",
    "BASE_25G_KRS1_EN",
    "BASE_25G_KRS1_SEL",
    "BASE_2P5G_EN",
    "BASE_2P5G_SEL",
    "BASE_40G_CR4",
    "BASE_40G_KR4",
    "BASE_50G_CR2_EN",
    "BASE_50G_CR2_SEL",
    "BASE_50G_KR2_EN",
    "BASE_50G_KR2_SEL",
    "BASE_5P0G_EN",
    "BASE_5P0G_SEL",
    "BASE_R_FEC_REQ_EN",
    "BASE_R_FEC_REQ_SEL",
    "BASE_TS_FCLK_ADJ_0",
    "BASE_TS_FCLK_ADJ_1",
    "BASE_TS_FCLK_ADJ_2",
    "BASE_TS_FCLK_ADJ_3",
    "BASE_TS_FCLK_ADJ_4",
    "BASE_TS_NS_0",
    "BASE_TS_NS_1",
    "BASE_TS_NS_2",
    "BASE_TS_NS_3",
    "BASE_TS_NS_4",
    "BASE_TS_SUB_NS_0",
    "BASE_TS_SUB_NS_1",
    "BASE_TS_SUB_NS_2",
    "BASE_TS_SUB_NS_3",
    "BASE_TS_SUB_NS_4",
    "BCA_WAIT_TIMER_DONE",
    "BC_TRAIN_STOP",
    "BERMON_CURRENT_STATE",
    "BERMON_HISTORY_STATE",
    "BER_COUNT_SEL",
    "BER_HO",
    "BER_LO",
    "BER_WINDOW_SEL",
    "BIP_ERROR_COUNT_0",
    "BIP_ERROR_COUNT_1",
    "BIP_ERROR_COUNT_2",
    "BIP_ERROR_COUNT_3",
    "BIP_ERROR_COUNT_4",
    "BIT_POS_ADJ_0",
    "BIT_POS_ADJ_1",
    "BIT_POS_ADJ_2",
    "BIT_POS_ADJ_3",
    "BIT_POS_ADJ_4",
    "BLK_LOCK_ON_CTRL",
    "BLOCK_LOCK_0",
    "BLOCK_LOCK_1",
    "BLOCK_LOCK_2",
    "BLOCK_LOCK_3",
    "BLOCK_LOCK_4",
    "BLOCK_LOCK_LH_0",
    "BLOCK_LOCK_LH_1",
    "BLOCK_LOCK_LH_2",
    "BLOCK_LOCK_LH_3",
    "BLOCK_LOCK_LH_4",
    "BLOCK_LOCK_LL_0",
    "BLOCK_LOCK_LL_1",
    "BLOCK_LOCK_LL_2",
    "BLOCK_LOCK_LL_3",
    "BLOCK_LOCK_LL_4",
    "BLOCK_NON_FC_BLK_TYPES",
    "BONDING",
    "BS_BTMX_MODE",
    "BS_BTMX_MODE_OEN",
    "BS_DIST_MODE",
    "BS_DIST_MODE_OEN",
    "BS_PMD_LOCK",
    "BS_SM_SYNC_MODE",
    "BS_SM_SYNC_MODE_OEN",
    "BS_STATUS",
    "BS_SYNC_EN",
    "BS_SYNC_EN_OEN",
    "BURST_ERR_STATUSH_STREAM0",
    "BURST_ERR_STATUSH_STREAM1",
    "BURST_ERR_STATUSH_STREAM2",
    "BURST_ERR_STATUSH_STREAM3",
    "BURST_ERR_STATUSH_STREAM4",
    "BURST_ERR_STATUSL_STREAM0",
    "BURST_ERR_STATUSL_STREAM1",
    "BURST_ERR_STATUSL_STREAM2",
    "BURST_ERR_STATUSL_STREAM3",
    "BURST_ERR_STATUSL_STREAM4",
    "BURST_ERR_STATUS_MODE",
    "BYPASS_CL49RXSM",
    "BYPASS_CL82RXSM",
    "C2C_ENA",
    "CAPTURE_AM_TS",
    "CCIX_MODE_ENA",
    "CCIX_MODE_ENAO",
    "CDR_EF_ROAM_ZERO_OV",
    "CDR_EF_ROAM_ZERO_REG",
    "CDR_GAIN_TABLE_SEL",
    "CDR_GSHFT_CTRL_REG",
    "CDR_GSHFT_DONE",
    "CDR_GSHFT_ST_OV",
    "CDR_GSHFT_ST_VAL",
    "CDR_IGAIN_L2R_G2",
    "CDR_IGAIN_L2R_G2_SRIS",
    "CDR_IGAIN_L2R_G3",
    "CDR_IGAIN_L2R_G3_SRIS",
    "CDR_IGAIN_L2R_G4",
    "CDR_IGAIN_L2R_G4_SRIS",
    "CDR_IGAIN_L2R_G5",
    "CDR_IGAIN_L2R_G5_SRIS",
    "CDR_IGAIN_OV",
    "CDR_IGAIN_VAL",
    "CDR_IICDRUP_OV",
    "CDR_IICDRUP_VAL",
    "CDR_IQSALITE_ENA",
    "CDR_IQSALITE_END",
    "CDR_IQSALITE_HYST",
    "CDR_IQSALITE_MODE",
    "CDR_IQSALITE_WAIT_TIMER",
    "CDR_IQSALITE_WBACK_TIMER",
    "CDR_IQSA_BCA_OV",
    "CDR_IQSA_BCA_VAL",
    "CDR_IQSA_CNTL_OV",
    "CDR_IQSA_CNTL_VAL",
    "CDR_IQSA_CTRL_REG",
    "CDR_IQSA_DITHER_THRS",
    "CDR_IQSA_DONE_OV",
    "CDR_IQSA_DONE_REG",
    "CDR_IQSA_FOREVER",
    "CDR_IQSA_H1ENABLE",
    "CDR_IQSA_H1_SEL_POL",
    "CDR_IQSA_H2ENABLE",
    "CDR_IQSA_H2_SEL_POL",
    "CDR_IQSA_IDLE_TIMER",
    "CDR_IQSA_LOOP_CNT",
    "CDR_IQSA_PE_QSKEW_CAP_DIS",
    "CDR_IQSA_PE_QSKEW_UPDATE_DIS",
    "CDR_IQSA_QSKEW_ENA",
    "CDR_IQSA_QSKEW_MAX",
    "CDR_IQSA_QSKEW_MAXMIN_ENA",
    "CDR_IQSA_QSKEW_MIN",
    "CDR_IQSA_QSKEW_OFFSET",
    "CDR_IQSA_RECUR",
    "CDR_IQSA_RECUR_CNT",
    "CDR_IQSA_RESET",
    "CDR_IQSA_RM_LONG_NYQ_H2_ENA_REG",
    "CDR_IQSA_RM_NYQUIST_H2_ENA_OV",
    "CDR_IQSA_RM_NYQUIST_H2_ENA_REG",
    "CDR_IQSA_RM_NYQ_H2_ENA_REG",
    "CDR_IQSA_RUN_TIMER",
    "CDR_IQSA_RUN_TIMER2",
    "CDR_IQSA_START_MODE",
    "CDR_IQSA_START_TIMER",
    "CDR_IQSA_THRS_HIGH_INIT",
    "CDR_IQSA_THRS_LOW_INIT",
    "CDR_IQSKEW_N_ROAMVOFF",
    "CDR_IQSKEW_P_ROAMVOFF",
    "CDR_ISDEL_G0",
    "CDR_ISDEL_G0_SRIS",
    "CDR_ISDEL_G1",
    "CDR_ISDEL_G1_SRIS",
    "CDR_ISDEL_G2",
    "CDR_ISDEL_G2_SRIS",
    "CDR_ISDEL_G3",
    "CDR_ISDEL_G3_SRIS",
    "CDR_ISDEL_G4",
    "CDR_ISDEL_G4_SRIS",
    "CDR_ISDEL_G5",
    "CDR_ISDEL_G5_SRIS",
    "CDR_ISFINAL_G0",
    "CDR_ISFINAL_G0_SRIS",
    "CDR_ISFINAL_G1",
    "CDR_ISFINAL_G1_SRIS",
    "CDR_ISFINAL_G2",
    "CDR_ISFINAL_G2_SRIS",
    "CDR_ISFINAL_G3",
    "CDR_ISFINAL_G3_SRIS",
    "CDR_ISFINAL_G4",
    "CDR_ISFINAL_G4_SRIS",
    "CDR_ISFINAL_G5",
    "CDR_ISFINAL_G5_SRIS",
    "CDR_ISKEW_REG_G1",
    "CDR_ISKEW_REG_G1_SRIS",
    "CDR_ISKEW_REG_G2",
    "CDR_ISKEW_REG_G2_SRIS",
    "CDR_ISKEW_REG_G3",
    "CDR_ISKEW_REG_G3_SRIS",
    "CDR_ISKEW_REG_G4",
    "CDR_ISKEW_REG_G4_SRIS",
    "CDR_ISKEW_REG_G5",
    "CDR_ISKEW_REG_G5_SRIS",
    "CDR_ISSTEP_G0",
    "CDR_ISSTEP_G0_SRIS",
    "CDR_ISSTEP_G1",
    "CDR_ISSTEP_G1_SRIS",
    "CDR_ISSTEP_G2",
    "CDR_ISSTEP_G2_SRIS",
    "CDR_ISSTEP_G3",
    "CDR_ISSTEP_G3_SRIS",
    "CDR_ISSTEP_G4",
    "CDR_ISSTEP_G4_SRIS",
    "CDR_ISSTEP_G5",
    "CDR_ISSTEP_G5_SRIS",
    "CDR_ISTART_G0",
    "CDR_ISTART_G0_SRIS",
    "CDR_ISTART_G1",
    "CDR_ISTART_G1_SRIS",
    "CDR_ISTART_G2",
    "CDR_ISTART_G2_SRIS",
    "CDR_ISTART_G3",
    "CDR_ISTART_G3_SRIS",
    "CDR_ISTART_G4",
    "CDR_ISTART_G4_SRIS",
    "CDR_ISTART_G5",
    "CDR_ISTART_G5_SRIS",
    "CDR_PGAIN_L2R",
    "CDR_PGAIN_L2R_B",
    "CDR_PGAIN_L2R_B_SRIS",
    "CDR_PGAIN_L2R_SRIS",
    "CDR_PGAIN_OV",
    "CDR_PGAIN_VAL",
    "CDR_PSDEL_G0",
    "CDR_PSDEL_G0_SRIS",
    "CDR_PSDEL_G1",
    "CDR_PSDEL_G1_SRIS",
    "CDR_PSDEL_G2",
    "CDR_PSDEL_G2_SRIS",
    "CDR_PSDEL_G3",
    "CDR_PSDEL_G3_SRIS",
    "CDR_PSDEL_G4",
    "CDR_PSDEL_G4_SRIS",
    "CDR_PSDEL_G5",
    "CDR_PSDEL_G5_SRIS",
    "CDR_PSFINAL_G0",
    "CDR_PSFINAL_G0_SRIS",
    "CDR_PSFINAL_G1",
    "CDR_PSFINAL_G1_SRIS",
    "CDR_PSFINAL_G2",
    "CDR_PSFINAL_G2_SRIS",
    "CDR_PSFINAL_G3",
    "CDR_PSFINAL_G3_SRIS",
    "CDR_PSFINAL_G4",
    "CDR_PSFINAL_G4_SRIS",
    "CDR_PSFINAL_G5",
    "CDR_PSFINAL_G5_SRIS",
    "CDR_PSSTEP_G0",
    "CDR_PSSTEP_G0_SRIS",
    "CDR_PSSTEP_G1",
    "CDR_PSSTEP_G1_SRIS",
    "CDR_PSSTEP_G2",
    "CDR_PSSTEP_G2_SRIS",
    "CDR_PSSTEP_G3",
    "CDR_PSSTEP_G3_SRIS",
    "CDR_PSSTEP_G4",
    "CDR_PSSTEP_G4_SRIS",
    "CDR_PSSTEP_G5",
    "CDR_PSSTEP_G5_SRIS",
    "CDR_PSTART_G0",
    "CDR_PSTART_G0_SRIS",
    "CDR_PSTART_G1",
    "CDR_PSTART_G1_SRIS",
    "CDR_PSTART_G2",
    "CDR_PSTART_G2_SRIS",
    "CDR_PSTART_G3",
    "CDR_PSTART_G3_SRIS",
    "CDR_PSTART_G4",
    "CDR_PSTART_G4_SRIS",
    "CDR_PSTART_G5",
    "CDR_PSTART_G5_SRIS",
    "CDR_QSKEW_REG_G1",
    "CDR_QSKEW_REG_G1_SRIS",
    "CDR_QSKEW_REG_G2",
    "CDR_QSKEW_REG_G2_SRIS",
    "CDR_QSKEW_REG_G3_FAST",
    "CDR_QSKEW_REG_G3_FAST_SRIS",
    "CDR_QSKEW_REG_G3_NOM",
    "CDR_QSKEW_REG_G3_NOM_SRIS",
    "CDR_QSKEW_REG_G3_SLOW",
    "CDR_QSKEW_REG_G3_SLOW_SRIS",
    "CDR_QSKEW_REG_G4_FAST",
    "CDR_QSKEW_REG_G4_FAST_SRIS",
    "CDR_QSKEW_REG_G4_NOM",
    "CDR_QSKEW_REG_G4_NOM_SRIS",
    "CDR_QSKEW_REG_G4_SLOW",
    "CDR_QSKEW_REG_G4_SLOW_SRIS",
    "CDR_QSKEW_REG_G5_FAST",
    "CDR_QSKEW_REG_G5_FAST_SRIS",
    "CDR_QSKEW_REG_G5_NOM",
    "CDR_QSKEW_REG_G5_NOM_SRIS",
    "CDR_QSKEW_REG_G5_SLOW",
    "CDR_QSKEW_REG_G5_SLOW_SRIS",
    "CDR_RELOCK_DLY",
    "CDR_RM_PHASE_ALIGN_DONE_BYP",
    "CDR_RM_PHASE_ALIGN_DONE_OV",
    "CDR_RM_PHASE_ALIGN_DONE_REG",
    "CDR_ROAMOFF_OV",
    "CDR_ROAMOFF_REG",
    "CDR_RSKEW_OV",
    "CDR_RSKEW_REG",
    "CDR_SKEW_ENA_OV",
    "CDR_SKEW_ENA_REG",
    "CDR_SRIS_ENA",
    "CDR_SRIS_ENAO",
    "CDR_SSROAMOFF_DEFAULT",
    "CDR_SSROAMOFF_OV",
    "CDR_SSROAMOFF_REG",
    "CL36RX_10BIT_PMD_DATA_EN",
    "CL36RX_10BIT_PMD_DATA_EN_OEN",
    "CL36RX_BER_COUNT_PER_LN",
    "CL36RX_BER_EN",
    "CL36RX_DISABLE_CARRIER_EXTEND",
    "CL36RX_EN",
    "CL36RX_EN_OEN",
    "CL36RX_FORCE_COMMA_ALIGN_ENABLE",
    "CL36RX_LPI_EN",
    "CL36RX_SYNCACQ_HIS_STATE_PER_LN",
    "CL36RX_SYNCACQ_STATE_CODED_PER_LN",
    "CL36TX_CATCH_ALL_8B10B_DIS",
    "CL36TX_EN",
    "CL36TX_EN_OEN",
    "CL36TX_LPI_EN",
    "CL49_BER_COUNT",
    "CL49_BER_LIMIT",
    "CL49_BYPASS_TXSM",
    "CL49_LTXSM_STATE",
    "CL49_RXSM_CURRENT_STATE",
    "CL49_RXSM_HISTORY_STATE",
    "CL49_RX_LF_ENABLE",
    "CL49_RX_LI_ENABLE",
    "CL49_RX_RF_ENABLE",
    "CL49_R_TYPE_CODED",
    "CL49_SCRIDLE_TEST_ERR",
    "CL49_TXSM_STATE",
    "CL49_TX_FAULT_DET",
    "CL49_TX_LF_ENABLE",
    "CL49_TX_LI_ENABLE",
    "CL49_TX_RF_ENABLE",
    "CL49_TX_TL_MODE",
    "CL49_T_TYPE_CODED",
    "CL72_EN",
    "CL72_EN_OEN",
    "CL73_AN_COMPLETE",
    "CL73_AN_RESTART",
    "CL73_BAM_CODE",
    "CL73_BAM_ENABLE",
    "CL73_BASE_SELECTOR",
    "CL73_BREAK_TIMER_PERIOD",
    "CL73_ENABLE",
    "CL73_ERROR_TIMER_PERIOD",
    "CL73_FIFO_FULL",
    "CL73_HPAM_ENABLE",
    "CL73_NONCE_MATCH_OVER",
    "CL73_NONCE_MATCH_VAL",
    "CL73_PAGE_TEST_MAX_TIMER",
    "CL73_PAGE_TEST_MIN_TIMER",
    "CL73_PAUSE",
    "CL73_REMOTE_FAULT",
    "CL73_VCO",
    "CL74_FEC_BLOCK_NUM_0",
    "CL74_FEC_BLOCK_NUM_1",
    "CL74_FEC_BLOCK_NUM_2",
    "CL74_FEC_BLOCK_NUM_3",
    "CL74_FEC_BLOCK_NUM_4",
    "CL74_REQ",
    "CL74_SHCORRUPT",
    "CL74_SHCORRUPT_25GMSA",
    "CL74_SHCORRUPT_25IEEE",
    "CL74_SHCORRUPT_50GMSA",
    "CL82_BER_LIMIT",
    "CL82_BYPASS_TXSM",
    "CL82_DSWIN",
    "CL82_DSWIN_100G",
    "CL82_DSWIN_CL91",
    "CL82_IDLE_DELETION_UNDERFLOW",
    "CL82_RX_LF_ENABLE",
    "CL82_RX_LI_ENABLE",
    "CL82_RX_RF_ENABLE",
    "CL82_SCRIDLE_TEST_ERR",
    "CL82_TX_LF_ENABLE",
    "CL82_TX_LI_ENABLE",
    "CL82_TX_RF_ENABLE",
    "CL91_40B_ERRGEN_EN_P0",
    "CL91_40B_ERRGEN_EN_P1",
    "CL91_40B_ERRGEN_EN_P2",
    "CL91_40B_ERRGEN_EN_P3",
    "CL91_80B_ERRGEN_EN_P0",
    "CL91_80B_ERRGEN_EN_P1",
    "CL91_80B_ERRGEN_EN_P2",
    "CL91_80B_ERRGEN_EN_P3",
    "CL91_AMPS_LOCK_LH",
    "CL91_AMPS_LOCK_LIVE",
    "CL91_AMPS_LOCK_LL",
    "CL91_AM_SPACING_1024",
    "CL91_BLKSYNC_MODE",
    "CL91_BLKSYNC_MODE_OEN",
    "CL91_BUFFER_BLK0_1BIT_INT_EN",
    "CL91_BUFFER_BLK0_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK0_2BIT_INT_EN",
    "CL91_BUFFER_BLK0_2BIT_INT_STATUS",
    "CL91_BUFFER_BLK1_1BIT_INT_EN",
    "CL91_BUFFER_BLK1_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK1_2BIT_INT_EN",
    "CL91_BUFFER_BLK1_2BIT_INT_STATUS",
    "CL91_BUFFER_BLK2_1BIT_INT_EN",
    "CL91_BUFFER_BLK2_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK2_2BIT_INT_EN",
    "CL91_BUFFER_BLK2_2BIT_INT_STATUS",
    "CL91_CW_SCRAMBLE",
    "CL91_FC_CW_BAD_CNT",
    "CL91_FC_CW_GOOD_CNT",
    "CL91_FC_CW_SYNC_LH",
    "CL91_FC_CW_SYNC_LIVE",
    "CL91_FC_CW_SYNC_LL",
    "CL91_FC_LOCK_CORR_CW",
    "CL91_FC_SLIP_CNT",
    "CL91_FC_SYNC_LATCHED_STATE",
    "CL91_FC_SYNC_LIVE_STATE",
    "CL91_FEC_ALGN_FSM_LATCHED_STATE",
    "CL91_FEC_ALGN_FSM_LIVE_STATE",
    "CL91_FEC_CORR_BIT_CNTR_LOWER",
    "CL91_FEC_CORR_BIT_CNTR_UPPER",
    "CL91_FEC_CORR_CW_CNTR_LOWER",
    "CL91_FEC_CORR_CW_CNTR_UPPER",
    "CL91_FEC_LANE_MAP",
    "CL91_FEC_LANE_MAP_VALID",
    "CL91_FEC_MODE",
    "CL91_FEC_RAM1_HI_1BIT_INT_EN",
    "CL91_FEC_RAM1_HI_1BIT_INT_STATUS",
    "CL91_FEC_RAM1_HI_2BIT_INT_EN",
    "CL91_FEC_RAM1_HI_2BIT_INT_STATUS",
    "CL91_FEC_RAM1_LO_1BIT_INT_EN",
    "CL91_FEC_RAM1_LO_1BIT_INT_STATUS",
    "CL91_FEC_RAM1_LO_2BIT_INT_EN",
    "CL91_FEC_RAM1_LO_2BIT_INT_STATUS",
    "CL91_FEC_RAM2_HI_1BIT_INT_EN",
    "CL91_FEC_RAM2_HI_1BIT_INT_STATUS",
    "CL91_FEC_RAM2_HI_2BIT_INT_EN",
    "CL91_FEC_RAM2_HI_2BIT_INT_STATUS",
    "CL91_FEC_RAM2_LO_1BIT_INT_EN",
    "CL91_FEC_RAM2_LO_1BIT_INT_STATUS",
    "CL91_FEC_RAM2_LO_2BIT_INT_EN",
    "CL91_FEC_RAM2_LO_2BIT_INT_STATUS",
    "CL91_FEC_SYNC_FSM_LATCHED_STATE",
    "CL91_FEC_SYNC_FSM_LIVE_STATE",
    "CL91_FEC_UNCORR_CW_CNTR_LOWER",
    "CL91_FEC_UNCORR_CW_CNTR_UPPER",
    "CL91_REQ",
    "CLAUSE22",
    "CLK_TRANS_MISS",
    "CLOCKCNT0",
    "CLOCKCNT0_OEN",
    "CLOCKCNT1",
    "CLOCKCNT1_OEN",
    "COMPLETE_ACK",
    "CONSISTENCY_MISMATCH",
    "CORCOUNTH_STREAM0",
    "CORCOUNTH_STREAM1",
    "CORCOUNTH_STREAM2",
    "CORCOUNTH_STREAM3",
    "CORCOUNTH_STREAM4",
    "CORCOUNTL_STREAM0",
    "CORCOUNTL_STREAM1",
    "CORCOUNTL_STREAM2",
    "CORCOUNTL_STREAM3",
    "CORCOUNTL_STREAM4",
    "CORE_DP_H_RSTB",
    "CORE_DP_H_RSTB_OEN",
    "CORE_MODE",
    "CORE_MODE_OEN",
    "CORRUPT_2ND_GROUP",
    "CORRUPT_6TH_GROUP",
    "CORRUPT_ECC_CL91_BUFFER_BLK0",
    "CORRUPT_ECC_CL91_BUFFER_BLK1",
    "CORRUPT_ECC_CL91_BUFFER_BLK2",
    "CORRUPT_ECC_CL91_FEC_RAM1_HI",
    "CORRUPT_ECC_CL91_FEC_RAM1_LO",
    "CORRUPT_ECC_CL91_FEC_RAM2_HI",
    "CORRUPT_ECC_CL91_FEC_RAM2_LO",
    "CORRUPT_ECC_DESKEW_MEM_0",
    "CORRUPT_ECC_DESKEW_MEM_1",
    "CORRUPT_ECC_DESKEW_MEM_2",
    "CORRUPT_ECC_FEC_MEM_0",
    "CORRUPT_ECC_FEC_MEM_1",
    "CORRUPT_ECC_FEC_MEM_2",
    "CORRUPT_ECC_FEC_MEM_3",
    "CORRUPT_ECC_SPEED_CFG",
    "CRCERRCNT",
    "CREDITENABLE",
    "CREDITENABLE_OEN",
    "CREDIT_EN",
    "CTRL_RLARB_SM_REG",
    "CURRENT_RXSM_STATE",
    "D5_SERDES_DEBUG_BUS",
    "DA_TS_EN",
    "DBG_ENABLE_PER_STREAM",
    "DBG_ERRH_STREAM0",
    "DBG_ERRH_STREAM1",
    "DBG_ERRH_STREAM2",
    "DBG_ERRH_STREAM3",
    "DBG_ERRH_STREAM4",
    "DBG_ERRL_STREAM0",
    "DBG_ERRL_STREAM1",
    "DBG_ERRL_STREAM2",
    "DBG_ERRL_STREAM3",
    "DBG_ERRL_STREAM4",
    "DBG_ERR_MODE",
    "DEC_17B_BURST_GAP_COUNT",
    "DEC_18B_BURST_GAP_COUNT",
    "DEC_19B_BURST_GAP_COUNT",
    "DEC_FSM_MODE",
    "DEC_FSM_MODE_OEN",
    "DEC_GAP_COUNT_MODE",
    "DEC_MAX_PM",
    "DEC_PM_MODE",
    "DEC_TL_MODE",
    "DEC_TL_MODE_OEN",
    "DESCR_MODE",
    "DESCR_MODE_OEN",
    "DESKEW_HIS_STATE",
    "DESKEW_MEM_0_1BIT_INT_EN",
    "DESKEW_MEM_0_1BIT_INT_STATUS",
    "DESKEW_MEM_0_2BIT_INT_EN",
    "DESKEW_MEM_0_2BIT_INT_STATUS",
    "DESKEW_MEM_1_1BIT_INT_EN",
    "DESKEW_MEM_1_1BIT_INT_STATUS",
    "DESKEW_MEM_1_2BIT_INT_EN",
    "DESKEW_MEM_1_2BIT_INT_STATUS",
    "DESKEW_MEM_2_1BIT_INT_EN",
    "DESKEW_MEM_2_1BIT_INT_STATUS",
    "DESKEW_MEM_2_2BIT_INT_EN",
    "DESKEW_MEM_2_2BIT_INT_STATUS",
    "DESKEW_MODE",
    "DESKEW_MODE_OEN",
    "DESKEW_STATE",
    "DESKEW_STATUS",
    "DESKEW_STATUS_LH",
    "DESKEW_STATUS_LL",
    "DFESM_ADAPT_CTL_REG0",
    "DFESM_ADAPT_CTL_REG1",
    "DFESM_ADAPT_CTL_REG10",
    "DFESM_ADAPT_CTL_REG11",
    "DFESM_ADAPT_CTL_REG12",
    "DFESM_ADAPT_CTL_REG13",
    "DFESM_ADAPT_CTL_REG14",
    "DFESM_ADAPT_CTL_REG15",
    "DFESM_ADAPT_CTL_REG2",
    "DFESM_ADAPT_CTL_REG3",
    "DFESM_ADAPT_CTL_REG4",
    "DFESM_ADAPT_CTL_REG5",
    "DFESM_ADAPT_CTL_REG6",
    "DFESM_ADAPT_CTL_REG7",
    "DFESM_ADAPT_CTL_REG8",
    "DFESM_ADAPT_CTL_REG9",
    "DFESM_CLKDIV0_REG",
    "DFESM_CLKDIV1_REG",
    "DFESM_DLEV_SEL_REG0",
    "DFESM_DLEV_SEL_REG1",
    "DFESM_DLEV_SEL_REG2",
    "DFESM_DLEV_SEL_REG3",
    "DFESM_EVTA_EDGEDET_REG",
    "DFESM_EVTA_INV_REG",
    "DFESM_EVTA_MUXSEL_REG",
    "DFESM_EVTB_EDGEDET_REG",
    "DFESM_EVTB_INV_REG",
    "DFESM_EVTB_MUXSEL_REG",
    "DFESM_EVTC_EDGEDET_REG",
    "DFESM_EVTC_INV_REG",
    "DFESM_EVTC_MUXSEL_REG",
    "DFESM_EXITED_PM_LEGACY_BEHAV",
    "DFESM_EXT_GPI_0",
    "DFESM_EXT_GPI_1",
    "DFESM_EXT_GPI_2",
    "DFESM_EXT_GPI_3",
    "DFESM_GENENA_REG0",
    "DFESM_GENENA_REG1",
    "DFESM_GENENA_REG10",
    "DFESM_GENENA_REG11",
    "DFESM_GENENA_REG12",
    "DFESM_GENENA_REG13",
    "DFESM_GENENA_REG14",
    "DFESM_GENENA_REG15",
    "DFESM_GENENA_REG16",
    "DFESM_GENENA_REG17",
    "DFESM_GENENA_REG18",
    "DFESM_GENENA_REG19",
    "DFESM_GENENA_REG2",
    "DFESM_GENENA_REG20",
    "DFESM_GENENA_REG21",
    "DFESM_GENENA_REG22",
    "DFESM_GENENA_REG23",
    "DFESM_GENENA_REG24",
    "DFESM_GENENA_REG25",
    "DFESM_GENENA_REG26",
    "DFESM_GENENA_REG27",
    "DFESM_GENENA_REG28",
    "DFESM_GENENA_REG29",
    "DFESM_GENENA_REG3",
    "DFESM_GENENA_REG30",
    "DFESM_GENENA_REG31",
    "DFESM_GENENA_REG32",
    "DFESM_GENENA_REG33",
    "DFESM_GENENA_REG34",
    "DFESM_GENENA_REG35",
    "DFESM_GENENA_REG36",
    "DFESM_GENENA_REG37",
    "DFESM_GENENA_REG38",
    "DFESM_GENENA_REG39",
    "DFESM_GENENA_REG4",
    "DFESM_GENENA_REG40",
    "DFESM_GENENA_REG41",
    "DFESM_GENENA_REG42",
    "DFESM_GENENA_REG43",
    "DFESM_GENENA_REG44",
    "DFESM_GENENA_REG45",
    "DFESM_GENENA_REG46",
    "DFESM_GENENA_REG47",
    "DFESM_GENENA_REG48",
    "DFESM_GENENA_REG49",
    "DFESM_GENENA_REG5",
    "DFESM_GENENA_REG50",
    "DFESM_GENENA_REG51",
    "DFESM_GENENA_REG52",
    "DFESM_GENENA_REG53",
    "DFESM_GENENA_REG54",
    "DFESM_GENENA_REG55",
    "DFESM_GENENA_REG56",
    "DFESM_GENENA_REG57",
    "DFESM_GENENA_REG58",
    "DFESM_GENENA_REG59",
    "DFESM_GENENA_REG6",
    "DFESM_GENENA_REG60",
    "DFESM_GENENA_REG61",
    "DFESM_GENENA_REG62",
    "DFESM_GENENA_REG63",
    "DFESM_GENENA_REG64",
    "DFESM_GENENA_REG65",
    "DFESM_GENENA_REG66",
    "DFESM_GENENA_REG67",
    "DFESM_GENENA_REG68",
    "DFESM_GENENA_REG69",
    "DFESM_GENENA_REG7",
    "DFESM_GENENA_REG70",
    "DFESM_GENENA_REG71",
    "DFESM_GENENA_REG72",
    "DFESM_GENENA_REG73",
    "DFESM_GENENA_REG74",
    "DFESM_GENENA_REG75",
    "DFESM_GENENA_REG76",
    "DFESM_GENENA_REG8",
    "DFESM_GENENA_REG9",
    "DFESM_GPI0_MUXSEL_REG",
    "DFESM_GPI1_MUXSEL_REG",
    "DFESM_GPI2_MUXSEL_REG",
    "DFESM_GPI3_MUXSEL_REG",
    "DFESM_GPI4_MUXSEL_REG",
    "DFESM_GPI5_MUXSEL_REG",
    "DFESM_GPI6_MUXSEL_REG",
    "DFESM_GPI7_MUXSEL_REG",
    "DFESM_GPI8_MUXSEL_REG",
    "DFESM_GPI_INVERT_REG",
    "DFESM_GPI_SRC_RO",
    "DFESM_GPO_INIT_REG",
    "DFESM_GPO_RO",
    "DFESM_INSTRUCTION_REG0",
    "DFESM_INSTRUCTION_REG1",
    "DFESM_INSTRUCTION_REG10",
    "DFESM_INSTRUCTION_REG11",
    "DFESM_INSTRUCTION_REG12",
    "DFESM_INSTRUCTION_REG13",
    "DFESM_INSTRUCTION_REG14",
    "DFESM_INSTRUCTION_REG15",
    "DFESM_INSTRUCTION_REG16",
    "DFESM_INSTRUCTION_REG17",
    "DFESM_INSTRUCTION_REG18",
    "DFESM_INSTRUCTION_REG19",
    "DFESM_INSTRUCTION_REG2",
    "DFESM_INSTRUCTION_REG20",
    "DFESM_INSTRUCTION_REG21",
    "DFESM_INSTRUCTION_REG22",
    "DFESM_INSTRUCTION_REG23",
    "DFESM_INSTRUCTION_REG24",
    "DFESM_INSTRUCTION_REG25",
    "DFESM_INSTRUCTION_REG26",
    "DFESM_INSTRUCTION_REG27",
    "DFESM_INSTRUCTION_REG28",
    "DFESM_INSTRUCTION_REG29",
    "DFESM_INSTRUCTION_REG3",
    "DFESM_INSTRUCTION_REG30",
    "DFESM_INSTRUCTION_REG31",
    "DFESM_INSTRUCTION_REG32",
    "DFESM_INSTRUCTION_REG33",
    "DFESM_INSTRUCTION_REG34",
    "DFESM_INSTRUCTION_REG35",
    "DFESM_INSTRUCTION_REG36",
    "DFESM_INSTRUCTION_REG37",
    "DFESM_INSTRUCTION_REG38",
    "DFESM_INSTRUCTION_REG39",
    "DFESM_INSTRUCTION_REG4",
    "DFESM_INSTRUCTION_REG40",
    "DFESM_INSTRUCTION_REG41",
    "DFESM_INSTRUCTION_REG42",
    "DFESM_INSTRUCTION_REG43",
    "DFESM_INSTRUCTION_REG44",
    "DFESM_INSTRUCTION_REG45",
    "DFESM_INSTRUCTION_REG46",
    "DFESM_INSTRUCTION_REG47",
    "DFESM_INSTRUCTION_REG48",
    "DFESM_INSTRUCTION_REG49",
    "DFESM_INSTRUCTION_REG5",
    "DFESM_INSTRUCTION_REG50",
    "DFESM_INSTRUCTION_REG51",
    "DFESM_INSTRUCTION_REG52",
    "DFESM_INSTRUCTION_REG53",
    "DFESM_INSTRUCTION_REG54",
    "DFESM_INSTRUCTION_REG55",
    "DFESM_INSTRUCTION_REG56",
    "DFESM_INSTRUCTION_REG57",
    "DFESM_INSTRUCTION_REG58",
    "DFESM_INSTRUCTION_REG59",
    "DFESM_INSTRUCTION_REG6",
    "DFESM_INSTRUCTION_REG60",
    "DFESM_INSTRUCTION_REG61",
    "DFESM_INSTRUCTION_REG62",
    "DFESM_INSTRUCTION_REG63",
    "DFESM_INSTRUCTION_REG64",
    "DFESM_INSTRUCTION_REG65",
    "DFESM_INSTRUCTION_REG66",
    "DFESM_INSTRUCTION_REG67",
    "DFESM_INSTRUCTION_REG68",
    "DFESM_INSTRUCTION_REG69",
    "DFESM_INSTRUCTION_REG7",
    "DFESM_INSTRUCTION_REG70",
    "DFESM_INSTRUCTION_REG71",
    "DFESM_INSTRUCTION_REG72",
    "DFESM_INSTRUCTION_REG73",
    "DFESM_INSTRUCTION_REG74",
    "DFESM_INSTRUCTION_REG75",
    "DFESM_INSTRUCTION_REG76",
    "DFESM_INSTRUCTION_REG8",
    "DFESM_INSTRUCTION_REG9",
    "DFESM_IQSA_START_ENA_OV",
    "DFESM_IQSA_START_ENA_REG",
    "DFESM_LP1CNT_REG",
    "DFESM_LP2CNT_REG",
    "DFESM_LP3CNT_REG",
    "DFESM_OUTA_DEMUXSEL_REG",
    "DFESM_OUTB_DEMUXSEL_REG",
    "DFESM_OUTC_DEMUXSEL_REG",
    "DFESM_PCADDR_PM_CLR_ADDR",
    "DFESM_PCADDR_PM_CLR_UNCONDITIONAL",
    "DFESM_RESTART",
    "DFESM_RESTART_EQPRESET_BYPASS",
    "DFESM_SNGL_STEP_MODE_REG",
    "DFESM_SW_CONT_REG",
    "DFESM_SW_STARTOVER_REG",
    "DFESM_SW_TRIGIN",
    "DFESM_TESTBUS_SEL",
    "DFESM_TIMER_REG0",
    "DFESM_TIMER_REG1",
    "DFESM_TIMER_REG2",
    "DFESM_TIMER_REG3",
    "DFESM_TIMER_REG4",
    "DFESM_TIMER_REG5",
    "DFESM_TIMER_REG6",
    "DFESM_TIMER_REG7",
    "DFESM_TOGG_OUTA_REG",
    "DFESM_TOGG_OUTB_REG",
    "DFESM_TOGG_OUTC_REG",
    "DFESM_TRIGIN_0",
    "DFESM_TRIGIN_1",
    "DFESM_TRIGIN_2",
    "DFESM_TRIGIN_3",
    "DFESM_TRIGIN_SRC_RO",
    "DFESM_TRIGOUT_INV",
    "DFESM_TRIGOUT_LOGIC_SEL",
    "DFESM_TRIGOUT_RO",
    "DFE_ACTRL_EVENODD_MUX_INVERT",
    "DFE_ADASEL_C0",
    "DFE_ADASEL_C1",
    "DFE_ADASEL_CM1",
    "DFE_AEQLIMIT_G1",
    "DFE_AEQLIMIT_G2",
    "DFE_AEQLIMIT_G3",
    "DFE_AEQLIMIT_G4",
    "DFE_AEQLIMIT_G5",
    "DFE_AEQMIN_G1",
    "DFE_AEQMIN_G2",
    "DFE_AEQMIN_G3",
    "DFE_AEQMIN_G4",
    "DFE_AEQMIN_G5",
    "DFE_AEQ_CEIL_G1",
    "DFE_AEQ_CEIL_G2",
    "DFE_AEQ_CEIL_G3",
    "DFE_AEQ_CEIL_G4",
    "DFE_AEQ_CEIL_G5",
    "DFE_AEQ_FLOOR_G1",
    "DFE_AEQ_FLOOR_G2",
    "DFE_AEQ_FLOOR_G3",
    "DFE_AEQ_FLOOR_G4",
    "DFE_AEQ_FLOOR_G5",
    "DFE_AEQ_FRZ_ENA",
    "DFE_AEQ_GD_BYPASS_G1",
    "DFE_AEQ_GD_BYPASS_G2",
    "DFE_AEQ_GD_BYPASS_G3",
    "DFE_AEQ_GD_BYPASS_G4",
    "DFE_AEQ_GD_BYPASS_G5",
    "DFE_AEQ_GD_LONE_PULSE_MODE_G1",
    "DFE_AEQ_GD_LONE_PULSE_MODE_G2",
    "DFE_AEQ_GD_LONE_PULSE_MODE_G3",
    "DFE_AEQ_GD_LONE_PULSE_MODE_G4",
    "DFE_AEQ_GD_LONE_PULSE_MODE_G5",
    "DFE_AEQ_GD_M_ENA_G1",
    "DFE_AEQ_GD_M_ENA_G2",
    "DFE_AEQ_GD_M_ENA_G3",
    "DFE_AEQ_GD_M_ENA_G4",
    "DFE_AEQ_GD_M_ENA_G5",
    "DFE_AEQ_GD_NUM_TAP_G1",
    "DFE_AEQ_GD_NUM_TAP_G2",
    "DFE_AEQ_GD_NUM_TAP_G3",
    "DFE_AEQ_GD_NUM_TAP_G4",
    "DFE_AEQ_GD_NUM_TAP_G5",
    "DFE_AEQ_GD_PAT0_G1",
    "DFE_AEQ_GD_PAT0_G2",
    "DFE_AEQ_GD_PAT0_G3",
    "DFE_AEQ_GD_PAT0_G4",
    "DFE_AEQ_GD_PAT0_G5",
    "DFE_AEQ_GD_PAT1_G1",
    "DFE_AEQ_GD_PAT1_G2",
    "DFE_AEQ_GD_PAT1_G3",
    "DFE_AEQ_GD_PAT1_G4",
    "DFE_AEQ_GD_PAT1_G5",
    "DFE_AEQ_HIGH_VT_GUARD",
    "DFE_AEQ_LMS_BYPASS_G1",
    "DFE_AEQ_LMS_BYPASS_G2",
    "DFE_AEQ_LMS_BYPASS_G3",
    "DFE_AEQ_LMS_BYPASS_G4",
    "DFE_AEQ_LMS_BYPASS_G5",
    "DFE_AEQ_LMS_EMUX_PAT_QUALIFICATION",
    "DFE_AEQ_LMS_IN_OUT_EYE",
    "DFE_AEQ_LMS_MODE_SEL_G1",
    "DFE_AEQ_LMS_MODE_SEL_G2",
    "DFE_AEQ_LMS_MODE_SEL_G3",
    "DFE_AEQ_LMS_MODE_SEL_G4",
    "DFE_AEQ_LMS_MODE_SEL_G5",
    "DFE_AEQ_LMS_M_ENA",
    "DFE_AEQ_LMS_NUM_TAP",
    "DFE_AEQ_LOW_VT_GUARD",
    "DFE_AEQ_MAJVALUE",
    "DFE_AEQ_MAJVOTE",
    "DFE_AEQ_OVER_EQ_BYPASS",
    "DFE_AEQ_OVER_EQ_FLIP",
    "DFE_AEQ_TS",
    "DFE_AEQ_TS_DEL",
    "DFE_AEQ_TS_MIDDLE",
    "DFE_AEQ_TS_STEP",
    "DFE_AEQ_TS_STOP",
    "DFE_AEQ_VT_GUARD_BYPASS",
    "DFE_AFSM_TEMP_TRIP",
    "DFE_APTA_CM1_ENABLE",
    "DFE_APTA_CP1CM1_STATE",
    "DFE_APTA_CP1_ENABLE",
    "DFE_APTA_CTRL",
    "DFE_APTA_ENABLE",
    "DFE_APTA_FUZZ_THRESHOLD",
    "DFE_APTA_H1P_THRESHOLD_H1",
    "DFE_APTA_H1P_THRESHOLD_OVEQ",
    "DFE_APTA_OPERATING_MODE",
    "DFE_APTA_REVERSE_UD",
    "DFE_APTA_SERVICE_CNT",
    "DFE_ASYMMETRIC_IND_H1",
    "DFE_BERCALC_CAL_SEL0",
    "DFE_BERCALC_CAL_SEL1",
    "DFE_BERCALC_CAL_SEL2",
    "DFE_BERCALC_CAL_SEL3",
    "DFE_BERCALC_ERROR_CNT1",
    "DFE_BERCALC_ERROR_CNT2",
    "DFE_BERCALC_SAMPLE_CNT1",
    "DFE_BERCALC_SAMPLE_CNT2",
    "DFE_BERCALC_STATUS_REG",
    "DFE_BERCALC_WAIT_CNT",
    "DFE_BERCALC_WDTIMER",
    "DFE_BERCALC_WDTIMER_ENA",
    "DFE_BERCALC_WDTIMER_EXPIRED",
    "DFE_BERSM_16_BERTR_RD",
    "DFE_BERSM_ABORT",
    "DFE_BERSM_ABORT_OV",
    "DFE_BERSM_ABORT_REG",
    "DFE_BERSM_BISECTION_MODE",
    "DFE_BERSM_CTRL_REG",
    "DFE_BERSM_DELTA_STEP",
    "DFE_BERSM_DLEV001_FORCE",
    "DFE_BERSM_DLEV001_OV",
    "DFE_BERSM_DLEV010_FORCE",
    "DFE_BERSM_DLEV010_OV",
    "DFE_BERSM_DLEV101_FORCE",
    "DFE_BERSM_DLEV101_OV",
    "DFE_BERSM_DLEV110_FORCE",
    "DFE_BERSM_DLEV110_OV",
    "DFE_BERSM_DONE",
    "DFE_BERSM_DONE_OV",
    "DFE_BERSM_DONE_REG",
    "DFE_BERSM_DONE_STICKY",
    "DFE_BERSM_ENA_OV",
    "DFE_BERSM_ENA_REG",
    "DFE_BERSM_FAIL",
    "DFE_BERSM_FLIP",
    "DFE_BERSM_INDIRECT_READ_BERTR",
    "DFE_BERSM_SPARE_REG",
    "DFE_BERSM_STATUS_REG",
    "DFE_BERSM_SWRST",
    "DFE_BLANK_RXDATA_DISABLE",
    "DFE_BLWCGAIN_REG",
    "DFE_C0GNGRAD",
    "DFE_C1GRAD",
    "DFE_CM1_DLEVXXY_QUAL_BYPASS",
    "DFE_CNT_DLY_SEL",
    "DFE_CP1_AEQMIN_ENA",
    "DFE_CP1_AEQ_MAX_THRESH_PVT_FAST",
    "DFE_CP1_AEQ_MAX_THRESH_PVT_NOM",
    "DFE_CP1_AEQ_MAX_THRESH_PVT_SLOW",
    "DFE_CP1_AEQ_MIN_THRESH_PVT_FAST",
    "DFE_CP1_AEQ_MIN_THRESH_PVT_NOM",
    "DFE_CP1_AEQ_MIN_THRESH_PVT_SLOW",
    "DFE_CP1_DLEVXXY_QUAL_BYPASS",
    "DFE_CP1_DLEV_MIN_THRESH_PVT_FAST",
    "DFE_CP1_DLEV_MIN_THRESH_PVT_NOM",
    "DFE_CP1_DLEV_MIN_THRESH_PVT_SLOW",
    "DFE_CP1_H1SIGN_ENA",
    "DFE_CP1_MODE",
    "DFE_CP1_VGA_FLOOR_THRESH_PVT_FAST",
    "DFE_CP1_VGA_FLOOR_THRESH_PVT_NOM",
    "DFE_CP1_VGA_FLOOR_THRESH_PVT_SLOW",
    "DFE_DATAMGMT_H1_ENABLE_FORCE",
    "DFE_DATAMGMT_H1_ENABLE_OVERRIDE",
    "DFE_DATAMGMT_H1_RD",
    "DFE_DATAMGMT_INDIRECT_READ_H1",
    "DFE_DATAMGMT_SPARE_REG",
    "DFE_DATAMGMT_STATE",
    "DFE_DELTA_OVEREQ_MITIGATE_AEQ",
    "DFE_DFE_FRZ_ENA",
    "DFE_DI1319_DISABLE_REG",
    "DFE_DLEV_AEQ_DISABLE_IF_SHORTCH",
    "DFE_DLEV_FLIP",
    "DFE_DLEV_FRZ_ENA",
    "DFE_DLEV_LLIMIT_G1",
    "DFE_DLEV_LLIMIT_G2",
    "DFE_DLEV_LLIMIT_G3",
    "DFE_DLEV_LLIMIT_G4",
    "DFE_DLEV_LLIMIT_G5",
    "DFE_DLEV_MAJVALUE",
    "DFE_DLEV_MAJVOTE",
    "DFE_DLEV_SAT_FRZ_DISABLE",
    "DFE_DLEV_STORE0_PDS",
    "DFE_DLEV_STORE1_PDS",
    "DFE_DLEV_STORE2_PDS",
    "DFE_DLEV_STORE3_PDS",
    "DFE_DLEV_TS",
    "DFE_DLEV_TS_DEL",
    "DFE_DLEV_TS_MIDDLE",
    "DFE_DLEV_TS_STEP",
    "DFE_DLEV_TS_STOP",
    "DFE_DLEV_ULIMIT_G1",
    "DFE_DLEV_ULIMIT_G2",
    "DFE_DLEV_ULIMIT_G3",
    "DFE_DLEV_ULIMIT_G4",
    "DFE_DLEV_ULIMIT_G5",
    "DFE_DLEV_VGA_MODE",
    "DFE_DLEV_WEIGHTED_INNER_GAIN_DN",
    "DFE_DLEV_WEIGHTED_INNER_GAIN_UP",
    "DFE_DLEV_WEIGHTED_OUTER_GAIN_DN",
    "DFE_DLEV_WEIGHTED_OUTER_GAIN_UP",
    "DFE_DONT_BLANK_RXDATA_DISABLE",
    "DFE_ELATDLEV_SWAP",
    "DFE_ELATWAITEN_TIMER",
    "DFE_EMUXENA_G1",
    "DFE_EMUXENA_G2",
    "DFE_EMUXENA_G3",
    "DFE_EMUXENA_G4",
    "DFE_EMUXENA_G5",
    "DFE_EMUXNPAT_G1",
    "DFE_EMUXNPAT_G2",
    "DFE_EMUXNPAT_G3",
    "DFE_EMUXNPAT_G4",
    "DFE_EMUXNPAT_G5",
    "DFE_EMUXPAT0",
    "DFE_EMUXPAT0X",
    "DFE_EMUXPAT0Y",
    "DFE_EMUXPAT0Z",
    "DFE_EMUXPAT1",
    "DFE_EMUXPAT1Y",
    "DFE_EMUXPAT2",
    "DFE_EMUXPAT2X",
    "DFE_EMUXPAT2Y",
    "DFE_EMUXPAT2Z",
    "DFE_EMUXPAT3",
    "DFE_EMUXPAT3Y",
    "DFE_EMUXPER_G1",
    "DFE_EMUXPER_G2",
    "DFE_EMUXPER_G3",
    "DFE_EMUXPER_G4",
    "DFE_EMUXPER_G5",
    "DFE_EMUXPER_MODE",
    "DFE_EMUXSW",
    "DFE_EMUX_BIT_ENA_G1",
    "DFE_EMUX_BIT_ENA_G2",
    "DFE_EMUX_BIT_ENA_G3",
    "DFE_EMUX_BIT_ENA_G4",
    "DFE_EMUX_BIT_ENA_G5",
    "DFE_ENABLE_AEQ_G1",
    "DFE_ENABLE_AEQ_G2",
    "DFE_ENABLE_AEQ_G3",
    "DFE_ENABLE_AEQ_G4",
    "DFE_ENABLE_AEQ_G5",
    "DFE_ENABLE_AEQ_SATA_G1",
    "DFE_ENABLE_AEQ_SATA_G2",
    "DFE_ENABLE_C0_G1",
    "DFE_ENABLE_C0_G2",
    "DFE_ENABLE_C0_G3",
    "DFE_ENABLE_C0_G4",
    "DFE_ENABLE_C0_G5",
    "DFE_ENABLE_C1_G1",
    "DFE_ENABLE_C1_G2",
    "DFE_ENABLE_C1_G3",
    "DFE_ENABLE_C1_G4",
    "DFE_ENABLE_C1_G5",
    "DFE_ENABLE_CM1_G1",
    "DFE_ENABLE_CM1_G2",
    "DFE_ENABLE_CM1_G3",
    "DFE_ENABLE_CM1_G4",
    "DFE_ENABLE_CM1_G5",
    "DFE_ENABLE_DLEV_G1",
    "DFE_ENABLE_DLEV_G2",
    "DFE_ENABLE_DLEV_G3",
    "DFE_ENABLE_DLEV_G4",
    "DFE_ENABLE_DLEV_G5",
    "DFE_ENABLE_DLEV_SATA_G1",
    "DFE_ENABLE_DLEV_SATA_G2",
    "DFE_ENABLE_H1_G1",
    "DFE_ENABLE_H1_G2",
    "DFE_ENABLE_H1_G3",
    "DFE_ENABLE_H1_G4",
    "DFE_ENABLE_H1_G5",
    "DFE_ENABLE_H1_SATA_G1",
    "DFE_ENABLE_H1_SATA_G2",
    "DFE_ENABLE_H2_G1",
    "DFE_ENABLE_H2_G2",
    "DFE_ENABLE_H2_G3",
    "DFE_ENABLE_H2_G4",
    "DFE_ENABLE_H2_G5",
    "DFE_ENABLE_H2_SATA_G1",
    "DFE_ENABLE_H2_SATA_G2",
    "DFE_ENABLE_H3_G1",
    "DFE_ENABLE_H3_G2",
    "DFE_ENABLE_H3_G3",
    "DFE_ENABLE_H3_G4",
    "DFE_ENABLE_H3_G5",
    "DFE_ENABLE_H3_SATA_G1",
    "DFE_ENABLE_H3_SATA_G2",
    "DFE_ENABLE_H4_G1",
    "DFE_ENABLE_H4_G2",
    "DFE_ENABLE_H4_G3",
    "DFE_ENABLE_H4_G4",
    "DFE_ENABLE_H4_G5",
    "DFE_ENABLE_H4_SATA_G1",
    "DFE_ENABLE_H4_SATA_G2",
    "DFE_ENABLE_H5_G1",
    "DFE_ENABLE_H5_G2",
    "DFE_ENABLE_H5_G3",
    "DFE_ENABLE_H5_G4",
    "DFE_ENABLE_H5_G5",
    "DFE_ENABLE_H5_SATA_G1",
    "DFE_ENABLE_H5_SATA_G2",
    "DFE_ENABLE_H6_G1",
    "DFE_ENABLE_H6_G2",
    "DFE_ENABLE_H6_G3",
    "DFE_ENABLE_H6_G4",
    "DFE_ENABLE_H6_G5",
    "DFE_ENABLE_H6_SATA_G1",
    "DFE_ENABLE_H6_SATA_G2",
    "DFE_ENABLE_H7_G1",
    "DFE_ENABLE_H7_G2",
    "DFE_ENABLE_H7_G3",
    "DFE_ENABLE_H7_G4",
    "DFE_ENABLE_H7_G5",
    "DFE_ENABLE_H7_SATA_G1",
    "DFE_ENABLE_H7_SATA_G2",
    "DFE_ENABLE_H8_G1",
    "DFE_ENABLE_H8_G2",
    "DFE_ENABLE_H8_G3",
    "DFE_ENABLE_H8_G4",
    "DFE_ENABLE_H8_G5",
    "DFE_ENABLE_H8_SATA_G1",
    "DFE_ENABLE_H8_SATA_G2",
    "DFE_ENABLE_H9_G1",
    "DFE_ENABLE_H9_G2",
    "DFE_ENABLE_H9_G3",
    "DFE_ENABLE_H9_G4",
    "DFE_ENABLE_H9_G5",
    "DFE_ENABLE_H9_SATA_G1",
    "DFE_ENABLE_H9_SATA_G2",
    "DFE_ENABLE_PEQ_G2",
    "DFE_ENABLE_PEQ_G3",
    "DFE_ENABLE_PEQ_G4",
    "DFE_ENABLE_PEQ_G5",
    "DFE_ENABLE_VGA_G1",
    "DFE_ENABLE_VGA_G2",
    "DFE_ENABLE_VGA_G3",
    "DFE_ENABLE_VGA_G4",
    "DFE_ENABLE_VGA_G5",
    "DFE_ENABLE_VGA_SATA_G1",
    "DFE_ENABLE_VGA_SATA_G2",
    "DFE_EQPRESET_ENA_AEQ",
    "DFE_EQPRESET_ENA_DLEV",
    "DFE_EQPRESET_ENA_H2",
    "DFE_EQPRESET_ENA_H3",
    "DFE_EQPRESET_ENA_H4",
    "DFE_EQPRESET_ENA_H5",
    "DFE_EQPRESET_ENA_H6",
    "DFE_EQPRESET_ENA_H7",
    "DFE_EQPRESET_ENA_H8",
    "DFE_EQPRESET_ENA_H9",
    "DFE_EQPRESET_ENA_PEQ",
    "DFE_EQPRESET_ENA_VGA",
    "DFE_EQ_DONE",
    "DFE_EQ_DONE_CTRL_G1",
    "DFE_EQ_DONE_CTRL_G2",
    "DFE_EQ_DONE_CTRL_G3",
    "DFE_EQ_DONE_CTRL_G4",
    "DFE_EQ_DONE_CTRL_G5",
    "DFE_ERRLATCH_H1BER_MODE",
    "DFE_FAST_EQFRZ_DISABLE",
    "DFE_FIRREQUEST_FRZ_ENABLE",
    "DFE_FIXED_H1N_CODE_EVEN_G1",
    "DFE_FIXED_H1N_CODE_EVEN_G2",
    "DFE_FIXED_H1N_CODE_EVEN_G3",
    "DFE_FIXED_H1N_CODE_EVEN_G4",
    "DFE_FIXED_H1N_CODE_EVEN_G5",
    "DFE_FIXED_H1N_CODE_ODD_G1",
    "DFE_FIXED_H1N_CODE_ODD_G2",
    "DFE_FIXED_H1N_CODE_ODD_G3",
    "DFE_FIXED_H1N_CODE_ODD_G4",
    "DFE_FIXED_H1N_CODE_ODD_G5",
    "DFE_FIXED_H1P_CODE_EVEN_G1",
    "DFE_FIXED_H1P_CODE_EVEN_G2",
    "DFE_FIXED_H1P_CODE_EVEN_G3",
    "DFE_FIXED_H1P_CODE_EVEN_G4",
    "DFE_FIXED_H1P_CODE_EVEN_G5",
    "DFE_FIXED_H1P_CODE_ODD_G1",
    "DFE_FIXED_H1P_CODE_ODD_G2",
    "DFE_FIXED_H1P_CODE_ODD_G3",
    "DFE_FIXED_H1P_CODE_ODD_G4",
    "DFE_FIXED_H1P_CODE_ODD_G5",
    "DFE_FIXED_H1_ENA_G1",
    "DFE_FIXED_H1_ENA_G2",
    "DFE_FIXED_H1_ENA_G3",
    "DFE_FIXED_H1_ENA_G4",
    "DFE_FIXED_H1_ENA_G5",
    "DFE_FLIP_BIT",
    "DFE_FLIP_ELAT",
    "DFE_FLIP_SLICE",
    "DFE_FREEZE_AEQ_LOOP_WHEN_DESELECTED",
    "DFE_FREEZE_STATUS",
    "DFE_FROZEN_STATUS",
    "DFE_GD_GAIN_AEQ_G1",
    "DFE_GD_GAIN_AEQ_G2",
    "DFE_GD_GAIN_AEQ_G3",
    "DFE_GD_GAIN_AEQ_G4",
    "DFE_GD_GAIN_AEQ_G5",
    "DFE_GD_GAIN_VGA_G1",
    "DFE_GD_GAIN_VGA_G2",
    "DFE_GD_GAIN_VGA_G3",
    "DFE_GD_GAIN_VGA_G4",
    "DFE_GD_GAIN_VGA_G5",
    "DFE_H1BER_CTRL",
    "DFE_H1BER_FUZZ",
    "DFE_H1BER_INNER_SCALE",
    "DFE_H1BER_OUTER_SCALE",
    "DFE_H1BER_T1_FORCE",
    "DFE_H1BER_T2_FORCE",
    "DFE_H1BER_T3_FORCE",
    "DFE_H1BER_T4_FORCE",
    "DFE_H1BER_T5_FORCE",
    "DFE_H1BER_T6_FORCE",
    "DFE_H1BER_T7_FORCE",
    "DFE_H1BER_T8_FORCE",
    "DFE_H1BER_T_OVERRIDE_G1",
    "DFE_H1BER_T_OVERRIDE_G2",
    "DFE_H1BER_T_OVERRIDE_G3",
    "DFE_H1BER_T_OVERRIDE_G4",
    "DFE_H1BER_T_OVERRIDE_G5",
    "DFE_H1BER_USE_DATA_A_ONLY",
    "DFE_H1LLIMIT_G1",
    "DFE_H1LLIMIT_G2",
    "DFE_H1LLIMIT_G3",
    "DFE_H1LLIMIT_G4",
    "DFE_H1LLIMIT_G5",
    "DFE_H1NOFFSET",
    "DFE_H1POFFSET",
    "DFE_H1P_MIN_THRESH",
    "DFE_H1ULIMIT_G1",
    "DFE_H1ULIMIT_G2",
    "DFE_H1ULIMIT_G3",
    "DFE_H1ULIMIT_G4",
    "DFE_H1ULIMIT_G5",
    "DFE_H1_ACTIVE_MANUAL_SELECT",
    "DFE_H1_ACTIVE_SELECT_OVERRIDE",
    "DFE_H1_BER_BASED_BYPASS",
    "DFE_H1_CODE_FROM_H1BER_RD",
    "DFE_H1_CODE_FR_H1BER_CTRL",
    "DFE_H1_DATAMGMT_CTRL",
    "DFE_H1_DELTA_C2F",
    "DFE_H1_DELTA_FIRST_ENABLE",
    "DFE_H1_DELTA_MAX",
    "DFE_H1_FLIP",
    "DFE_H1_INVERT_ACTIVE_SELECT",
    "DFE_H1_MUX_CTRL_A_FORCE",
    "DFE_H1_MUX_CTRL_B_FORCE",
    "DFE_H1_MUX_CTRL_OVERRIDE",
    "DFE_H1_OVEREQ_THRESH_AEQ",
    "DFE_H1_OVEREQ_THRESH_CM1",
    "DFE_H1_OVEREQ_THRESH_CP1",
    "DFE_H1_PROTECTION_A2A_SS",
    "DFE_H1_PROTECTION_A2B_A2A_C2F",
    "DFE_H1_PROTECTION_B2A_B2B_C2F",
    "DFE_H1_PROTECTION_B2B_SS",
    "DFE_H1_SYMMETRIC_MODE",
    "DFE_H2H1BER_MODE",
    "DFE_H2HN_LMS_OPT_G1",
    "DFE_H2HN_LMS_OPT_G2",
    "DFE_H2HN_LMS_OPT_G3",
    "DFE_H2HN_LMS_OPT_G4",
    "DFE_H2HN_LMS_OPT_G5",
    "DFE_H4_MAG_LIMIT",
    "DFE_ISEL_AD_DIRECTION",
    "DFE_ISEL_ENABLE_G2",
    "DFE_ISEL_ENABLE_G3",
    "DFE_ISEL_ENABLE_G4",
    "DFE_ISEL_ENABLE_G5",
    "DFE_ISEL_MAX_G2",
    "DFE_ISEL_MAX_G3",
    "DFE_ISEL_MAX_G4",
    "DFE_ISEL_MAX_G5",
    "DFE_ISEL_MIN_G2",
    "DFE_ISEL_MIN_G3",
    "DFE_ISEL_MIN_G4",
    "DFE_ISEL_MIN_G5",
    "DFE_ISEL_SEED_REG_G2",
    "DFE_ISEL_SEED_REG_G3",
    "DFE_ISEL_SEED_REG_G4",
    "DFE_ISEL_SEED_REG_G5",
    "DFE_LATCHCAL_GATE_DISABLE",
    "DFE_LMS_GAIN_AEQ_G1",
    "DFE_LMS_GAIN_AEQ_G2",
    "DFE_LMS_GAIN_AEQ_G3",
    "DFE_LMS_GAIN_AEQ_G4",
    "DFE_LMS_GAIN_AEQ_G5",
    "DFE_LMS_GAIN_VGA_G1",
    "DFE_LMS_GAIN_VGA_G2",
    "DFE_LMS_GAIN_VGA_G3",
    "DFE_LMS_GAIN_VGA_G4",
    "DFE_LMS_GAIN_VGA_G5",
    "DFE_MAJVALUE",
    "DFE_MAJVOTE",
    "DFE_MAN_ADJ",
    "DFE_MAN_MODE",
    "DFE_NO_0_H1",
    "DFE_PARDAT",
    "DFE_PARDAT_RD",
    "DFE_PARSEL",
    "DFE_PATDET_1T2T_CNT",
    "DFE_PATDET_1T3T_CNT",
    "DFE_PATDET_1T4T_CNT",
    "DFE_PATDET_1T_CNT",
    "DFE_PATDET_2T3T_CNT",
    "DFE_PATDET_2T4T_CNT",
    "DFE_PATDET_2T_CNT",
    "DFE_PATDET_3T4T_CNT",
    "DFE_PATDET_3T_CNT",
    "DFE_PATDET_4T_CNT",
    "DFE_PATDET_DIAG_CLR",
    "DFE_PATDET_DIAG_DONE",
    "DFE_PATDET_DIAG_ENA",
    "DFE_PATDET_DIAG_PE_MODE",
    "DFE_PATDET_DIAG_SATURATION_STOP",
    "DFE_PATDET_DIAG_START",
    "DFE_PATDET_DIAG_WINDOW",
    "DFE_PATDET_ENA_G1",
    "DFE_PATDET_ENA_G2",
    "DFE_PATDET_ENA_G3",
    "DFE_PATDET_ENA_G4",
    "DFE_PATDET_ENA_G5",
    "DFE_PATDET_ENA_SATA_G1",
    "DFE_PATDET_ENA_SATA_G2",
    "DFE_PATDET_FRZDEL",
    "DFE_PATDET_FRZMIN",
    "DFE_PATDET_MA_CNT",
    "DFE_PATDET_PWRSAVING",
    "DFE_PATDET_THRESH12TMAX",
    "DFE_PATDET_THRESH13TMAX",
    "DFE_PATDET_THRESH14TMAX",
    "DFE_PATDET_THRESH1TMAX",
    "DFE_PATDET_THRESH23TMAX",
    "DFE_PATDET_THRESH24TMAX",
    "DFE_PATDET_THRESH2TMAX",
    "DFE_PATDET_THRESH34TMAX",
    "DFE_PATDET_THRESH3TMAX",
    "DFE_PATDET_THRESH4TMAX",
    "DFE_PATDET_THRESHACTMIN",
    "DFE_PATDET_WHILE_BCA_ENA",
    "DFE_PATDET_WINDOW_CNT",
    "DFE_PCADDR_GE_LIMIT1",
    "DFE_PCADDR_GE_LIMIT2",
    "DFE_PD_CLK_GATING_DISABLE",
    "DFE_PEACTIVE_DISABLE",
    "DFE_PEQ_GAIN_G3",
    "DFE_PEQ_GAIN_G4",
    "DFE_PEQ_GAIN_G5",
    "DFE_PEQ_MAXLIMIT",
    "DFE_PEQ_MINLIMIT",
    "DFE_PEQ_N_START_G3",
    "DFE_PEQ_N_START_G4",
    "DFE_PEQ_N_START_G5",
    "DFE_PEQ_N_STOP_G3",
    "DFE_PEQ_N_STOP_G4",
    "DFE_PEQ_N_STOP_G5",
    "DFE_PESM_AEQVGA_STATE_DURATION",
    "DFE_PESM_DISABLE",
    "DFE_PESM_ISEL_LUT_DISABLE",
    "DFE_PESM_QSKEW_LUT_DISABLE",
    "DFE_PE_AEQ_1_SEED_G1",
    "DFE_PE_AEQ_1_SEED_G2",
    "DFE_PE_AEQ_1_SEED_G3",
    "DFE_PE_AEQ_1_SEED_G4",
    "DFE_PE_AEQ_1_SEED_G5",
    "DFE_PE_AEQ_2_SEED_G1",
    "DFE_PE_AEQ_2_SEED_G2",
    "DFE_PE_AEQ_2_SEED_G3",
    "DFE_PE_AEQ_2_SEED_G4",
    "DFE_PE_AEQ_2_SEED_G5",
    "DFE_PE_AEQ_3_SEED_G1",
    "DFE_PE_AEQ_3_SEED_G2",
    "DFE_PE_AEQ_3_SEED_G3",
    "DFE_PE_AEQ_3_SEED_G4",
    "DFE_PE_AEQ_3_SEED_G5",
    "DFE_PE_AEQ_4_SEED_G1",
    "DFE_PE_AEQ_4_SEED_G2",
    "DFE_PE_AEQ_4_SEED_G3",
    "DFE_PE_AEQ_4_SEED_G4",
    "DFE_PE_AEQ_4_SEED_G5",
    "DFE_PE_AFE_PRO_1_G1",
    "DFE_PE_AFE_PRO_1_G2",
    "DFE_PE_AFE_PRO_1_G3",
    "DFE_PE_AFE_PRO_1_G4",
    "DFE_PE_AFE_PRO_1_G5",
    "DFE_PE_AFE_PRO_2_G1",
    "DFE_PE_AFE_PRO_2_G2",
    "DFE_PE_AFE_PRO_2_G3",
    "DFE_PE_AFE_PRO_2_G4",
    "DFE_PE_AFE_PRO_2_G5",
    "DFE_PE_AFE_PRO_3_G1",
    "DFE_PE_AFE_PRO_3_G2",
    "DFE_PE_AFE_PRO_3_G3",
    "DFE_PE_AFE_PRO_3_G4",
    "DFE_PE_AFE_PRO_3_G5",
    "DFE_PE_AFE_PRO_4_G1",
    "DFE_PE_AFE_PRO_4_G2",
    "DFE_PE_AFE_PRO_4_G3",
    "DFE_PE_AFE_PRO_4_G4",
    "DFE_PE_AFE_PRO_4_G5",
    "DFE_PE_AFE_PRO_INIT_G1",
    "DFE_PE_AFE_PRO_INIT_G2",
    "DFE_PE_AFE_PRO_INIT_G3",
    "DFE_PE_AFE_PRO_INIT_G4",
    "DFE_PE_AFE_PRO_INIT_G5",
    "DFE_PE_AFE_PRS_1_G1",
    "DFE_PE_AFE_PRS_1_G2",
    "DFE_PE_AFE_PRS_1_G3",
    "DFE_PE_AFE_PRS_1_G4",
    "DFE_PE_AFE_PRS_1_G5",
    "DFE_PE_AFE_PRS_2_G1",
    "DFE_PE_AFE_PRS_2_G2",
    "DFE_PE_AFE_PRS_2_G3",
    "DFE_PE_AFE_PRS_2_G4",
    "DFE_PE_AFE_PRS_2_G5",
    "DFE_PE_AFE_PRS_3_G1",
    "DFE_PE_AFE_PRS_3_G2",
    "DFE_PE_AFE_PRS_3_G3",
    "DFE_PE_AFE_PRS_3_G4",
    "DFE_PE_AFE_PRS_3_G5",
    "DFE_PE_AFE_PRS_4_G1",
    "DFE_PE_AFE_PRS_4_G2",
    "DFE_PE_AFE_PRS_4_G3",
    "DFE_PE_AFE_PRS_4_G4",
    "DFE_PE_AFE_PRS_4_G5",
    "DFE_PE_AFE_PRS_INIT_G1",
    "DFE_PE_AFE_PRS_INIT_G2",
    "DFE_PE_AFE_PRS_INIT_G3",
    "DFE_PE_AFE_PRS_INIT_G4",
    "DFE_PE_AFE_PRS_INIT_G5",
    "DFE_PE_FOM_MODE",
    "DFE_PE_FRONT_ATTEN_1_G1",
    "DFE_PE_FRONT_ATTEN_1_G2",
    "DFE_PE_FRONT_ATTEN_1_G3",
    "DFE_PE_FRONT_ATTEN_1_G4",
    "DFE_PE_FRONT_ATTEN_1_G5",
    "DFE_PE_FRONT_ATTEN_2_G1",
    "DFE_PE_FRONT_ATTEN_2_G2",
    "DFE_PE_FRONT_ATTEN_2_G3",
    "DFE_PE_FRONT_ATTEN_2_G4",
    "DFE_PE_FRONT_ATTEN_2_G5",
    "DFE_PE_FRONT_ATTEN_3_G1",
    "DFE_PE_FRONT_ATTEN_3_G2",
    "DFE_PE_FRONT_ATTEN_3_G3",
    "DFE_PE_FRONT_ATTEN_3_G4",
    "DFE_PE_FRONT_ATTEN_3_G5",
    "DFE_PE_FRONT_ATTEN_4_G1",
    "DFE_PE_FRONT_ATTEN_4_G2",
    "DFE_PE_FRONT_ATTEN_4_G3",
    "DFE_PE_FRONT_ATTEN_4_G4",
    "DFE_PE_FRONT_ATTEN_4_G5",
    "DFE_PE_FRONT_ATTEN_INIT_G1",
    "DFE_PE_FRONT_ATTEN_INIT_G2",
    "DFE_PE_FRONT_ATTEN_INIT_G3",
    "DFE_PE_FRONT_ATTEN_INIT_G4",
    "DFE_PE_FRONT_ATTEN_INIT_G5",
    "DFE_PE_ISEL_1_G1",
    "DFE_PE_ISEL_1_G2",
    "DFE_PE_ISEL_1_G3",
    "DFE_PE_ISEL_1_G4",
    "DFE_PE_ISEL_1_G5",
    "DFE_PE_ISEL_2_G1",
    "DFE_PE_ISEL_2_G2",
    "DFE_PE_ISEL_2_G3",
    "DFE_PE_ISEL_2_G4",
    "DFE_PE_ISEL_2_G5",
    "DFE_PE_ISEL_3_G1",
    "DFE_PE_ISEL_3_G2",
    "DFE_PE_ISEL_3_G3",
    "DFE_PE_ISEL_3_G4",
    "DFE_PE_ISEL_3_G5",
    "DFE_PE_ISEL_4_G1",
    "DFE_PE_ISEL_4_G2",
    "DFE_PE_ISEL_4_G3",
    "DFE_PE_ISEL_4_G4",
    "DFE_PE_ISEL_4_G5",
    "DFE_PE_LOCKTOREF_ENABLE",
    "DFE_PE_PASSEQ_1_G1",
    "DFE_PE_PASSEQ_1_G2",
    "DFE_PE_PASSEQ_1_G3",
    "DFE_PE_PASSEQ_1_G4",
    "DFE_PE_PASSEQ_1_G5",
    "DFE_PE_PASSEQ_2_G1",
    "DFE_PE_PASSEQ_2_G2",
    "DFE_PE_PASSEQ_2_G3",
    "DFE_PE_PASSEQ_2_G4",
    "DFE_PE_PASSEQ_2_G5",
    "DFE_PE_PASSEQ_3_G1",
    "DFE_PE_PASSEQ_3_G2",
    "DFE_PE_PASSEQ_3_G3",
    "DFE_PE_PASSEQ_3_G4",
    "DFE_PE_PASSEQ_3_G5",
    "DFE_PE_PASSEQ_4_G1",
    "DFE_PE_PASSEQ_4_G2",
    "DFE_PE_PASSEQ_4_G3",
    "DFE_PE_PASSEQ_4_G4",
    "DFE_PE_PASSEQ_4_G5",
    "DFE_PE_PASSEQ_INIT_G1",
    "DFE_PE_PASSEQ_INIT_G2",
    "DFE_PE_PASSEQ_INIT_G3",
    "DFE_PE_PASSEQ_INIT_G4",
    "DFE_PE_PASSEQ_INIT_G5",
    "DFE_PE_QSKEW_1_G1",
    "DFE_PE_QSKEW_1_G2",
    "DFE_PE_QSKEW_1_G3",
    "DFE_PE_QSKEW_1_G4",
    "DFE_PE_QSKEW_1_G5",
    "DFE_PE_QSKEW_2_G1",
    "DFE_PE_QSKEW_2_G2",
    "DFE_PE_QSKEW_2_G3",
    "DFE_PE_QSKEW_2_G4",
    "DFE_PE_QSKEW_2_G5",
    "DFE_PE_QSKEW_3_G1",
    "DFE_PE_QSKEW_3_G2",
    "DFE_PE_QSKEW_3_G3",
    "DFE_PE_QSKEW_3_G4",
    "DFE_PE_QSKEW_3_G5",
    "DFE_PE_QSKEW_4_G1",
    "DFE_PE_QSKEW_4_G2",
    "DFE_PE_QSKEW_4_G3",
    "DFE_PE_QSKEW_4_G4",
    "DFE_PE_QSKEW_4_G5",
    "DFE_PE_R1_COEFF_G1",
    "DFE_PE_R1_COEFF_G2",
    "DFE_PE_R1_COEFF_G3",
    "DFE_PE_R1_COEFF_G4",
    "DFE_PE_R1_COEFF_G5",
    "DFE_PE_R2_COEFF_G1",
    "DFE_PE_R2_COEFF_G2",
    "DFE_PE_R2_COEFF_G3",
    "DFE_PE_R2_COEFF_G4",
    "DFE_PE_R2_COEFF_G5",
    "DFE_PE_R3_COEFF_G1",
    "DFE_PE_R3_COEFF_G2",
    "DFE_PE_R3_COEFF_G3",
    "DFE_PE_R3_COEFF_G4",
    "DFE_PE_R3_COEFF_G5",
    "DFE_PE_RELOCK_ENABLE",
    "DFE_PE_SAS_BKCH_DISABLE_G1",
    "DFE_PE_SAS_BKCH_DISABLE_G2",
    "DFE_PE_SAS_BKCH_DISABLE_G3",
    "DFE_PE_SAS_BKCH_DISABLE_G4",
    "DFE_PE_VGA_1_SEED_G1",
    "DFE_PE_VGA_1_SEED_G2",
    "DFE_PE_VGA_1_SEED_G3",
    "DFE_PE_VGA_1_SEED_G4",
    "DFE_PE_VGA_1_SEED_G5",
    "DFE_PE_VGA_2_SEED_G1",
    "DFE_PE_VGA_2_SEED_G2",
    "DFE_PE_VGA_2_SEED_G3",
    "DFE_PE_VGA_2_SEED_G4",
    "DFE_PE_VGA_2_SEED_G5",
    "DFE_PE_VGA_3_SEED_G1",
    "DFE_PE_VGA_3_SEED_G2",
    "DFE_PE_VGA_3_SEED_G3",
    "DFE_PE_VGA_3_SEED_G4",
    "DFE_PE_VGA_3_SEED_G5",
    "DFE_PE_VGA_4_SEED_G1",
    "DFE_PE_VGA_4_SEED_G2",
    "DFE_PE_VGA_4_SEED_G3",
    "DFE_PE_VGA_4_SEED_G4",
    "DFE_PE_VGA_4_SEED_G5",
    "DFE_POST_BCA_AEQ_FRZ_LIMIT",
    "DFE_POST_BCA_AEQ_LIMIT_FRZ_ENA",
    "DFE_PR_ABORT",
    "DFE_PR_ABORT_W1C",
    "DFE_PR_BIT_DESEL_15_0",
    "DFE_PR_BIT_DESEL_31_16",
    "DFE_PR_BIT_UNMASK",
    "DFE_PR_BYP_SS_XOR",
    "DFE_PR_COEFFICIENT",
    "DFE_PR_COEFF_MULTIPLIER_G1",
    "DFE_PR_COEFF_MULTIPLIER_G2",
    "DFE_PR_COEFF_MULTIPLIER_G3",
    "DFE_PR_COEFF_MULTIPLIER_G4",
    "DFE_PR_COEFF_MULTIPLIER_G5",
    "DFE_PR_COMP_CNST",
    "DFE_PR_COMP_CNST_ENA",
    "DFE_PR_COUNT_SEL",
    "DFE_PR_COUNT_SWRST",
    "DFE_PR_DATA_SNAP_15_0",
    "DFE_PR_DATA_SNAP_31_16",
    "DFE_PR_DATA_SNAP_ENA",
    "DFE_PR_DITHER_MODE",
    "DFE_PR_DKSS_LAG_NBIT_SEL",
    "DFE_PR_DK_LAG_NBIT_SEL",
    "DFE_PR_DK_LAG_SEL",
    "DFE_PR_DK_SEL",
    "DFE_PR_DONE",
    "DFE_PR_DONE_W1C",
    "DFE_PR_ENA_FORCE",
    "DFE_PR_ENA_OVERRIDE",
    "DFE_PR_ERRORCOUNT_15_0",
    "DFE_PR_ERRORCOUNT_20_16",
    "DFE_PR_GNT",
    "DFE_PR_INC_BIT_UNMASK",
    "DFE_PR_MATCH_PAT_15_0",
    "DFE_PR_MATCH_PAT_31_16",
    "DFE_PR_MATCH_PAT_ENA",
    "DFE_PR_MATCH_PAT_FORCE_15_0",
    "DFE_PR_MATCH_PAT_FORCE_31_16",
    "DFE_PR_MATCH_PAT_OVERRIDE",
    "DFE_PR_MODE_SEL",
    "DFE_PR_PAT_LENGTH",
    "DFE_PR_REQ",
    "DFE_PR_RUN",
    "DFE_PR_SAMPCNT_THR_15_0",
    "DFE_PR_SAMPCNT_THR_31_16",
    "DFE_PR_SAMPCNT_THR_PWR_G1",
    "DFE_PR_SAMPCNT_THR_PWR_G2",
    "DFE_PR_SAMPCNT_THR_PWR_G3",
    "DFE_PR_SAMPCNT_THR_PWR_G4",
    "DFE_PR_SAMPCNT_THR_PWR_G5",
    "DFE_PR_SAMPLECOUNT_15_0",
    "DFE_PR_SAMPLECOUNT_31_16",
    "DFE_PR_SS_DITHER_CDR_ROAM_SEL",
    "DFE_PR_SS_DITHER_CDR_ROAM_SEL_FORCE",
    "DFE_PR_SS_DITHER_HOFFSET",
    "DFE_PR_SS_DITHER_HOFFSET_ENA_FORCE",
    "DFE_PR_SS_DITHER_HOFFSET_FORCE",
    "DFE_PR_SS_DITHER_HOFFSET_OVERRIDE",
    "DFE_PR_SS_DITHER_PHASE_INTERVAL",
    "DFE_PR_SS_DITHER_PHASE_MAX",
    "DFE_PR_SS_DITHER_PHASE_STEP",
    "DFE_PR_SS_DITHER_REF_ROAM_PHASE",
    "DFE_PR_SWRST",
    "DFE_PR_USE_ROAM_FOR_SS_DATA",
    "DFE_REVERSE_UD_AEQ_G1",
    "DFE_REVERSE_UD_AEQ_G2",
    "DFE_REVERSE_UD_AEQ_G3",
    "DFE_REVERSE_UD_AEQ_G4",
    "DFE_REVERSE_UD_AEQ_G5",
    "DFE_REVERSE_UD_C0",
    "DFE_REVERSE_UD_C1",
    "DFE_REVERSE_UD_CM1",
    "DFE_REVERSE_UD_DLEV0",
    "DFE_REVERSE_UD_DLEV1",
    "DFE_REVERSE_UD_H2",
    "DFE_REVERSE_UD_H3",
    "DFE_REVERSE_UD_H4",
    "DFE_REVERSE_UD_H5",
    "DFE_REVERSE_UD_H6",
    "DFE_REVERSE_UD_H7",
    "DFE_REVERSE_UD_H8",
    "DFE_REVERSE_UD_H9",
    "DFE_REVERSE_UD_PEQ",
    "DFE_REVERSE_UD_VGA_G1",
    "DFE_REVERSE_UD_VGA_G2",
    "DFE_REVERSE_UD_VGA_G3",
    "DFE_REVERSE_UD_VGA_G4",
    "DFE_REVERSE_UD_VGA_G5",
    "DFE_ROAM_R2R_LATCH_BYPASS",
    "DFE_RXA_CAL_SEL_FORCE_OV",
    "DFE_RXA_CAL_SEL_FORCE_REG",
    "DFE_RXA_CAL_SEL_OV",
    "DFE_RXA_CAL_SEL_REG",
    "DFE_RXA_RXDFECONFIG_G1",
    "DFE_RXA_RXDFECONFIG_G2",
    "DFE_RXA_RXDFECONFIG_G3",
    "DFE_RXA_RXDFECONFIG_G4",
    "DFE_RXA_RXDFECONFIG_G5",
    "DFE_RXA_RXDFECONFIG_SATA_G1",
    "DFE_RXA_RXDFECONFIG_SATA_G2",
    "DFE_RXDFECLK_FORCE_HIGH",
    "DFE_RXDFECLK_GATE_ENA",
    "DFE_RX_CTLE_GAINDQ_GAINHF0",
    "DFE_RX_CTLE_GAINDQ_GAINHF1",
    "DFE_RX_CTLE_GAINDQ_GAINHF10",
    "DFE_RX_CTLE_GAINDQ_GAINHF11",
    "DFE_RX_CTLE_GAINDQ_GAINHF12",
    "DFE_RX_CTLE_GAINDQ_GAINHF13",
    "DFE_RX_CTLE_GAINDQ_GAINHF14",
    "DFE_RX_CTLE_GAINDQ_GAINHF15",
    "DFE_RX_CTLE_GAINDQ_GAINHF16",
    "DFE_RX_CTLE_GAINDQ_GAINHF17",
    "DFE_RX_CTLE_GAINDQ_GAINHF18",
    "DFE_RX_CTLE_GAINDQ_GAINHF19",
    "DFE_RX_CTLE_GAINDQ_GAINHF2",
    "DFE_RX_CTLE_GAINDQ_GAINHF20",
    "DFE_RX_CTLE_GAINDQ_GAINHF21",
    "DFE_RX_CTLE_GAINDQ_GAINHF22",
    "DFE_RX_CTLE_GAINDQ_GAINHF23",
    "DFE_RX_CTLE_GAINDQ_GAINHF24",
    "DFE_RX_CTLE_GAINDQ_GAINHF25",
    "DFE_RX_CTLE_GAINDQ_GAINHF26",
    "DFE_RX_CTLE_GAINDQ_GAINHF27",
    "DFE_RX_CTLE_GAINDQ_GAINHF28",
    "DFE_RX_CTLE_GAINDQ_GAINHF29",
    "DFE_RX_CTLE_GAINDQ_GAINHF3",
    "DFE_RX_CTLE_GAINDQ_GAINHF30",
    "DFE_RX_CTLE_GAINDQ_GAINHF31",
    "DFE_RX_CTLE_GAINDQ_GAINHF4",
    "DFE_RX_CTLE_GAINDQ_GAINHF5",
    "DFE_RX_CTLE_GAINDQ_GAINHF6",
    "DFE_RX_CTLE_GAINDQ_GAINHF7",
    "DFE_RX_CTLE_GAINDQ_GAINHF8",
    "DFE_RX_CTLE_GAINDQ_GAINHF9",
    "DFE_RX_CTLE_GAINDQ_GAINHF_SEL",
    "DFE_RX_DFE_FASTMODE_G1",
    "DFE_RX_DFE_FASTMODE_G2",
    "DFE_RX_DFE_FASTMODE_G3",
    "DFE_RX_DFE_FASTMODE_G4",
    "DFE_RX_DFE_FASTMODE_G5",
    "DFE_RX_TXFIR_DN_C0",
    "DFE_RX_TXFIR_DN_C1",
    "DFE_RX_TXFIR_DN_CM1",
    "DFE_RX_TXFIR_UP_C0",
    "DFE_RX_TXFIR_UP_C1",
    "DFE_RX_TXFIR_UP_CM1",
    "DFE_SATPROT_AEQ_LMS",
    "DFE_SATPROT_C0",
    "DFE_SATPROT_C1",
    "DFE_SATPROT_CM1",
    "DFE_SATPROT_DLEV0",
    "DFE_SATPROT_DLEV1",
    "DFE_SATPROT_H2",
    "DFE_SATPROT_H3",
    "DFE_SATPROT_H4",
    "DFE_SATPROT_H5",
    "DFE_SATPROT_H6",
    "DFE_SATPROT_H7",
    "DFE_SATPROT_H8",
    "DFE_SATPROT_H9",
    "DFE_SEED_AEQ_G0",
    "DFE_SEED_AEQ_G1",
    "DFE_SEED_AEQ_G2",
    "DFE_SEED_AEQ_G3",
    "DFE_SEED_AEQ_G4",
    "DFE_SEED_AEQ_G5",
    "DFE_SEED_AEQ_SATA_G0",
    "DFE_SEED_AEQ_SATA_G1",
    "DFE_SEED_AEQ_SATA_G2",
    "DFE_SEED_DLEV0_G1",
    "DFE_SEED_DLEV0_G2",
    "DFE_SEED_DLEV0_G3",
    "DFE_SEED_DLEV0_G4",
    "DFE_SEED_DLEV0_G5",
    "DFE_SEED_DLEV1_G1",
    "DFE_SEED_DLEV1_G2",
    "DFE_SEED_DLEV1_G3",
    "DFE_SEED_DLEV1_G4",
    "DFE_SEED_DLEV1_G5",
    "DFE_SEED_H2_G1",
    "DFE_SEED_H2_G2",
    "DFE_SEED_H2_G3",
    "DFE_SEED_H2_G4",
    "DFE_SEED_H2_G5",
    "DFE_SEED_H3_G1",
    "DFE_SEED_H3_G2",
    "DFE_SEED_H3_G3",
    "DFE_SEED_H3_G4",
    "DFE_SEED_H3_G5",
    "DFE_SEED_H4_G1",
    "DFE_SEED_H4_G2",
    "DFE_SEED_H4_G3",
    "DFE_SEED_H4_G4",
    "DFE_SEED_H4_G5",
    "DFE_SEED_H5_G1",
    "DFE_SEED_H5_G2",
    "DFE_SEED_H5_G3",
    "DFE_SEED_H5_G4",
    "DFE_SEED_H5_G5",
    "DFE_SEED_H6_G1",
    "DFE_SEED_H6_G2",
    "DFE_SEED_H6_G3",
    "DFE_SEED_H6_G4",
    "DFE_SEED_H6_G5",
    "DFE_SEED_H7_G1",
    "DFE_SEED_H7_G2",
    "DFE_SEED_H7_G3",
    "DFE_SEED_H7_G4",
    "DFE_SEED_H7_G5",
    "DFE_SEED_H8_G1",
    "DFE_SEED_H8_G2",
    "DFE_SEED_H8_G3",
    "DFE_SEED_H8_G4",
    "DFE_SEED_H8_G5",
    "DFE_SEED_H9_G1",
    "DFE_SEED_H9_G2",
    "DFE_SEED_H9_G3",
    "DFE_SEED_H9_G4",
    "DFE_SEED_H9_G5",
    "DFE_SEED_VGA_G0",
    "DFE_SEED_VGA_G1",
    "DFE_SEED_VGA_G2",
    "DFE_SEED_VGA_G3",
    "DFE_SEED_VGA_G4",
    "DFE_SEED_VGA_G5",
    "DFE_SEED_VGA_SATA_G0",
    "DFE_SEED_VGA_SATA_G1",
    "DFE_SEED_VGA_SATA_G2",
    "DFE_SNAP_LOOP_VAL",
    "DFE_SPARE0_REG",
    "DFE_SPARE1_REG",
    "DFE_SPARE2_REG_G1",
    "DFE_SPARE2_REG_G2",
    "DFE_SPARE2_REG_G3",
    "DFE_SPARE2_REG_G4",
    "DFE_SPARE2_REG_G5",
    "DFE_SPARE3_REG_G1",
    "DFE_SPARE3_REG_G2",
    "DFE_SPARE3_REG_G3",
    "DFE_SPARE3_REG_G4",
    "DFE_SPARE3_REG_G5",
    "DFE_SYNC_TESTMUX_SEL",
    "DFE_TAPOFFSET_AEQ",
    "DFE_TAPOFFSET_DLEV",
    "DFE_TAPOFFSET_ENA_AEQ",
    "DFE_TAPOFFSET_ENA_DLEV",
    "DFE_TAPOFFSET_ENA_H2",
    "DFE_TAPOFFSET_ENA_H3",
    "DFE_TAPOFFSET_ENA_H4",
    "DFE_TAPOFFSET_ENA_H5",
    "DFE_TAPOFFSET_ENA_H6",
    "DFE_TAPOFFSET_ENA_H7",
    "DFE_TAPOFFSET_ENA_H8",
    "DFE_TAPOFFSET_ENA_H9",
    "DFE_TAPOFFSET_ENA_VGA",
    "DFE_TAPOFFSET_H2",
    "DFE_TAPOFFSET_H3",
    "DFE_TAPOFFSET_H4",
    "DFE_TAPOFFSET_H5",
    "DFE_TAPOFFSET_H6",
    "DFE_TAPOFFSET_H7",
    "DFE_TAPOFFSET_H8",
    "DFE_TAPOFFSET_H9",
    "DFE_TAPOFFSET_VGA",
    "DFE_THRESH_ODD_SEL_TO_ACORE_INVERT",
    "DFE_TRIGOUT_0_DFESM",
    "DFE_TRIGOUT_1_DFESM",
    "DFE_TRIGOUT_2_DFESM",
    "DFE_TS",
    "DFE_TS_DEL",
    "DFE_TS_MIDDLE",
    "DFE_TS_STEP",
    "DFE_TS_STOP",
    "DFE_TXBC_MAIN_CURSOR_M_ENA",
    "DFE_TXBC_MAIN_CURSOR_START",
    "DFE_TXBC_MAIN_CURSOR_STOP",
    "DFE_TXBC_POST_CURSOR_EMUX_PAT_QUALIFICATION",
    "DFE_TXBC_POST_CURSOR_GD_M_ENA",
    "DFE_TXBC_POST_CURSOR_GD_NUM_TAP",
    "DFE_TXBC_POST_CURSOR_IN_OUT_EYE",
    "DFE_TXBC_POST_CURSOR_M_ENA",
    "DFE_TXBC_POST_CURSOR_START",
    "DFE_TXBC_POST_CURSOR_STOP",
    "DFE_TXBC_PRE_CURSOR_EMUX_PAT_QUALIFICATION",
    "DFE_TXBC_PRE_CURSOR_IN_OUT_EYE",
    "DFE_TXBC_PRE_CURSOR_M_ENA",
    "DFE_TXBC_PRE_CURSOR_START",
    "DFE_TXBC_PRE_CURSOR_STOP",
    "DFE_TXBK_DLEV_MAX_CM1",
    "DFE_TXBK_DLEV_MAX_CP1",
    "DFE_TXBK_DLEV_MIN_CM1",
    "DFE_TXBK_DLEV_MIN_CP1",
    "DFE_TXCK_FRZ_ENA",
    "DFE_TXFIR_C0_TS",
    "DFE_TXFIR_C1_TS",
    "DFE_TXFIR_CM1_TS",
    "DFE_TXFIR_MAJVALUE",
    "DFE_TXFIR_MAJVOTE",
    "DFE_USE_DATA_A",
    "DFE_USE_F_ADAPT_FOR_POST_BCA",
    "DFE_VGABIAS_DIRECTION_G1",
    "DFE_VGABIAS_DIRECTION_G2",
    "DFE_VGABIAS_DIRECTION_G3",
    "DFE_VGABIAS_DIRECTION_G4",
    "DFE_VGABIAS_DIRECTION_G5",
    "DFE_VGABIAS_FOREVER_G1",
    "DFE_VGABIAS_FOREVER_G2",
    "DFE_VGABIAS_FOREVER_G3",
    "DFE_VGABIAS_FOREVER_G4",
    "DFE_VGABIAS_FOREVER_G5",
    "DFE_VGABIAS_INTERVAL_G1",
    "DFE_VGABIAS_INTERVAL_G2",
    "DFE_VGABIAS_INTERVAL_G3",
    "DFE_VGABIAS_INTERVAL_G4",
    "DFE_VGABIAS_INTERVAL_G5",
    "DFE_VGAGAIN_NEG_OFFSET_G1",
    "DFE_VGAGAIN_NEG_OFFSET_G2",
    "DFE_VGAGAIN_NEG_OFFSET_G3",
    "DFE_VGAGAIN_NEG_OFFSET_G4",
    "DFE_VGAGAIN_NEG_OFFSET_G5",
    "DFE_VGAGAIN_POS_OFFSET_G1",
    "DFE_VGAGAIN_POS_OFFSET_G2",
    "DFE_VGAGAIN_POS_OFFSET_G3",
    "DFE_VGAGAIN_POS_OFFSET_G4",
    "DFE_VGAGAIN_POS_OFFSET_G5",
    "DFE_VGATOTAL_BIAS_G1",
    "DFE_VGATOTAL_BIAS_G2",
    "DFE_VGATOTAL_BIAS_G3",
    "DFE_VGATOTAL_BIAS_G4",
    "DFE_VGATOTAL_BIAS_G5",
    "DFE_VGA_DLEVXXYMIN_GI_G1",
    "DFE_VGA_DLEVXXYMIN_GI_G2",
    "DFE_VGA_DLEVXXYMIN_GI_G3",
    "DFE_VGA_DLEVXXYMIN_GI_G4",
    "DFE_VGA_DLEVXXYMIN_GI_G5",
    "DFE_VGA_GD_BYPASS_G1",
    "DFE_VGA_GD_BYPASS_G2",
    "DFE_VGA_GD_BYPASS_G3",
    "DFE_VGA_GD_BYPASS_G4",
    "DFE_VGA_GD_BYPASS_G5",
    "DFE_VGA_HIGH_VT_GUARD",
    "DFE_VGA_KI_BYPASS_G1",
    "DFE_VGA_KI_BYPASS_G2",
    "DFE_VGA_KI_BYPASS_G3",
    "DFE_VGA_KI_BYPASS_G4",
    "DFE_VGA_KI_BYPASS_G5",
    "DFE_VGA_LMS_BYPASS_G1",
    "DFE_VGA_LMS_BYPASS_G2",
    "DFE_VGA_LMS_BYPASS_G3",
    "DFE_VGA_LMS_BYPASS_G4",
    "DFE_VGA_LMS_BYPASS_G5",
    "DFE_VGA_LOW_VT_GUARD",
    "DFE_VGA_MAJVALUE",
    "DFE_VGA_MAJVOTE",
    "DFE_VGA_MAX_G1",
    "DFE_VGA_MAX_G2",
    "DFE_VGA_MAX_G3_PVT_FAST",
    "DFE_VGA_MAX_G3_PVT_NOM",
    "DFE_VGA_MAX_G3_PVT_SLOW",
    "DFE_VGA_MAX_G4_PVT_FAST",
    "DFE_VGA_MAX_G4_PVT_NOM",
    "DFE_VGA_MAX_G4_PVT_SLOW",
    "DFE_VGA_MAX_G5_PVT_FAST",
    "DFE_VGA_MAX_G5_PVT_NOM",
    "DFE_VGA_MAX_G5_PVT_SLOW",
    "DFE_VGA_MIN_G1",
    "DFE_VGA_MIN_G2",
    "DFE_VGA_MIN_G3",
    "DFE_VGA_MIN_G4",
    "DFE_VGA_MIN_G5",
    "DFE_VGA_OVER_EQ_BYPASS",
    "DFE_VGA_OVER_EQ_FLIP",
    "DFE_VGA_THRESH_MAX",
    "DFE_VGA_THRESH_MIN",
    "DFE_VGA_TS_DEL",
    "DFE_VGA_TS_DEL_DN",
    "DFE_VGA_TS_DN_G1",
    "DFE_VGA_TS_DN_G2",
    "DFE_VGA_TS_DN_G3",
    "DFE_VGA_TS_DN_G4",
    "DFE_VGA_TS_DN_G5",
    "DFE_VGA_TS_G1",
    "DFE_VGA_TS_G2",
    "DFE_VGA_TS_G3",
    "DFE_VGA_TS_G4",
    "DFE_VGA_TS_G5",
    "DFE_VGA_TS_MIDDLE_DN_G1",
    "DFE_VGA_TS_MIDDLE_DN_G2",
    "DFE_VGA_TS_MIDDLE_DN_G3",
    "DFE_VGA_TS_MIDDLE_DN_G4",
    "DFE_VGA_TS_MIDDLE_DN_G5",
    "DFE_VGA_TS_MIDDLE_G1",
    "DFE_VGA_TS_MIDDLE_G2",
    "DFE_VGA_TS_MIDDLE_G3",
    "DFE_VGA_TS_MIDDLE_G4",
    "DFE_VGA_TS_MIDDLE_G5",
    "DFE_VGA_TS_STEP",
    "DFE_VGA_TS_STEP_DN",
    "DFE_VGA_TS_STOP_DN_G1",
    "DFE_VGA_TS_STOP_DN_G2",
    "DFE_VGA_TS_STOP_DN_G3",
    "DFE_VGA_TS_STOP_DN_G4",
    "DFE_VGA_TS_STOP_DN_G5",
    "DFE_VGA_TS_STOP_G1",
    "DFE_VGA_TS_STOP_G2",
    "DFE_VGA_TS_STOP_G3",
    "DFE_VGA_TS_STOP_G4",
    "DFE_VGA_TS_STOP_G5",
    "DFE_VGA_VT_GUARD_BYPASS",
    "DISABLE_CL49_BERMON",
    "DISABLE_ECC_CL91_BUFFER_BLK0",
    "DISABLE_ECC_CL91_BUFFER_BLK1",
    "DISABLE_ECC_CL91_BUFFER_BLK2",
    "DISABLE_ECC_CL91_FEC_RAM1_HI",
    "DISABLE_ECC_CL91_FEC_RAM1_LO",
    "DISABLE_ECC_CL91_FEC_RAM2_HI",
    "DISABLE_ECC_CL91_FEC_RAM2_LO",
    "DISABLE_ECC_DESKEW_MEM_0",
    "DISABLE_ECC_DESKEW_MEM_1",
    "DISABLE_ECC_DESKEW_MEM_2",
    "DISABLE_ECC_FEC_MEM_0",
    "DISABLE_ECC_FEC_MEM_1",
    "DISABLE_ECC_FEC_MEM_2",
    "DISABLE_ECC_FEC_MEM_3",
    "DISABLE_REMOTE_FAULT",
    "DIS_CL82_BERMON",
    "DIS_SCRAMBLER",
    "DLEV_AEQ_1_STEP",
    "DLEV_AEQ_ENA_OV",
    "DLEV_AEQ_ENA_REG",
    "DLEV_AEQ_FINE_STEP_SIZE",
    "DLEV_AEQ_MUX_SEL_OVR",
    "DLEV_AEQ_MUX_SEL_REG",
    "DLEV_AEQ_OVR",
    "DLEV_AEQ_REG",
    "DLEV_AEQ_SELECT_OV",
    "DLEV_AEQ_SELECT_REG",
    "DLEV_AEQ_STEP_SIZE",
    "DLEV_AEQ_SWRST",
    "DLEV_AEQ_UP_DN_INV",
    "DLEV_AEQ_WAIT",
    "DLEV_DELTA_THRS",
    "DLEV_TARGET_HIGH_G4_PVT_FAST",
    "DLEV_TARGET_HIGH_G4_PVT_NOM",
    "DLEV_TARGET_HIGH_G4_PVT_SLOW",
    "DLEV_TARGET_HIGH_G5_PVT_FAST",
    "DLEV_TARGET_HIGH_G5_PVT_NOM",
    "DLEV_TARGET_HIGH_G5_PVT_SLOW",
    "DLEV_TARGET_LOW_G4_PVT_FAST",
    "DLEV_TARGET_LOW_G4_PVT_NOM",
    "DLEV_TARGET_LOW_G4_PVT_SLOW",
    "DLEV_TARGET_LOW_G5_PVT_FAST",
    "DLEV_TARGET_LOW_G5_PVT_NOM",
    "DLEV_TARGET_LOW_G5_PVT_SLOW",
    "DME_LOCKED",
    "DME_MV_PAIR",
    "DME_PAGE",
    "DME_STATE",
    "DP_CDR_GSHFT_DONE_BYP",
    "DP_CLK_GATE_DMUX_DIS",
    "DP_CTRL_REG",
    "DP_DATA_CTRL_REG",
    "DP_EF_ALIGN_DIS",
    "DP_EF_ANA_ENA",
    "DP_EF_BCA_FOM_ENA",
    "DP_EF_BCA_FOM_MARGIN_MODE",
    "DP_EF_BCA_FOM_MIN_SEL",
    "DP_EF_BCA_FOM_MODE",
    "DP_EF_BCA_FOM_SEQUENCE",
    "DP_EF_BIT_DESEL_15_0",
    "DP_EF_BIT_DESEL_31_16",
    "DP_EF_CDR_ROAM_SEL",
    "DP_EF_CDR_ROAM_SEL_MUX_RXA",
    "DP_EF_COMP_SEL",
    "DP_EF_COUNT_SEL",
    "DP_EF_DATA_SNAP_15_0",
    "DP_EF_DATA_SNAP_31_16",
    "DP_EF_DATA_SNAP_ENA",
    "DP_EF_ENA",
    "DP_EF_ERRORCOUNT",
    "DP_EF_ERROR_SNAP_15_0",
    "DP_EF_ERROR_SNAP_31_16",
    "DP_EF_ESERRTRGR",
    "DP_EF_EYEMEAS_PASS",
    "DP_EF_EYE_BOTTOM_00",
    "DP_EF_EYE_BOTTOM_01",
    "DP_EF_EYE_BOTTOM_10",
    "DP_EF_EYE_BOTTOM_11",
    "DP_EF_EYE_HEIGHT_THR",
    "DP_EF_EYE_LEFT_00",
    "DP_EF_EYE_LEFT_01",
    "DP_EF_EYE_LEFT_10",
    "DP_EF_EYE_LEFT_11",
    "DP_EF_EYE_RIGHT_00",
    "DP_EF_EYE_RIGHT_01",
    "DP_EF_EYE_RIGHT_10",
    "DP_EF_EYE_RIGHT_11",
    "DP_EF_EYE_TOP_00",
    "DP_EF_EYE_TOP_01",
    "DP_EF_EYE_TOP_10",
    "DP_EF_EYE_TOP_11",
    "DP_EF_EYE_WIDTH_THR",
    "DP_EF_FIXED_PTAP_PERIOD",
    "DP_EF_FLIP_UPLOW",
    "DP_EF_FOM_DONE",
    "DP_EF_FOM_QUALITY",
    "DP_EF_FW_SIDE_SEL",
    "DP_EF_H1ENA_REG",
    "DP_EF_H1_SEL_REG",
    "DP_EF_H2ENA_REG",
    "DP_EF_H2_SEL_REG",
    "DP_EF_HORI_SEARCH_START",
    "DP_EF_HORI_SEARCH_STEP",
    "DP_EF_LEFT_EDGE_QUAL",
    "DP_EF_PH_ROTATE_DIS",
    "DP_EF_PITAP",
    "DP_EF_PITAP_ENA",
    "DP_EF_PITAP_MUX_RXA",
    "DP_EF_PRESCALER",
    "DP_EF_RESET_N",
    "DP_EF_ROAM_SNAP_15_0",
    "DP_EF_ROAM_SNAP_31_16",
    "DP_EF_ROAM_SS_SNAP_15_0",
    "DP_EF_ROAM_SS_SNAP_31_16",
    "DP_EF_ROTATE_STEP",
    "DP_EF_RUN",
    "DP_EF_RXDATA_SEL",
    "DP_EF_RX_MARGIN_ENA",
    "DP_EF_RX_MARGIN_H1_SEL",
    "DP_EF_RX_MARGIN_H2_SEL",
    "DP_EF_RX_MARGIN_VOFFSET_SCALER",
    "DP_EF_SAMPCNT_ROTAT_THR",
    "DP_EF_SAMPCNT_THR_15_0",
    "DP_EF_SAMPCNT_THR_31_16",
    "DP_EF_SAMPLECOUNT_15_0",
    "DP_EF_SAMPLECOUNT_31_16",
    "DP_EF_SEARCH_ABORT",
    "DP_EF_SEARCH_DONE",
    "DP_EF_SEARCH_ERROR_THR",
    "DP_EF_SEARCH_FOM_ABORT",
    "DP_EF_SEARCH_GNT",
    "DP_EF_SEARCH_HW_REQ",
    "DP_EF_SEARCH_NON_HW_REQ",
    "DP_EF_SEARCH_REG_ENA",
    "DP_EF_SEARCH_ROTATE_FAIL",
    "DP_EF_SEARCH_RX_MARGIN_ABORT",
    "DP_EF_SEARCH_SEL",
    "DP_EF_SELPN",
    "DP_EF_SKEW_SEL",
    "DP_EF_SPARE_REG",
    "DP_EF_STOP",
    "DP_EF_TRANS_SNAP_15_0",
    "DP_EF_TRANS_SNAP_31_16",
    "DP_EF_VERT_SEARCH_COARSE_STEP",
    "DP_EF_VERT_SEARCH_FINE_RANGE",
    "DP_EF_VERT_SEARCH_FINE_STEP",
    "DP_EF_VERT_SEARCH_START",
    "DP_EF_VWMARGIN",
    "DP_EF_VWMARGIN_MUX_BIN",
    "DP_EF_WAIT_CNT",
    "DP_FOM_ABORT_OV",
    "DP_FOM_ABORT_REG",
    "DP_FOM_DONE_OV",
    "DP_FOM_DONE_REG",
    "DP_FOM_START_OV",
    "DP_FOM_START_REG",
    "DP_LKDETVALID_LOCK_CNT_G1",
    "DP_LKDETVALID_LOCK_CNT_G2",
    "DP_LKDETVALID_LOCK_CNT_G3",
    "DP_LKDETVALID_LOCK_CNT_G4",
    "DP_LKDETVALID_LOCK_CNT_G5",
    "DP_LKDETVALID_UNLOCK_CNT_G1",
    "DP_LKDETVALID_UNLOCK_CNT_G2",
    "DP_LKDETVALID_UNLOCK_CNT_G3",
    "DP_LKDETVALID_UNLOCK_CNT_G4",
    "DP_LKDETVALID_UNLOCK_CNT_G5",
    "DP_LOCK_TIME_MEASURE_ENA",
    "DP_PCIE_CONFIGREG",
    "DP_PE_RX_DATA_IDLE_DIS",
    "DP_PGC_CDRLKTIMERREG",
    "DP_PGC_ERROFREG",
    "DP_PGC_FREEZE_INSYNCREG",
    "DP_PGC_FREEZE_NOSYNCREG",
    "DP_PGC_FREEZE_PCRDERRREG",
    "DP_PGC_INSYNCREG",
    "DP_PGC_LFSRERRREG",
    "DP_PGC_LOCK2DATA_SEL_FREEZE",
    "DP_PGC_PCBITERRREG",
    "DP_PGC_PCCAPTUREREG",
    "DP_PGC_PCDATA_CAPTURE_REG",
    "DP_PGC_PCDATA_CHK_ERRREG",
    "DP_PGC_PCDATA_RD_15_0",
    "DP_PGC_PCDATA_RD_31_16",
    "DP_PGC_PCDATA_RD_39_32",
    "DP_PGC_PCERRPTREG",
    "DP_PGC_PCPNSELREG",
    "DP_PGC_PCRDERREQZEROREG",
    "DP_PGC_PCRDERRREG",
    "DP_PGC_PCRDWORDREG_15_0",
    "DP_PGC_PCRDWORDREG_31_16",
    "DP_PGC_PCRDWORDREG_47_32",
    "DP_PGC_PCRESYNCREG",
    "DP_PGC_PCSELREG",
    "DP_PGC_PCWRERRREG",
    "DP_PGC_PCWRWORDREG_15_0",
    "DP_PGC_PCWRWORDREG_31_16",
    "DP_PGC_PCWRWORDREG_47_32",
    "DP_PGC_PC_ERRORCNT_FREEZE",
    "DP_PGC_PGERRREG",
    "DP_PGC_PGPNSELREG",
    "DP_PGC_PGSELREG",
    "DP_PGC_PGUDPEXTREG",
    "DP_PGC_PGUDPREG_15_0",
    "DP_PGC_PGUDPREG_31_16",
    "DP_PGC_PGUDPREG_39_32",
    "DP_PGC_PGUDPSELREG",
    "DP_PGC_PNDONEREG",
    "DP_PGC_RUN4EVERREG",
    "DP_PGC_SYNCLOSSREG",
    "DP_PGC_T1ERRREG",
    "DP_PGC_T2ERRREG",
    "DP_PGC_T4ERRREG",
    "DP_PGC_TOGSELREG",
    "DP_PGC_WORDUFREG",
    "DP_RXA_PFD_DISABLE_BYP",
    "DP_RXA_PLL_FB_DIV_RESETN_BYP",
    "DP_RX_CLK_GATE_CLK66T_OV",
    "DP_RX_CLK_GATE_CLK66T_REG",
    "DP_RX_DATA_IDLE_DIS",
    "DP_RX_DGDIS",
    "DP_RX_FRQCHK_FAIL",
    "DP_RX_FRQCHK_PASS",
    "DP_RX_FRQINVLD",
    "DP_RX_FRQINVLD_CLKSEL",
    "DP_RX_LOCKTOREF",
    "DP_RX_LOCKTOREFDLY_G0",
    "DP_RX_LOCKTOREFDLY_G1",
    "DP_RX_LOCKTOREFDLY_G2",
    "DP_RX_LOCKTOREFDLY_G3",
    "DP_RX_LOCKTOREFDLY_G4",
    "DP_RX_LOCKTOREFDLY_G5",
    "DP_RX_MARGIN_ABORT_OV",
    "DP_RX_MARGIN_ABORT_REG",
    "DP_RX_MARGIN_START_OV",
    "DP_RX_MARGIN_START_REG",
    "DP_RX_PDCLK_SOURCE_BYP",
    "DP_RX_PFD_DIS_HOLD_CNT",
    "DP_RX_PPMPDREG",
    "DP_RX_PPMREG_G1",
    "DP_RX_PPMREG_G2",
    "DP_RX_PPMREG_G3",
    "DP_RX_PPMREG_G4",
    "DP_RX_PPMREG_G5",
    "DP_RX_RESET_HOLD_CNT",
    "DP_RX_SWRST",
    "DP_RX_SYNCDET",
    "DP_RX_SYNCDET_INV",
    "DP_RX_WORDMODE_64_ENA_OV",
    "DP_RX_WORDMODE_64_ENA_REG",
    "DP_SET_RXD_CLK_GATE_CLK66T",
    "DP_SET_TXD_CLK_GATE_CLK32T",
    "DP_SET_TXD_CLK_GATE_CLK66T",
    "DP_SPARE_REG",
    "DP_SS_ERROR_THR",
    "DP_SS_HORI_COARSE_STEP_SEL",
    "DP_SS_HORI_FINE_STEP_SEL",
    "DP_SS_HORI_PASSING_THR",
    "DP_SS_HORI_STOP_THR_SEL",
    "DP_SS_PCPNSELREG",
    "DP_SS_PCWRWORDREG",
    "DP_SS_REG_RESET_N",
    "DP_SS_RXDWREG",
    "DP_SS_TEST_DONE",
    "DP_SS_TEST_ENA",
    "DP_SS_TEST_PASS",
    "DP_SS_TIMER_THR",
    "DP_SS_WAIT_CNT",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G0",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G1",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G2",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G3",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G4",
    "DP_TXACORE_PIPELINE_ENA_SHDW_G5",
    "DP_TXACORE_PIPELINE_ENA_SHDW_OV",
    "DP_TXACORE_PIPELINE_ENA_SHDW_REG",
    "DP_TX_CLK_32T_DISABLE_OV",
    "DP_TX_CLK_32T_DISABLE_REG",
    "DP_TX_CLK_66T_DISABLE_OV",
    "DP_TX_CLK_66T_DISABLE_REG",
    "DP_TX_DATAVALID_FORCE",
    "DP_TX_DATAVALID_OVRDE",
    "DP_TX_DATA_32_ENA_OV",
    "DP_TX_DATA_32_ENA_REG",
    "DP_TX_DATA_PIPELINE_ENA",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G0",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G1",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G2",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G3",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G4",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_G5",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_OV",
    "DP_TX_DATA_PIPELINE_ENA_SHDW_REG",
    "DP_TX_DFWLPBKREG",
    "DP_TX_DGDIS",
    "DP_TX_DGOV",
    "DP_TX_FIFOWRENA_FORCE",
    "DP_TX_FIFOWRENA_OVRDE",
    "DP_TX_FIFO_CLKSEL",
    "DP_TX_FIFO_OF",
    "DP_TX_FIFO_PTR_TEST",
    "DP_TX_FIFO_UF",
    "DP_TX_IDLESYNCEN",
    "DP_TX_IDLESYNCEN_FIFO",
    "DP_TX_IDLESYNCEN_OVRDE",
    "DP_TX_IDLE_FORCE",
    "DP_TX_IDLE_OVRDE",
    "DP_TX_LBTESTREG",
    "DP_TX_PDCLK_SOURCE_BYP",
    "DP_TX_RESET_FIFO_DEL_ENA_G0",
    "DP_TX_RESET_FIFO_DEL_ENA_G1",
    "DP_TX_RESET_FIFO_DEL_ENA_G2",
    "DP_TX_RESET_FIFO_DEL_ENA_G3",
    "DP_TX_RESET_FIFO_DEL_ENA_G4",
    "DP_TX_RESET_FIFO_DEL_ENA_G5",
    "DP_TX_RESET_FIFO_DEL_ENA_OV",
    "DP_TX_RESET_FIFO_DEL_ENA_REG",
    "DP_TX_RESET_HOLD_CNT",
    "DP_TX_REVLPBKREG",
    "DP_TX_SATA_MAP_BYP",
    "DP_TX_SWRST",
    "DP_TX_SYNC_ENA",
    "DP_TX_WORDMODE_64_ENA_OV",
    "DP_TX_WORDMODE_64_ENA_REG",
    "DTE_XS",
    "DYNAMIC_SAS_SATA_SWITCHING_ENA",
    "EF_ABORT_ON_RATE_CHANGE",
    "EF_EQFRZ_BYP",
    "ENABLE_TX_LANE",
    "ENERGY_DETECT",
    "ERRGEN_EN_PH0",
    "ERRGEN_EN_PH1",
    "ERRGEN_EN_PH2",
    "ERRGEN_EN_PH3",
    "ERRORED_BLOCKS_HO",
    "ERRORED_BLOCKS_HO_PRESENT",
    "ERROR_EN_OVR_PER_STREAM",
    "ERROR_EN_OVR_VAL_PER_STREAM",
    "ERROR_MASK_15_0",
    "ERROR_MASK_31_16",
    "ERROR_MASK_47_32",
    "ERROR_MASK_63_48",
    "ERROR_MASK_65_64",
    "ERROR_STATE",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO",
    "ERR_EVENT_ADDRESS_DESKEW_0",
    "ERR_EVENT_ADDRESS_DESKEW_1",
    "ERR_EVENT_ADDRESS_DESKEW_2",
    "ERR_EVENT_ADDRESS_FEC_0",
    "ERR_EVENT_ADDRESS_FEC_1",
    "ERR_EVENT_ADDRESS_FEC_2",
    "ERR_EVENT_ADDRESS_FEC_3",
    "ERR_EVENT_ADDRESS_SPEED_CFG",
    "EYE_LM",
    "EYE_RM",
    "FCLK_PERIOD",
    "FEC_ALIGN_STATUS_LH",
    "FEC_ALIGN_STATUS_LIVE",
    "FEC_ALIGN_STATUS_LL",
    "FEC_BYP_CORR_ABILITY",
    "FEC_BYP_CORR_EN",
    "FEC_BYP_IND_ABILITY",
    "FEC_BYP_IND_EN",
    "FEC_DBG_BYP_CORR",
    "FEC_ENABLE",
    "FEC_ERROR_CODE_ALL_PER_STREAM",
    "FEC_ERR_ENABLE_PER_STREAM",
    "FEC_MEM_0_1BIT_INT_EN",
    "FEC_MEM_0_1BIT_INT_STATUS",
    "FEC_MEM_0_2BIT_INT_EN",
    "FEC_MEM_0_2BIT_INT_STATUS",
    "FEC_MEM_1_1BIT_INT_EN",
    "FEC_MEM_1_1BIT_INT_STATUS",
    "FEC_MEM_1_2BIT_INT_EN",
    "FEC_MEM_1_2BIT_INT_STATUS",
    "FEC_MEM_2_1BIT_INT_EN",
    "FEC_MEM_2_1BIT_INT_STATUS",
    "FEC_MEM_2_2BIT_INT_EN",
    "FEC_MEM_2_2BIT_INT_STATUS",
    "FEC_MEM_3_1BIT_INT_EN",
    "FEC_MEM_3_1BIT_INT_STATUS",
    "FEC_MEM_3_2BIT_INT_EN",
    "FEC_MEM_3_2BIT_INT_STATUS",
    "FEC_REQ",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_0",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_1",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_2",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_3",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_0",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_1",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_2",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_3",
    "FIVE_BIT_XOR_EN",
    "FOM_CDR_RELOCK_OFF",
    "FOM_DONE",
    "FOM_EQFRZ_BYP",
    "FOM_QUALITY",
    "FOM_START",
    "FRAC_NS",
    "GLASTEST_ADJ",
    "GLASTEST_DAT_15_0",
    "GLASTEST_DAT_31_16",
    "GLASTEST_DAT_47_32",
    "GLASTEST_DAT_51_48",
    "GLASTEST_EN",
    "GLASTEST_EXP_15_0",
    "GLASTEST_EXP_31_16",
    "GLASTEST_EXP_47_32",
    "GLASTEST_EXP_51_48",
    "GLASTEST_ID",
    "GLASTEST_ONESHOT",
    "GLAS_TPMA_CAPTURE_ADJ_0",
    "GLAS_TPMA_CAPTURE_ADJ_1",
    "GLAS_TPMA_CAPTURE_ADJ_2",
    "GLAS_TPMA_CAPTURE_ADJ_3",
    "GLAS_TPMA_CAPTURE_DATA_0",
    "GLAS_TPMA_CAPTURE_DATA_1",
    "GLAS_TPMA_CAPTURE_DATA_2",
    "GLAS_TPMA_CAPTURE_DATA_3",
    "GLAS_TPMA_CAPTURE_EN",
    "GLAS_TPMA_CAPTURE_MASK",
    "GOOD_PARITY_CNT",
    "HCD_CL91_EN",
    "HCD_DBG_CL74_BASE_EN",
    "HCD_DBG_CL74_UP_EN",
    "HG2_CODEC",
    "HG2_ENABLE",
    "HG2_MESSAGE_INVALID_CODE_ENABLE",
    "HISTORY_RXSM_STATE",
    "HI_BER",
    "HI_BER_LH",
    "HI_BER_LL",
    "HI_SER_LH",
    "HI_SER_LIVE",
    "HI_SER_LL",
    "HP_MODE",
    "IEEE_25G_5BIT_XOR",
    "IEEE_25G_AM0_FORMAT",
    "IEEE_25G_AM123_FORMAT",
    "IEEE_25G_AM_EN",
    "IEEE_25G_CWSCR_EN",
    "IEEE_COUNT_SEL",
    "IEEE_ERRORED_BLOCKS",
    "IEEE_WINDOW_SEL",
    "IGNORE_LINK_TIMER_PERIOD",
    "ILKN_SEL",
    "INT_PORT0",
    "INT_PORT0_MASK",
    "INT_PORT1",
    "INT_PORT1_MASK",
    "INT_PORT2",
    "INT_PORT2_MASK",
    "INT_PORT3",
    "INT_PORT3_MASK",
    "INVALID_PARITY_CNT",
    "INV_RX_ORDER",
    "INV_TX_ORDER",
    "IQSA_ABORT_ON_RATE_CHANGE",
    "IQSA_DONE",
    "IQSA_IS_PARKED_OV",
    "IQSA_IS_PARKED_REG",
    "IQSA_PARK_REQ_OV",
    "IQSA_PARK_REQ_REG",
    "IQSA_QSKEW",
    "IQSA_RESET_ON_RELOCK",
    "IQSA_RESET_ON_RELOCK_PD",
    "IQSA_STOPPED_OV",
    "IQSA_STOPPED_REG",
    "JTAG_VHYST_REG",
    "LANE0_DEBUG_INFO",
    "LANE1_DEBUG_INFO",
    "LANE2_DEBUG_INFO",
    "LANE3_DEBUG_INFO",
    "LANE4_DEBUG_INFO",
    "LANE_0_AM_1_0",
    "LANE_0_AM_2",
    "LANE_1_AM_1_0",
    "LANE_1_AM_2",
    "LANE_MODE",
    "LANE_MODE_OEN",
    "LATCH_LINKDOWN_ENABLE",
    "LD_CONTROL_VALID",
    "LD_PAGE_0",
    "LD_PAGE_1",
    "LD_PAGE_2",
    "LD_PAGE_REQ",
    "LD_PAGE_REQ_EN",
    "LD_PAGE_REQ_INT",
    "LD_SEQ_RESTART",
    "LINKFAILTIMERQUAL_EN",
    "LINKFAILTIMER_DIS",
    "LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD",
    "LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD",
    "LINK_INTERRUPT",
    "LINK_INTERRUPT_LH",
    "LINK_STATUS",
    "LINK_STATUS_LH",
    "LINK_STATUS_LL",
    "LN_DP_H_RSTB",
    "LN_DP_H_RSTB_OEN",
    "LN_H_RSTB",
    "LN_RX_H_PWRDN",
    "LN_TX_H_PWRDN",
    "LOCAL_FAULT",
    "LOCAL_FAULT_LH",
    "LOCAL_PCS_LOOPBACK_ENABLE",
    "LOGICAL0_TO_PHY_SEL",
    "LOGICAL1_TO_PHY_SEL",
    "LOGICAL2_TO_PHY_SEL",
    "LOGICAL3_TO_PHY_SEL",
    "LOOPCNT0",
    "LOOPCNT0_OEN",
    "LOOPCNT1",
    "LOOPCNT1_OEN",
    "LPI_ENABLE",
    "LPI_RECEIVED",
    "LPI_RECEIVED_LH",
    "LP_BASE1",
    "LP_BASE2",
    "LP_BASE3",
    "LP_OUI_UP1",
    "LP_OUI_UP2",
    "LP_OUI_UP3",
    "LP_OUI_UP4",
    "LP_OUI_UP5",
    "LP_PAGE_0",
    "LP_PAGE_1",
    "LP_PAGE_2",
    "LP_PAGE_RDY",
    "LP_PAGE_RDY_EN",
    "LP_PAGE_RDY_INT",
    "LTXSM_STATE",
    "MAC_CREDITGENCNT",
    "MAC_CREDITGENCNT_OEN",
    "MASTER_PLL",
    "MASTER_PORT_NUM",
    "MDIO_FORCE",
    "MDIO_RESET_REGS",
    "MISC1_RESERVED",
    "MODEL_NUMBER",
    "MSA_25G_5BIT_XOR",
    "MSA_25G_AM0_FORMAT",
    "MSA_25G_AM123_FORMAT",
    "MSA_25G_AM_EN",
    "MSA_25G_CWSCR_EN",
    "MSA_50G_AM0_FORMAT",
    "MSA_50G_AM123_FORMAT",
    "MSA_COUNT_SEL",
    "MSA_IEEE_DET_EN",
    "MSA_IEEE_DET_STATE",
    "MSA_IEEE_DET_TIMEPERIOD",
    "MSA_WINDOW_SEL",
    "MULTIPRTS_EN",
    "NEXT_PAGE",
    "NEXT_PAGE_WAIT",
    "NUM_ADVERTISED_LANES",
    "NUM_LANES",
    "NUM_LANES_OEN",
    "NUM_LANES_OVERRIDE_VALUE",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO",
    "ONE_BIT_ERR_EVENT_DESKEW_0",
    "ONE_BIT_ERR_EVENT_DESKEW_1",
    "ONE_BIT_ERR_EVENT_DESKEW_2",
    "ONE_BIT_ERR_EVENT_FEC_0",
    "ONE_BIT_ERR_EVENT_FEC_1",
    "ONE_BIT_ERR_EVENT_FEC_2",
    "ONE_BIT_ERR_EVENT_FEC_3",
    "ONE_BIT_ERR_EVENT_SPEED_CFG",
    "OSR_MODE",
    "OSR_MODE_OEN",
    "OSTS_CRC_CALC_MODE",
    "OS_MODE",
    "OS_MODE_OEN",
    "OUI_LOWER_DATA",
    "OUI_UPPER_DATA",
    "PAGE_TOO_LONG",
    "PAGE_TOO_SHORT",
    "PCS_XS",
    "PD_2P5G_KX_EN",
    "PD_CL37_COMPLETED",
    "PD_COMPLETED",
    "PD_DME_LOCK_TIMER_PERIOD",
    "PD_IN_PROGRESS",
    "PD_KX_EN",
    "PD_SD_TIMER_PERIOD",
    "PD_SPEED_STATUS_0",
    "PD_SPEED_STATUS_1",
    "PHY_XS",
    "PINFO_ALLOW_ALTCLK_OFF",
    "PINFO_ALLOW_ALTCLK_OFFO",
    "PINFO_ALLOW_VDDA_OFF",
    "PINFO_ALLOW_VDDA_OFFO",
    "PINFO_ALLOW_VDDH_OFF",
    "PINFO_ALLOW_VDDH_OFFO",
    "PINFO_ASIC_CLKPD",
    "PINFO_ASIC_CLKPDO",
    "PINFO_ASIC_CLK_SOURCE",
    "PINFO_ASIC_CLK_SOURCEO",
    "PINFO_C2C_ENA",
    "PINFO_C2C_ENAO",
    "PINFO_FOM_DONE",
    "PINFO_FOM_DONEO",
    "PINFO_FOM_QUALITY",
    "PINFO_FOM_QUALITYO",
    "PINFO_FOM_START",
    "PINFO_FOM_STARTO",
    "PINFO_IORECAL",
    "PINFO_IORECALO",
    "PINFO_LANE_DISABLE",
    "PINFO_LANE_DISABLEO",
    "PINFO_MDIO_GLOBAL_WRITE_ENA",
    "PINFO_MDIO_GLOBAL_WRITE_ENAO",
    "PINFO_RECAL_REQUEST",
    "PINFO_RECAL_REQUESTO",
    "PINFO_RHIGH",
    "PINFO_RHIGHO",
    "PINFO_RHIGH_DONE",
    "PINFO_RHIGH_DONEO",
    "PINFO_RXTX_TESTMUXO",
    "PINFO_RX_APPLICATION_MODE",
    "PINFO_RX_APPLICATION_MODEO",
    "PINFO_RX_BITSLIP",
    "PINFO_RX_BITSLIPO",
    "PINFO_RX_BITSLIP_ENA",
    "PINFO_RX_BITSLIP_ENAO",
    "PINFO_RX_BKCHENA",
    "PINFO_RX_BKCHENAO",
    "PINFO_RX_CDRRELOCK",
    "PINFO_RX_CDRRELOCKO",
    "PINFO_RX_DEV_SLEEP",
    "PINFO_RX_DEV_SLEEPO",
    "PINFO_RX_EQFRZ",
    "PINFO_RX_EQFRZO",
    "PINFO_RX_EQPRESET",
    "PINFO_RX_EQPRESETO",
    "PINFO_RX_EQ_PH0",
    "PINFO_RX_EQ_PH0O",
    "PINFO_RX_ERRTRGR",
    "PINFO_RX_ERRTRGRO",
    "PINFO_RX_HOTINSERT",
    "PINFO_RX_HOTINSERTO",
    "PINFO_RX_INVERT",
    "PINFO_RX_INVERTO",
    "PINFO_RX_LOCKTOREF",
    "PINFO_RX_LOCKTOREFO",
    "PINFO_RX_LOL",
    "PINFO_RX_LOLO",
    "PINFO_RX_LOS",
    "PINFO_RX_LOSO",
    "PINFO_RX_LOSVREF",
    "PINFO_RX_LOSVREFO",
    "PINFO_RX_MARGIN_CNT_SNAP",
    "PINFO_RX_MARGIN_CNT_SNAPO",
    "PINFO_RX_MARGIN_CNT_VALID",
    "PINFO_RX_MARGIN_CNT_VALIDO",
    "PINFO_RX_MARGIN_DIR",
    "PINFO_RX_MARGIN_DIRO",
    "PINFO_RX_MARGIN_ERR_CNT",
    "PINFO_RX_MARGIN_ERR_CNTO",
    "PINFO_RX_MARGIN_ERR_CNT_RST",
    "PINFO_RX_MARGIN_ERR_CNT_RSTO",
    "PINFO_RX_MARGIN_IN_PROG",
    "PINFO_RX_MARGIN_IN_PROGO",
    "PINFO_RX_MARGIN_OFFSET",
    "PINFO_RX_MARGIN_OFFSETO",
    "PINFO_RX_MARGIN_SAMP_CNT",
    "PINFO_RX_MARGIN_SAMP_CNTO",
    "PINFO_RX_MARGIN_SAMP_CNT_RST",
    "PINFO_RX_MARGIN_SAMP_CNT_RSTO",
    "PINFO_RX_MARGIN_START",
    "PINFO_RX_MARGIN_STARTO",
    "PINFO_RX_P0SPD_A",
    "PINFO_RX_P0SPD_AO",
    "PINFO_RX_P0SPD_B",
    "PINFO_RX_P0SPD_BO",
    "PINFO_RX_P0SPD_C",
    "PINFO_RX_P0SPD_COO",
    "PINFO_RX_P0SPD_D",
    "PINFO_RX_P0SPD_DO",
    "PINFO_RX_P1OFFPD",
    "PINFO_RX_P1OFFPDO",
    "PINFO_RX_P1PD_A",
    "PINFO_RX_P1PD_AO",
    "PINFO_RX_P1PD_B",
    "PINFO_RX_P1PD_BO",
    "PINFO_RX_P1PD_C",
    "PINFO_RX_P1PD_COO",
    "PINFO_RX_P1SNZPD",
    "PINFO_RX_P1SNZPDO",
    "PINFO_RX_P2PD",
    "PINFO_RX_P2PDO",
    "PINFO_RX_PARTIALPD",
    "PINFO_RX_PARTIALPDO",
    "PINFO_RX_PHYREADY",
    "PINFO_RX_PHYREADYO",
    "PINFO_RX_PLL_READY",
    "PINFO_RX_PLL_READYO",
    "PINFO_RX_RATECHANGE_ENA",
    "PINFO_RX_RATECHANGE_ENAO",
    "PINFO_RX_RATESEL",
    "PINFO_RX_RATESELO",
    "PINFO_RX_REFCLK_SELECT",
    "PINFO_RX_REFCLK_SELECTO",
    "PINFO_RX_SLUMBERPD",
    "PINFO_RX_SLUMBERPDO",
    "PINFO_RX_SPAREIN_BIT0",
    "PINFO_RX_SPAREIN_BIT0O",
    "PINFO_RX_SPAREIN_BIT1",
    "PINFO_RX_SPAREIN_BIT1O",
    "PINFO_RX_SPAREIN_BIT2",
    "PINFO_RX_SPAREIN_BIT2O",
    "PINFO_RX_SPAREIN_BIT3",
    "PINFO_RX_SPAREIN_BIT3O",
    "PINFO_RX_SPAREIN_BIT4",
    "PINFO_RX_SPAREIN_BIT4O",
    "PINFO_RX_SPAREIN_BIT5",
    "PINFO_RX_SPAREIN_BIT5O",
    "PINFO_RX_SPAREIN_BIT6",
    "PINFO_RX_SPAREIN_BIT6O",
    "PINFO_RX_SPAREIN_BIT7",
    "PINFO_RX_SPAREIN_BIT7O",
    "PINFO_RX_SPAREOUT",
    "PINFO_RX_SPAREOUTO",
    "PINFO_RX_SYNCALIGNENA",
    "PINFO_RX_SYNCALIGNENAO",
    "PINFO_RX_SYNCDET",
    "PINFO_RX_SYNCDETO",
    "PINFO_RX_TXFIRDN_C0",
    "PINFO_RX_TXFIRDN_C0O",
    "PINFO_RX_TXFIRDN_CM1",
    "PINFO_RX_TXFIRDN_CM1O",
    "PINFO_RX_TXFIRDN_CP1",
    "PINFO_RX_TXFIRDN_CP1O",
    "PINFO_RX_TXFIRREQUEST_C0",
    "PINFO_RX_TXFIRREQUEST_C0O",
    "PINFO_RX_TXFIRREQUEST_CM1",
    "PINFO_RX_TXFIRREQUEST_CM1O",
    "PINFO_RX_TXFIRREQUEST_CP1",
    "PINFO_RX_TXFIRREQUEST_CP1O",
    "PINFO_RX_TXFIRUP_C0",
    "PINFO_RX_TXFIRUP_C0O",
    "PINFO_RX_TXFIRUP_CM1",
    "PINFO_RX_TXFIRUP_CM1O",
    "PINFO_RX_TXFIRUP_CP1",
    "PINFO_RX_TXFIRUP_CP1O",
    "PINFO_RX_WORDMODE",
    "PINFO_RX_WORDMODEO",
    "PINFO_SERDES_CLKREQN",
    "PINFO_SERDES_CLKREQNO",
    "PINFO_SERDES_DIG_TESTMUX",
    "PINFO_SERDES_REFCLK_OFF_ACK",
    "PINFO_SERDES_REFCLK_OFF_ACKO",
    "PINFO_SERDES_REFCLK_OFF_REQ",
    "PINFO_SERDES_REFCLK_OFF_REQO",
    "PINFO_SERDES_RX_RESETN",
    "PINFO_SERDES_RX_RESETNO",
    "PINFO_SERDES_TX_RESETN",
    "PINFO_SERDES_TX_RESETNO",
    "PINFO_SOC_ABUS_CONTENTION",
    "PINFO_SOC_ABUS_CONTENTIONO",
    "PINFO_SOC_ABUS_DRIVEN",
    "PINFO_SOC_ABUS_DRIVENO",
    "PINFO_TEMPSENSE_DATA",
    "PINFO_TEMPSENSE_DATAO",
    "PINFO_TEMPSENSE_DATA_VLD",
    "PINFO_TEMPSENSE_DATA_VLDO",
    "PINFO_TEST_ACEXTEST_EN_OV",
    "PINFO_TEST_ACEXTEST_EN_REG",
    "PINFO_TEST_ATRI_L_OV",
    "PINFO_TEST_ATRI_L_REG",
    "PINFO_TEST_CLOCK_DR_OV",
    "PINFO_TEST_CLOCK_DR_REG",
    "PINFO_TEST_DTSTMODE_OV",
    "PINFO_TEST_DTSTMODE_REG",
    "PINFO_TEST_JSIN_OV",
    "PINFO_TEST_JSIN_REG",
    "PINFO_TEST_RX_ACEXTEST_CAPTURE_OV",
    "PINFO_TEST_RX_ACEXTEST_CAPTURE_REG",
    "PINFO_TEST_RX_PAR_SCAN_OV",
    "PINFO_TEST_RX_PAR_SCAN_REG",
    "PINFO_TEST_SCTEST_OV",
    "PINFO_TEST_SCTEST_REG",
    "PINFO_TEST_SHIFT_DR_OV",
    "PINFO_TEST_SHIFT_DR_REG",
    "PINFO_TEST_SOUT_PAR_OV",
    "PINFO_TEST_SOUT_PAR_REG",
    "PINFO_TEST_TX_ACEXTEST_RTI_OV",
    "PINFO_TEST_TX_ACEXTEST_RTI_REG",
    "PINFO_TEST_TX_PAR_SCAN_OV",
    "PINFO_TEST_TX_PAR_SCAN_REG",
    "PINFO_TEST_UPDATE_DR_OV",
    "PINFO_TEST_UPDATE_DR_REG",
    "PINFO_TX_50OHM_IDLE",
    "PINFO_TX_50OHM_IDLEO",
    "PINFO_TX_AMP",
    "PINFO_TX_AMPO",
    "PINFO_TX_APPLICATION_MODE",
    "PINFO_TX_APPLICATION_MODEO",
    "PINFO_TX_C0",
    "PINFO_TX_C0O",
    "PINFO_TX_CM1",
    "PINFO_TX_CM1O",
    "PINFO_TX_CP1",
    "PINFO_TX_CP1O",
    "PINFO_TX_DEV_SLEEP",
    "PINFO_TX_DEV_SLEEPO",
    "PINFO_TX_INVERT",
    "PINFO_TX_INVERTO",
    "PINFO_TX_MASTER_PLL",
    "PINFO_TX_MASTER_PLLO",
    "PINFO_TX_P0SPD_A",
    "PINFO_TX_P0SPD_AO",
    "PINFO_TX_P0SPD_B",
    "PINFO_TX_P0SPD_BO",
    "PINFO_TX_P0SPD_C",
    "PINFO_TX_P0SPD_COO",
    "PINFO_TX_P0SPD_D",
    "PINFO_TX_P0SPD_DO",
    "PINFO_TX_P1OFFPD",
    "PINFO_TX_P1OFFPDO",
    "PINFO_TX_P1PD_A",
    "PINFO_TX_P1PD_AO",
    "PINFO_TX_P1PD_B",
    "PINFO_TX_P1PD_BO",
    "PINFO_TX_P1PD_C",
    "PINFO_TX_P1PD_COO",
    "PINFO_TX_P1SNZPD",
    "PINFO_TX_P1SNZPDO",
    "PINFO_TX_P2PD",
    "PINFO_TX_P2PDO",
    "PINFO_TX_PARTIALPD",
    "PINFO_TX_PARTIALPDO",
    "PINFO_TX_PDCLK_SOURCE",
    "PINFO_TX_PDCLK_SOURCEO",
    "PINFO_TX_PHYREADY",
    "PINFO_TX_PHYREADYO",
    "PINFO_TX_PI_PHASE",
    "PINFO_TX_PI_PHASEO",
    "PINFO_TX_PI_PHASE_VALID",
    "PINFO_TX_PI_PHASE_VALIDO",
    "PINFO_TX_PI_READY",
    "PINFO_TX_PI_READYO",
    "PINFO_TX_PLL_READY",
    "PINFO_TX_PLL_READYO",
    "PINFO_TX_RATECHANGE_ENA",
    "PINFO_TX_RATECHANGE_ENAO",
    "PINFO_TX_RATESEL",
    "PINFO_TX_RATESELO",
    "PINFO_TX_REFCLK_SELECT",
    "PINFO_TX_REFCLK_SELECTO",
    "PINFO_TX_RXDETENA",
    "PINFO_TX_RXDETENAO",
    "PINFO_TX_RXDETVLD",
    "PINFO_TX_RXDETVLDO",
    "PINFO_TX_RXPRES",
    "PINFO_TX_RXPRESO",
    "PINFO_TX_SLUMBERPD",
    "PINFO_TX_SLUMBERPDO",
    "PINFO_TX_SPAREIN_BIT0",
    "PINFO_TX_SPAREIN_BIT0O",
    "PINFO_TX_SPAREIN_BIT1",
    "PINFO_TX_SPAREIN_BIT1O",
    "PINFO_TX_SPAREIN_BIT2",
    "PINFO_TX_SPAREIN_BIT2O",
    "PINFO_TX_SPAREIN_BIT3",
    "PINFO_TX_SPAREIN_BIT3O",
    "PINFO_TX_SPAREIN_BIT4",
    "PINFO_TX_SPAREIN_BIT4O",
    "PINFO_TX_SPAREIN_BIT5",
    "PINFO_TX_SPAREIN_BIT5O",
    "PINFO_TX_SPAREIN_BIT6",
    "PINFO_TX_SPAREIN_BIT6O",
    "PINFO_TX_SPAREIN_BIT7",
    "PINFO_TX_SPAREIN_BIT7O",
    "PINFO_TX_SPAREOUT",
    "PINFO_TX_SPAREOUTO",
    "PINFO_TX_SSC_ENA",
    "PINFO_TX_SSC_ENAO",
    "PINFO_TX_WORDCLK_SEL",
    "PINFO_TX_WORDCLK_SELO",
    "PINFO_TX_WORDMODE",
    "PINFO_TX_WORDMODEO",
    "PIN_ALLOW_ALTCLK_OFF_STATUS",
    "PIN_ALLOW_VDDA_OFF_STATUS",
    "PIN_ALLOW_VDDH_OFF_STATUS",
    "PIN_ASIC_CLK_SOURCE_STATUS",
    "PIN_FOM_DONE_STATUS",
    "PIN_FOM_QUALITY_STATUS",
    "PIN_RX_ERRTRGR_STATUS",
    "PIN_RX_LOCKTOREF_STATUS",
    "PIN_RX_LOS_STATUS",
    "PIN_RX_MARGIN_CNT_VALID_STATUS",
    "PIN_RX_MARGIN_ERR_CNT_STATUS",
    "PIN_RX_MARGIN_IN_PROG_STATUS",
    "PIN_RX_MARGIN_SAMP_CNT_STATUS",
    "PIN_RX_PHYREADY_STATUS",
    "PIN_RX_PLL_READY_STATUS",
    "PIN_RX_SPAREOUT_STATUS",
    "PIN_RX_SYNCDET_STATUS",
    "PIN_RX_TXFIRDN_C0_STATUS",
    "PIN_RX_TXFIRDN_CM1_STATUS",
    "PIN_RX_TXFIRDN_CP1_STATUS",
    "PIN_RX_TXFIRUP_C0_STATUS",
    "PIN_RX_TXFIRUP_CM1_STATUS",
    "PIN_RX_TXFIRUP_CP1_STATUS",
    "PIN_SERDES_DIG_TESTMUX_STATUS",
    "PIN_SERDES_REFCLK_OFF_ACK_STATUS",
    "PIN_SOC_ABUS_DRIVEN_STATUS",
    "PIN_TX_PDCLK_SOURCE_STATUS",
    "PIN_TX_PHYREADY_STATUS",
    "PIN_TX_PLL_READY_STATUS",
    "PIN_TX_RXDETVLD_STATUS",
    "PIN_TX_RXPRES_STATUS",
    "PIN_TX_SPAREOUT_STATUS",
    "PIPELINE_RESET_COUNT",
    "PLL0_LOCK_OVRD",
    "PLL0_LOCK_STS",
    "PLL0_VCOCLK4PCS_VLD_OVRD",
    "PLL1_LOCK_OVRD",
    "PLL1_LOCK_STS",
    "PLL1_VCOCLK4PCS_VLD_OVRD",
    "PLL2_LOCK_OVRD",
    "PLL2_LOCK_STS",
    "PLL3_LOCK_OVRD",
    "PLL3_LOCK_STS",
    "PLL_DUALMODE_CAL_SAS4",
    "PLL_DUALMODE_CAL_SAS4O",
    "PLL_LOCK_TIMED_OUT",
    "PLL_LOCK_TIMER_PERIOD",
    "PLL_RESET_EN",
    "PLL_TEMPERATURE_THRESH0",
    "PLL_TEMPERATURE_THRESH1",
    "PLL_TEMP_OFFSET_BIN0_A",
    "PLL_TEMP_OFFSET_BIN0_B",
    "PLL_TEMP_OFFSET_BIN0_C",
    "PLL_TEMP_OFFSET_BIN1_A",
    "PLL_TEMP_OFFSET_BIN1_B",
    "PLL_TEMP_OFFSET_BIN1_C",
    "PLL_TEMP_OFFSET_BIN2_A",
    "PLL_TEMP_OFFSET_BIN2_B",
    "PLL_TEMP_OFFSET_BIN2_C",
    "PLL_TEMP_OFFSET_BYPASS",
    "PLL_TEMP_OFFSET_BYPASSO",
    "PMA_PMD",
    "PMD_LOCK_TIMED_OUT",
    "PMD_LOCK_TIMER_PERIOD",
    "PMD_TX_LATENCY_FRAC_NS",
    "PMD_TX_LATENCY_INT_NS",
    "PM_CMKEEPER_TIME",
    "PM_CONFIG_P2PD_MODE",
    "PM_CONFIG_P2PD_MODEO",
    "PM_DFECLK_ENA_WAIT_TIME",
    "PM_DFE_FRZ_HOLD_TIME_G1",
    "PM_DFE_FRZ_HOLD_TIME_G2",
    "PM_DFE_FRZ_HOLD_TIME_G3",
    "PM_DFE_FRZ_HOLD_TIME_G4",
    "PM_DFE_FRZ_HOLD_TIME_G5",
    "PM_DISABLE_RX_QLOCK_DURING_PWRMGMT",
    "PM_DISABLE_TX_QLOCK_DURING_PWRMGMT",
    "PM_EARLY2PD_WAIT_TIME",
    "PM_EARLY2SLEEP_WAIT_TIME",
    "PM_EARLY_CONFIG_NORM",
    "PM_EARLY_ISO_ENA_NORM",
    "PM_EARLY_ISO_OV",
    "PM_EARLY_ISO_REG",
    "PM_GATE_REFCLK_DEEP_PD_ENA",
    "PM_IGNORE_RECOV_ON_CLKREQ",
    "PM_IN_PROGRESS_OV",
    "PM_IN_PROGRESS_REG",
    "PM_LN_DIS_RST_ENA",
    "PM_LN_DIS_RST_LENGTH_CTRL",
    "PM_PD2EARLY_WAIT_TIME",
    "PM_PDFORCE_OV",
    "PM_PDFORCE_REG",
    "PM_PD_BIAS_RX_OV",
    "PM_PD_BIAS_RX_REG",
    "PM_PD_BIAS_TX_OV",
    "PM_PD_BIAS_TX_REG",
    "PM_POSTSLEEP_WAIT_TIME",
    "PM_PREVENT_PD_OV",
    "PM_PREVENT_PD_REG",
    "PM_PWRGATING_CONFIG_DS",
    "PM_PWRGATING_CONFIG_NORM",
    "PM_PWRGATING_CONFIG_P1OFF",
    "PM_PWRGATING_CONFIG_P1PDC",
    "PM_PWRGATING_CONFIG_P1SNZ",
    "PM_PWRGATING_CONFIG_SL",
    "PM_REFCLK_ISO_ENA_OV",
    "PM_REFCLK_ISO_ENA_REG",
    "PM_RXDFECONFIG",
    "PM_RXDFECONFIG_ENA",
    "PM_RX_AFE_QUICKCHRGE_TIMER",
    "PM_RX_CTLE_PRO",
    "PM_RX_CTLE_PRO_ENA",
    "PM_RX_CTLE_PRS",
    "PM_RX_CTLE_PRS_ENA",
    "PM_RX_EXITPT_WAIT_TIME",
    "PM_RX_EXITSB_WAIT_TIME",
    "PM_RX_LOS_RECOVERY_TIME",
    "PM_RX_P0SA_EXITPT_TIME",
    "PM_RX_P0SA_MODE_CTRL",
    "PM_RX_PDPLL_DELAY_TIME",
    "PM_RX_PD_CDR_DS",
    "PM_RX_PD_CDR_NORM",
    "PM_RX_PD_CDR_P0SB",
    "PM_RX_PD_CDR_P0SC",
    "PM_RX_PD_CDR_P1A",
    "PM_RX_PD_CDR_P1B",
    "PM_RX_PD_CDR_P1C",
    "PM_RX_PD_CDR_P1OFF",
    "PM_RX_PD_CDR_P1SNZ",
    "PM_RX_PD_CDR_PL",
    "PM_RX_PD_CDR_SL",
    "PM_RX_PD_DFE_DS",
    "PM_RX_PD_DFE_NORM",
    "PM_RX_PD_DFE_P0SB",
    "PM_RX_PD_DFE_P0SC",
    "PM_RX_PD_DFE_P1A",
    "PM_RX_PD_DFE_P1B",
    "PM_RX_PD_DFE_P1C",
    "PM_RX_PD_DFE_P1OFF",
    "PM_RX_PD_DFE_P1SNZ",
    "PM_RX_PD_DFE_PL",
    "PM_RX_PD_DFE_SL",
    "PM_RX_PD_LOS_DS",
    "PM_RX_PD_LOS_NORM",
    "PM_RX_PD_LOS_P0SB",
    "PM_RX_PD_LOS_P0SC",
    "PM_RX_PD_LOS_P1A",
    "PM_RX_PD_LOS_P1B",
    "PM_RX_PD_LOS_P1C",
    "PM_RX_PD_LOS_P1OFF",
    "PM_RX_PD_LOS_P1SNZ",
    "PM_RX_PD_LOS_PL",
    "PM_RX_PD_LOS_SL",
    "PM_RX_PD_ROAM_DS",
    "PM_RX_PD_ROAM_NORM",
    "PM_RX_PD_ROAM_P0SB",
    "PM_RX_PD_ROAM_P0SC",
    "PM_RX_PD_ROAM_P1A",
    "PM_RX_PD_ROAM_P1B",
    "PM_RX_PD_ROAM_P1C",
    "PM_RX_PD_ROAM_P1OFF",
    "PM_RX_PD_ROAM_P1SNZ",
    "PM_RX_PD_ROAM_PL",
    "PM_RX_PD_ROAM_SL",
    "PM_RX_PD_VCO_DS",
    "PM_RX_PD_VCO_NORM",
    "PM_RX_PD_VCO_P0SB",
    "PM_RX_PD_VCO_P0SC",
    "PM_RX_PD_VCO_P1A",
    "PM_RX_PD_VCO_P1B",
    "PM_RX_PD_VCO_P1C",
    "PM_RX_PD_VCO_P1OFF",
    "PM_RX_PD_VCO_P1SNZ",
    "PM_RX_PD_VCO_PL",
    "PM_RX_PD_VCO_SL",
    "PM_RX_PD_VREG_AFE_DS",
    "PM_RX_PD_VREG_AFE_NORM",
    "PM_RX_PD_VREG_AFE_P0SB",
    "PM_RX_PD_VREG_AFE_P0SC",
    "PM_RX_PD_VREG_AFE_P1A",
    "PM_RX_PD_VREG_AFE_P1B",
    "PM_RX_PD_VREG_AFE_P1C",
    "PM_RX_PD_VREG_AFE_P1OFF",
    "PM_RX_PD_VREG_AFE_P1SNZ",
    "PM_RX_PD_VREG_AFE_PL",
    "PM_RX_PD_VREG_AFE_SL",
    "PM_RX_PD_VREG_DFE_DS",
    "PM_RX_PD_VREG_DFE_NORM",
    "PM_RX_PD_VREG_DFE_P0SB",
    "PM_RX_PD_VREG_DFE_P0SC",
    "PM_RX_PD_VREG_DFE_P1A",
    "PM_RX_PD_VREG_DFE_P1B",
    "PM_RX_PD_VREG_DFE_P1C",
    "PM_RX_PD_VREG_DFE_P1OFF",
    "PM_RX_PD_VREG_DFE_P1SNZ",
    "PM_RX_PD_VREG_DFE_PL",
    "PM_RX_PD_VREG_DFE_SL",
    "PM_RX_PD_VREG_VCO_OV",
    "PM_RX_PD_VREG_VCO_REG",
    "PM_RX_PLL_QLOCK_TIME",
    "PM_RX_POSTPM_WAIT_TIME",
    "PM_RX_PREPM_WAIT_TIME",
    "PM_RX_QLOCK_ON_PD_VCOREG",
    "PM_RX_QUICKCHRGE_OV",
    "PM_RX_QUICKCHRGE_REG",
    "PM_RX_QUICKCHRGE_TIMER",
    "PM_RX_RESET_WAIT_TIME",
    "PM_RX_USE_QLOCK_FOR_PLL",
    "PM_RX_WAITCLK_WAIT_TIME",
    "PM_RX_WCLK_GATING_P0SA_ENA",
    "PM_SLEEP2EARLY_WAIT_TIME",
    "PM_SLEEP_OV",
    "PM_SLEEP_REG",
    "PM_TX_CMK_ENA_DS",
    "PM_TX_CMK_ENA_NORM",
    "PM_TX_CMK_ENA_P0SB",
    "PM_TX_CMK_ENA_P0SC",
    "PM_TX_CMK_ENA_P1A",
    "PM_TX_CMK_ENA_P1B",
    "PM_TX_CMK_ENA_P1C",
    "PM_TX_CMK_ENA_P1OFF",
    "PM_TX_CMK_ENA_P1SNZ",
    "PM_TX_CMK_ENA_PL",
    "PM_TX_CMK_ENA_SL",
    "PM_TX_EXITPT_WAIT_TIME",
    "PM_TX_EXITSB_WAIT_TIME",
    "PM_TX_FB_VROUT_1P1",
    "PM_TX_FB_VROUT_1P1_ENA",
    "PM_TX_P0SA_EXITPT_TIME",
    "PM_TX_P0SA_MODE_CTRL",
    "PM_TX_PDDRVTOP_EXTEND_TIME",
    "PM_TX_PDPLL_DELAY_TIME",
    "PM_TX_PD_ASIC_CLK_DS",
    "PM_TX_PD_ASIC_CLK_NORM",
    "PM_TX_PD_ASIC_CLK_P0SB",
    "PM_TX_PD_ASIC_CLK_P0SC",
    "PM_TX_PD_ASIC_CLK_P1A",
    "PM_TX_PD_ASIC_CLK_P1B",
    "PM_TX_PD_ASIC_CLK_P1C",
    "PM_TX_PD_ASIC_CLK_P1OFF",
    "PM_TX_PD_ASIC_CLK_P1SNZ",
    "PM_TX_PD_ASIC_CLK_PL",
    "PM_TX_PD_ASIC_CLK_SL",
    "PM_TX_PD_CSER_DS",
    "PM_TX_PD_CSER_NORM",
    "PM_TX_PD_CSER_P0SB",
    "PM_TX_PD_CSER_P0SC",
    "PM_TX_PD_CSER_P1A",
    "PM_TX_PD_CSER_P1B",
    "PM_TX_PD_CSER_P1C",
    "PM_TX_PD_CSER_P1OFF",
    "PM_TX_PD_CSER_P1SNZ",
    "PM_TX_PD_CSER_PL",
    "PM_TX_PD_CSER_SL",
    "PM_TX_PD_DRVTOP_DS",
    "PM_TX_PD_DRVTOP_NORM",
    "PM_TX_PD_DRVTOP_P0SB",
    "PM_TX_PD_DRVTOP_P0SC",
    "PM_TX_PD_DRVTOP_P1A",
    "PM_TX_PD_DRVTOP_P1B",
    "PM_TX_PD_DRVTOP_P1C",
    "PM_TX_PD_DRVTOP_P1OFF",
    "PM_TX_PD_DRVTOP_P1SNZ",
    "PM_TX_PD_DRVTOP_PL",
    "PM_TX_PD_DRVTOP_SL",
    "PM_TX_PD_PCIE_SSCCLK_DS",
    "PM_TX_PD_PCIE_SSCCLK_NORM",
    "PM_TX_PD_PCIE_SSCCLK_P0SB",
    "PM_TX_PD_PCIE_SSCCLK_P0SC",
    "PM_TX_PD_PCIE_SSCCLK_P1A",
    "PM_TX_PD_PCIE_SSCCLK_P1B",
    "PM_TX_PD_PCIE_SSCCLK_P1C",
    "PM_TX_PD_PCIE_SSCCLK_P1OFF",
    "PM_TX_PD_PCIE_SSCCLK_P1SNZ",
    "PM_TX_PD_PCIE_SSCCLK_PL",
    "PM_TX_PD_PCIE_SSCCLK_SL",
    "PM_TX_PD_PLL_DS",
    "PM_TX_PD_PLL_NORM",
    "PM_TX_PD_PLL_P0SB",
    "PM_TX_PD_PLL_P0SC",
    "PM_TX_PD_PLL_P1A",
    "PM_TX_PD_PLL_P1B",
    "PM_TX_PD_PLL_P1C",
    "PM_TX_PD_PLL_P1OFF",
    "PM_TX_PD_PLL_P1SNZ",
    "PM_TX_PD_PLL_PL",
    "PM_TX_PD_PLL_SL",
    "PM_TX_PD_VCO_DS",
    "PM_TX_PD_VCO_NORM",
    "PM_TX_PD_VCO_P0SB",
    "PM_TX_PD_VCO_P0SC",
    "PM_TX_PD_VCO_P1A",
    "PM_TX_PD_VCO_P1B",
    "PM_TX_PD_VCO_P1C",
    "PM_TX_PD_VCO_P1OFF",
    "PM_TX_PD_VCO_P1SNZ",
    "PM_TX_PD_VCO_PL",
    "PM_TX_PD_VCO_REG_OV",
    "PM_TX_PD_VCO_REG_VAL",
    "PM_TX_PD_VCO_SL",
    "PM_TX_PD_VREG_DS",
    "PM_TX_PD_VREG_NORM",
    "PM_TX_PD_VREG_P0SB",
    "PM_TX_PD_VREG_P0SC",
    "PM_TX_PD_VREG_P1A",
    "PM_TX_PD_VREG_P1B",
    "PM_TX_PD_VREG_P1C",
    "PM_TX_PD_VREG_P1OFF",
    "PM_TX_PD_VREG_P1SNZ",
    "PM_TX_PD_VREG_PL",
    "PM_TX_PD_VREG_SL",
    "PM_TX_PLL_QLOCK_TIME",
    "PM_TX_POSTPM_WAIT_TIME",
    "PM_TX_PREPM_WAIT_TIME",
    "PM_TX_QLOCK_ON_PD_VCOREG",
    "PM_TX_QUICKCHRGE_OV",
    "PM_TX_QUICKCHRGE_REG",
    "PM_TX_QUICKCHRGE_TIMER",
    "PM_TX_RESET_WAIT_TIME",
    "PM_TX_SHARED_PLLSM_TIMER1",
    "PM_TX_SHARED_PLLSM_TIMER2",
    "PM_TX_SHRDPLLSM_PDPLL_OV",
    "PM_TX_SHRDPLLSM_PDPLL_VAL",
    "PM_TX_SHRDPLLSM_PDVCO_OV",
    "PM_TX_SHRDPLLSM_PDVCO_VAL",
    "PM_TX_SHRDPLLSM_PD_VREG_VCO_OV",
    "PM_TX_SHRDPLLSM_PD_VREG_VCO_VAL",
    "PM_TX_SHRDPLLSM_ROFF_REQ_OV",
    "PM_TX_SHRDPLLSM_ROFF_REQ_VAL",
    "PM_TX_SHRDPLLSM_SWCLK_OV",
    "PM_TX_SHRDPLLSM_SWCLK_VAL",
    "PM_TX_USE_QLOCK_FOR_PLL",
    "PM_TX_VRSET_VREG_DAT",
    "PM_TX_VRSET_VREG_DAT_ENA",
    "PM_TX_WAITCLK_WAIT_TIME",
    "PORT_MODE_SEL",
    "POR_H_RSTB",
    "PRTAD_BCST",
    "PRTP_DATA_PATTERN_SEL",
    "PRTP_ERR_COUNT",
    "PRTP_LOCK",
    "PSLL0_TO_VL_MAPPING",
    "PSLL1_TO_VL_MAPPING",
    "PSLL2_TO_VL_MAPPING",
    "PSLL3_TO_VL_MAPPING",
    "PSLL4_TO_VL_MAPPING",
    "PULSE_TOO_LONG",
    "PULSE_TOO_MODERATE",
    "PULSE_TOO_SHORT",
    "QSKEW_WALK_DONE_BYP",
    "RATESEL",
    "REDUCED_PREAMBLE_EN",
    "REFCLK_SEL",
    "REF_CLK_DIV_2",
    "REF_CLK_HYST_EN",
    "REGID1",
    "REGID2",
    "REMOTE_FAULT",
    "REMOTE_FAULT_LH",
    "REMOTE_FAULT_SET",
    "REMOTE_PCS_LOOPBACK_ENABLE",
    "RESERVED0",
    "RESERVED1",
    "RESERVED2",
    "RESERVED3",
    "RESERVED4",
    "RESERVED5",
    "RESOLUTION_ERROR",
    "RESOLVED_25_MODE",
    "RESOLVED_PORT_MODE",
    "RESTART_LOCK_LH",
    "RESTART_LOCK_LIVE",
    "RESTART_LOCK_LL",
    "REV_LETTER",
    "REV_NUMBER",
    "RF_MEM_TM",
    "RHIGH_DONE_BYPASS",
    "RSTB_LANE",
    "RSTB_TX_LANE",
    "RS_FEC_REQ_EN",
    "RS_FEC_REQ_SEL",
    "RXA_BITSLIP_ENA_O_OV",
    "RXA_BITSLIP_ENA_O_REG",
    "RXA_BITSLIP_O_OV",
    "RXA_BITSLIP_O_REG",
    "RXA_CDR_FL_DAC_PD_OVERRIDE",
    "RXA_CLK6T_SLIP_ENA_O_OV",
    "RXA_CLK6T_SLIP_ENA_O_REG",
    "RXA_CLK6T_SLIP_O_OV",
    "RXA_CLK6T_SLIP_O_REG",
    "RXA_CP_BOOST_DLY_G1",
    "RXA_CP_BOOST_DLY_G1_SRIS",
    "RXA_CP_BOOST_DLY_G2",
    "RXA_CP_BOOST_DLY_G2_SRIS",
    "RXA_CP_BOOST_DLY_G3",
    "RXA_CP_BOOST_DLY_G3_SRIS",
    "RXA_CP_BOOST_DLY_G4",
    "RXA_CP_BOOST_DLY_G4_SRIS",
    "RXA_CP_BOOST_DLY_G5",
    "RXA_CP_BOOST_DLY_G5_SRIS",
    "RXA_CP_BOOST_L2D",
    "RXA_CP_BOOST_L2R",
    "RXA_CP_BOOST_OV",
    "RXA_CP_BOOST_VAL",
    "RXA_EVEN_ERROR_H2N_OFFSET_OVERFLOW",
    "RXA_EVEN_ERROR_H2P_OFFSET_OVERFLOW",
    "RXA_EVEN_H1N_H2N_OFFSET_OVERFLOW",
    "RXA_EVEN_H1N_H2P_OFFSET_OVERFLOW",
    "RXA_EVEN_H1P_H2N_OFFSET_OVERFLOW",
    "RXA_EVEN_H1P_H2P_OFFSET_OVERFLOW",
    "RXA_EVEN_ROAM_OFFSET_OVERFLOW",
    "RXA_EVEN_SSROAM_OFFSET_OVERFLOW",
    "RXA_EVEN_TRAN_H2N_OFFSET_OVERFLOW",
    "RXA_EVEN_TRAN_H2P_OFFSET_OVERFLOW",
    "RXA_LIMIT_DATA_OFFSET_ON_OVERFLOW",
    "RXA_LIMIT_ERROR_OFFSET_ON_OVERFLOW",
    "RXA_LIMIT_ROAM_OFFSET_ON_OVERFLOW",
    "RXA_LIMIT_SSROAM_OFFSET_ON_OVERFLOW",
    "RXA_LIMIT_TRAN_OFFSET_ON_OVERFLOW",
    "RXA_LOSTEST",
    "RXA_ODD_ERROR_H2N_OFFSET_OVERFLOW",
    "RXA_ODD_ERROR_H2P_OFFSET_OVERFLOW",
    "RXA_ODD_H1N_H2N_OFFSET_OVERFLOW",
    "RXA_ODD_H1N_H2P_OFFSET_OVERFLOW",
    "RXA_ODD_H1P_H2N_OFFSET_OVERFLOW",
    "RXA_ODD_H1P_H2P_OFFSET_OVERFLOW",
    "RXA_ODD_ROAM_OFFSET_OVERFLOW",
    "RXA_ODD_SSROAM_OFFSET_OVERFLOW",
    "RXA_ODD_TRAN_H2N_OFFSET_OVERFLOW",
    "RXA_ODD_TRAN_H2P_OFFSET_OVERFLOW",
    "RXA_PFD_DISABLE_L2D",
    "RXA_PFD_DISABLE_L2R",
    "RXD_CLK6T_ENA",
    "RXD_COMDETS",
    "RXD_DFE_DCC_IOFF_REG",
    "RXD_DFE_DCC_QOFF_REG",
    "RXD_IICAL_DONE",
    "RXD_IICAL_ENA",
    "RXD_IICAL_ERROR",
    "RXD_IICAL_ITRCNT",
    "RXD_IICAL_MANMODE",
    "RXD_IICAL_MANSTART",
    "RXD_IICAL_SUBDIS",
    "RXD_II_CMP_HI_SKEW_OV",
    "RXD_II_CMP_HI_SKEW_REG",
    "RXD_IRCAL_DONE",
    "RXD_IRCAL_ENA",
    "RXD_IRCAL_ERROR",
    "RXD_IRCAL_ITRCNT",
    "RXD_IRCAL_MANMODE",
    "RXD_IRCAL_MANSTART",
    "RXD_IRCAL_SUBDIS",
    "RXD_IRPHASE_OFF_REG",
    "RXD_IR_CMP_HI_SKEW_OV",
    "RXD_IR_CMP_HI_SKEW_REG",
    "RXD_PCIE_GEN4_OV",
    "RXD_PCIE_GEN4_REG",
    "RXD_PCIE_GEN5_OV",
    "RXD_PCIE_GEN5_REG",
    "RXD_PE_BASED_IRCAL_CTRL_DIS",
    "RXD_PE_QSKEW",
    "RXD_PE_QSKEW_WALK_ENA",
    "RXD_QQCAL_DONE",
    "RXD_QQCAL_ENA",
    "RXD_QQCAL_ERROR",
    "RXD_QQCAL_ITRCNT",
    "RXD_QQCAL_MANMODE",
    "RXD_QQCAL_MANSTART",
    "RXD_QQCAL_SUBDIS",
    "RXD_QQ_CMP_HI_SKEW_OV",
    "RXD_QQ_CMP_HI_SKEW_REG",
    "RXD_RM_PHASE_ALIGN_DIS_OV",
    "RXD_RM_PHASE_ALIGN_DIS_REG",
    "RXD_RM_PHASE_ALIGN_DONE",
    "RXD_RM_PHASE_DIV2_READ",
    "RXD_RM_PHASE_DIV4_READ",
    "RXD_RM_PHASE_DIV8_READ",
    "RXD_RPHASE_INIT_WALK_DIS",
    "RXD_RX_DMUX_ENA_OV",
    "RXD_RX_DMUX_ENA_VAL",
    "RXD_WORD_20_4T_ENA_OV",
    "RXD_WORD_20_4T_ENA_REG",
    "RXFIFO_EMPTY",
    "RXFIFO_FULL",
    "RXFIFO_OVERRUN",
    "RXFIFO_UNDERRUN",
    "RXLOCK_SM_BKCHENA_OV",
    "RXLOCK_SM_BKCHENA_REG",
    "RXLOCK_SM_CDRRELOCK_MUX_SEL_OV",
    "RXLOCK_SM_CDRRELOCK_MUX_SEL_REG",
    "RXLOCK_SM_CDRRELOCK_PIN_OV",
    "RXLOCK_SM_CDRRELOCK_PIN_REG",
    "RXLOCK_SM_CTRL_REG",
    "RXLOCK_SM_DFE_EQ_DONE_OV",
    "RXLOCK_SM_DFE_EQ_DONE_REG",
    "RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G1",
    "RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G2",
    "RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G3",
    "RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G4",
    "RXLOCK_SM_DFE_EQ_DONE_WAIT_BYP_G5",
    "RXLOCK_SM_FRQCHK_ENA_OV",
    "RXLOCK_SM_FRQCHK_ENA_REG",
    "RXLOCK_SM_FRQCHK_ENA_ST_G1",
    "RXLOCK_SM_FRQCHK_ENA_ST_G2",
    "RXLOCK_SM_FRQCHK_ENA_ST_G3",
    "RXLOCK_SM_FRQCHK_ENA_ST_G4",
    "RXLOCK_SM_FRQCHK_ENA_ST_G5",
    "RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G1",
    "RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G2",
    "RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G3",
    "RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G4",
    "RXLOCK_SM_FRQCHK_FAIL_EQPRESET_DIS_G5",
    "RXLOCK_SM_FRQCHK_FAIL_OV",
    "RXLOCK_SM_FRQCHK_FAIL_REG",
    "RXLOCK_SM_FRQCHK_PASS_OV",
    "RXLOCK_SM_FRQCHK_PASS_REG",
    "RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G1",
    "RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G2",
    "RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G3",
    "RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G4",
    "RXLOCK_SM_FRQCHK_PASS_WAIT_BYP_G5",
    "RXLOCK_SM_LOCKTOREF_LEG_OV",
    "RXLOCK_SM_LOCKTOREF_LEG_REG",
    "RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G1",
    "RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G2",
    "RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G3",
    "RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G4",
    "RXLOCK_SM_LOCKTOREF_LEG_WAIT_BYP_G5",
    "RXLOCK_SM_LOL_PIN_OV",
    "RXLOCK_SM_LOL_PIN_REG",
    "RXLOCK_SM_LOS_EQPRESET_DIS_G1",
    "RXLOCK_SM_LOS_EQPRESET_DIS_G2",
    "RXLOCK_SM_LOS_EQPRESET_DIS_G3",
    "RXLOCK_SM_LOS_EQPRESET_DIS_G4",
    "RXLOCK_SM_LOS_EQPRESET_DIS_G5",
    "RXLOCK_SM_LOS_FILTER_ENA_ST1_G1",
    "RXLOCK_SM_LOS_FILTER_ENA_ST1_G2",
    "RXLOCK_SM_LOS_FILTER_ENA_ST1_G3",
    "RXLOCK_SM_LOS_FILTER_ENA_ST1_G4",
    "RXLOCK_SM_LOS_FILTER_ENA_ST1_G5",
    "RXLOCK_SM_LOS_FILTER_ENA_ST2_G1",
    "RXLOCK_SM_LOS_FILTER_ENA_ST2_G2",
    "RXLOCK_SM_LOS_FILTER_ENA_ST2_G3",
    "RXLOCK_SM_LOS_FILTER_ENA_ST2_G4",
    "RXLOCK_SM_LOS_FILTER_ENA_ST2_G5",
    "RXLOCK_SM_LOS_FILT_ENA_OV",
    "RXLOCK_SM_LOS_FILT_ENA_REG",
    "RXLOCK_SM_LOS_OV",
    "RXLOCK_SM_LOS_REG",
    "RXLOCK_SM_LOS_WAIT_BYP_G1",
    "RXLOCK_SM_LOS_WAIT_BYP_G2",
    "RXLOCK_SM_LOS_WAIT_BYP_G3",
    "RXLOCK_SM_LOS_WAIT_BYP_G4",
    "RXLOCK_SM_LOS_WAIT_BYP_G5",
    "RXLOCK_SM_PHYREADY_OV",
    "RXLOCK_SM_PHYREADY_REG",
    "RXLOCK_SM_PHYREADY_WAIT_BYP_G1",
    "RXLOCK_SM_PHYREADY_WAIT_BYP_G2",
    "RXLOCK_SM_PHYREADY_WAIT_BYP_G3",
    "RXLOCK_SM_PHYREADY_WAIT_BYP_G4",
    "RXLOCK_SM_PHYREADY_WAIT_BYP_G5",
    "RXLOCK_SM_PM_IN_PROG_BYP",
    "RXLOCK_SM_RX_IDLE_INIT_G1",
    "RXLOCK_SM_RX_IDLE_INIT_G2",
    "RXLOCK_SM_RX_IDLE_INIT_G3",
    "RXLOCK_SM_RX_IDLE_INIT_G4",
    "RXLOCK_SM_RX_IDLE_INIT_G5",
    "RXLOCK_SM_RX_IDLE_ST1_G1",
    "RXLOCK_SM_RX_IDLE_ST1_G2",
    "RXLOCK_SM_RX_IDLE_ST1_G3",
    "RXLOCK_SM_RX_IDLE_ST1_G4",
    "RXLOCK_SM_RX_IDLE_ST1_G5",
    "RXLOCK_SM_RX_IDLE_ST2_G1",
    "RXLOCK_SM_RX_IDLE_ST2_G2",
    "RXLOCK_SM_RX_IDLE_ST2_G3",
    "RXLOCK_SM_RX_IDLE_ST2_G4",
    "RXLOCK_SM_RX_IDLE_ST2_G5",
    "RXLOCK_SM_RX_IDLE_ST3_G1",
    "RXLOCK_SM_RX_IDLE_ST3_G2",
    "RXLOCK_SM_RX_IDLE_ST3_G3",
    "RXLOCK_SM_RX_IDLE_ST3_G4",
    "RXLOCK_SM_RX_IDLE_ST3_G5",
    "RXLOCK_SM_SWRST",
    "RXLOCK_SM_USE_TIMER_G1",
    "RXLOCK_SM_USE_TIMER_G2",
    "RXLOCK_SM_USE_TIMER_G3",
    "RXLOCK_SM_USE_TIMER_G4",
    "RXLOCK_SM_USE_TIMER_G5",
    "RXLOCK_SM_WAIT_G1",
    "RXLOCK_SM_WAIT_G2",
    "RXLOCK_SM_WAIT_G3",
    "RXLOCK_SM_WAIT_G4",
    "RXLOCK_SM_WAIT_G5",
    "RXLOS_FILTER_FBYPASS",
    "RXLOS_FILTER_FLENGTHF_G1",
    "RXLOS_FILTER_FLENGTHF_G2",
    "RXLOS_FILTER_FLENGTHF_G3",
    "RXLOS_FILTER_FLENGTHF_G4",
    "RXLOS_FILTER_FLENGTHF_G5",
    "RXLOS_FILTER_FLENGTHF_SCALE_G1",
    "RXLOS_FILTER_FLENGTHF_SCALE_G2",
    "RXLOS_FILTER_FLENGTHF_SCALE_G3",
    "RXLOS_FILTER_FLENGTHF_SCALE_G4",
    "RXLOS_FILTER_FLENGTHF_SCALE_G5",
    "RXLOS_FILTER_FLENGTHR_G1",
    "RXLOS_FILTER_FLENGTHR_G2",
    "RXLOS_FILTER_FLENGTHR_G3",
    "RXLOS_FILTER_FLENGTHR_G4",
    "RXLOS_FILTER_FLENGTHR_G5",
    "RXLOS_FILTER_FLENGTHR_SCALE_G1",
    "RXLOS_FILTER_FLENGTHR_SCALE_G2",
    "RXLOS_FILTER_FLENGTHR_SCALE_G3",
    "RXLOS_FILTER_FLENGTHR_SCALE_G4",
    "RXLOS_FILTER_FLENGTHR_SCALE_G5",
    "RXLOS_FILTER_SELECT_FOR_RX_LOS_OUTPUT",
    "RXPLL_NDIV_FRAC_PLL_A",
    "RXPLL_NDIV_FRAC_PLL_AO",
    "RXPLL_NDIV_FRAC_PLL_A_UPPER",
    "RXSM_RESETN_OV",
    "RXSM_RESETN_REG",
    "RXTX_1588_TS_EN",
    "RXTX_ASYNC1_TBUS_SEL",
    "RXTX_CDR_TESTMUX_SELECT",
    "RXTX_CTRL_GSHIFT_TESTMUX_SELECT",
    "RXTX_CTRL_IQSA_TESTMUX_SELECT",
    "RXTX_DFE_TESTMUX_SEL0",
    "RXTX_DFE_TESTMUX_SEL1",
    "RXTX_DP_TESTMUX_SELECT",
    "RXTX_FWD_LPBK_ENA",
    "RXTX_GLOBAL_REG_CAPTURE",
    "RXTX_GLOBAL_REG_OVERRIDE",
    "RXTX_IGNORE_LATCHED_EFUSE",
    "RXTX_IGNORE_LATCHED_RHIGH",
    "RXTX_OPTICAL_ENA",
    "RXTX_OPTICAL_ENAO",
    "RXTX_PCIE_GEN3_32",
    "RXTX_PCIE_GEN3_32O",
    "RXTX_PCIE_GEN4_32",
    "RXTX_PCIE_GEN4_32O",
    "RXTX_PCIE_GEN5_32",
    "RXTX_PCIE_GEN5_32O",
    "RXTX_PCIE_MODE",
    "RXTX_PCIE_MODEO",
    "RXTX_PVT",
    "RXTX_PVTO",
    "RXTX_REV_HS_LPBK_ENA",
    "RXTX_REV_HS_LPBK_QCLK",
    "RXTX_REV_LS_LPBK_ENA",
    "RXTX_SOC_ABUS_SEL",
    "RXTX_SPARE_REG1",
    "RXTX_SPARE_REG2",
    "RXTX_VERTAG_MAJOR",
    "RXTX_VERTAG_MINOR",
    "RX_ACORE_SPAREIN_REG",
    "RX_ACORE_SPARE_SH_REG_G1",
    "RX_ACORE_SPARE_SH_REG_G2",
    "RX_ACORE_SPARE_SH_REG_G3",
    "RX_ACORE_SPARE_SH_REG_G4",
    "RX_ACORE_SPARE_SH_REG_G5",
    "RX_ACORE_TEMPERATURE_THRESH1",
    "RX_ACORE_TEMPERATURE_THRESH2",
    "RX_ACORE_TEMPERATURE_THRESH3",
    "RX_ACORE_TEMPERATURE_THRESH4",
    "RX_ACORE_TEMPERATURE_THRESH5",
    "RX_AFE_CORE_CLK_BYPASS",
    "RX_AFSMCLK_SPEEDUP",
    "RX_AFSM_ADAPT_TIMER",
    "RX_AFSM_ADAPT_TIMER_ENA",
    "RX_AFSM_AWAKE_COUNT",
    "RX_AFSM_AWAKE_COUNT_RESET",
    "RX_AFSM_DFESM_SLEEP_ENA_MODE",
    "RX_AFSM_DFE_TEMP_TRIP_OV",
    "RX_AFSM_DFE_TEMP_TRIP_REG",
    "RX_AFSM_EQFRZ_OV",
    "RX_AFSM_EQFRZ_REG",
    "RX_AFSM_FORCE_WAKEUP",
    "RX_AFSM_FREEZ_TIMER",
    "RX_AFSM_PWRDN_COUNT",
    "RX_AFSM_PWRDN_COUNT_RESET",
    "RX_AFSM_RANGE_EXTEND",
    "RX_AFSM_TEMP_CHK_ENA",
    "RX_AFSM_TEMP_TRIP",
    "RX_AFSM_TEMP_TRIP_COUNT",
    "RX_AFSM_TEMP_TRIP_COUNT_RESET",
    "RX_AFSM_TRAINING_TIMER",
    "RX_ALT_CCIX25_ENET26_VCOSEL",
    "RX_AUTO_CDRRELOCK_ENA",
    "RX_BA_CHAR",
    "RX_BA_MASK",
    "RX_BA_POL",
    "RX_BA_SWRST",
    "RX_BB_HFILT_DIS_G0",
    "RX_BB_HFILT_DIS_G0_SRIS",
    "RX_BB_HFILT_DIS_G1",
    "RX_BB_HFILT_DIS_G1_SRIS",
    "RX_BB_HFILT_DIS_G2",
    "RX_BB_HFILT_DIS_G2_SRIS",
    "RX_BB_HFILT_DIS_G3",
    "RX_BB_HFILT_DIS_G3_SRIS",
    "RX_BB_HFILT_DIS_G4",
    "RX_BB_HFILT_DIS_G4_SRIS",
    "RX_BB_HFILT_DIS_G5",
    "RX_BB_HFILT_DIS_G5_SRIS",
    "RX_BIAS_GMTRIM_G1",
    "RX_BIAS_GMTRIM_G2",
    "RX_BIAS_GMTRIM_G3",
    "RX_BIAS_GMTRIM_G4",
    "RX_BIAS_GMTRIM_G5",
    "RX_BIAS_GMTRIM_UPRLOAD_G1",
    "RX_BIAS_GMTRIM_UPRLOAD_G2",
    "RX_BIAS_GMTRIM_UPRLOAD_G3",
    "RX_BIAS_GMTRIM_UPRLOAD_G4",
    "RX_BIAS_GMTRIM_UPRLOAD_G5",
    "RX_BIAS_JIC",
    "RX_BIAS_RTRIM_ENA_G1",
    "RX_BIAS_RTRIM_ENA_G2",
    "RX_BIAS_RTRIM_ENA_G3",
    "RX_BIAS_RTRIM_ENA_G4",
    "RX_BIAS_RTRIM_ENA_G5",
    "RX_BP",
    "RX_CDR_FL_DAC_DIN_0_ENA",
    "RX_CDR_IGAIN_L2R_SXP",
    "RX_CDR_IQMAP_DISABLE",
    "RX_CDR_IQSA_ABORT_OV",
    "RX_CDR_IQSA_ABORT_REG",
    "RX_CDR_IQSA_GNT_OV",
    "RX_CDR_IQSA_GNT_REG",
    "RX_CDR_IQSA_PARK_REQ_OV",
    "RX_CDR_IQSA_PARK_REQ_REG",
    "RX_CDR_JIC_G1",
    "RX_CDR_JIC_G2",
    "RX_CDR_JIC_G3",
    "RX_CDR_JIC_G4",
    "RX_CDR_JIC_G5",
    "RX_CDR_PI_DELAY_AT_0",
    "RX_CDR_PLL_LF_DAMP_RES_G2",
    "RX_CDR_PLL_LF_DAMP_RES_G2_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_DAMP_RES_G3",
    "RX_CDR_PLL_LF_DAMP_RES_G3_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_DAMP_RES_G4",
    "RX_CDR_PLL_LF_DAMP_RES_G4_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_DAMP_RES_G5",
    "RX_CDR_PLL_LF_DAMP_RES_G5_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_DAMP_RES_SXP",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G2",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G2_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G3",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G3_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G4",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G4_LOW_FREQ_REF",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G5",
    "RX_CDR_PLL_LF_RIPPLE_CAP_G5_LOW_FREQ_REF",
    "RX_CDR_QUADGEN_RANGE_G0",
    "RX_CDR_QUADGEN_RANGE_G1",
    "RX_CDR_QUADGEN_RANGE_G2",
    "RX_CDR_QUADGEN_RANGE_G3",
    "RX_CDR_QUADGEN_RANGE_G4",
    "RX_CDR_QUADGEN_RANGE_G5",
    "RX_CDR_RELOCK_BYP",
    "RX_CDR_RELOCK_FINAL_OV",
    "RX_CDR_RELOCK_FINAL_REG",
    "RX_CFDONE",
    "RX_CFSTART",
    "RX_CFSTATUS_A",
    "RX_CFSTATUS_B",
    "RX_CFSTATUS_C",
    "RX_CFSTATUS_OVR",
    "RX_CHANNEL_CLK_PD",
    "RX_CL36_SOP_ADJ_10UI",
    "RX_CLEAR_EQFRZ_DURING_LAT_CAL",
    "RX_CLK_GATE_DMUX",
    "RX_CLK_GATE_EEE",
    "RX_CLK_VLD_LH",
    "RX_CLK_VLD_LIVE",
    "RX_CLK_VLD_LL",
    "RX_CLK_VLD_OVRD",
    "RX_CLK_VLD_STS",
    "RX_CMUPORST",
    "RX_CMUPPMRST",
    "RX_COMDETS_CLR",
    "RX_COMDET_MODE",
    "RX_CTLE_BANDWIDTH_MODE",
    "RX_CTLE_DQ_GAINHF_OVERRIDE_N",
    "RX_CTLE_GAINDECODE_G1",
    "RX_CTLE_GAINDECODE_G2",
    "RX_CTLE_GAINDECODE_G3",
    "RX_CTLE_GAINDECODE_G4",
    "RX_CTLE_GAINDECODE_G5",
    "RX_CTLE_GAINDQ",
    "RX_CTLE_GAINHF_CDEGEN_DECODE_G1",
    "RX_CTLE_GAINHF_CDEGEN_DECODE_G2",
    "RX_CTLE_GAINHF_CDEGEN_DECODE_G3",
    "RX_CTLE_GAINHF_CDEGEN_DECODE_G4",
    "RX_CTLE_GAINHF_CDEGEN_DECODE_G5",
    "RX_CTLE_GAINHF_RDQ_DECODE_G1",
    "RX_CTLE_GAINHF_RDQ_DECODE_G2",
    "RX_CTLE_GAINHF_RDQ_DECODE_G3",
    "RX_CTLE_GAINHF_RDQ_DECODE_G4",
    "RX_CTLE_GAINHF_RDQ_DECODE_G5",
    "RX_CTLE_OUT_CNST_GM",
    "RX_CTLE_PARALLEL_ADDR",
    "RX_CTLE_PARALLEL_LOAD_MODE",
    "RX_CTLE_PARALLEL_WORD",
    "RX_CTLE_PRO_DURING_LATCHCAL",
    "RX_CTLE_PRO_DURING_LOOPBK",
    "RX_CTLE_PRS_DURING_LATCHCAL",
    "RX_CTLE_PRS_DURING_LOOPBK",
    "RX_CTLE_RHIGH_HIGH_THRESHOLD",
    "RX_CTLE_RHIGH_MED_THRESHOLD",
    "RX_CTLE_SS_GAINDC_UGRY_G1",
    "RX_CTLE_SS_GAINDC_UGRY_G2",
    "RX_CTLE_SS_GAINDC_UGRY_G3",
    "RX_CTLE_SS_GAINDC_UGRY_G4",
    "RX_CTLE_SS_GAINDC_UGRY_G5",
    "RX_CTLE_SS_GAINHF_UGRY_G1",
    "RX_CTLE_SS_GAINHF_UGRY_G2",
    "RX_CTLE_SS_GAINHF_UGRY_G3",
    "RX_CTLE_SS_GAINHF_UGRY_G4",
    "RX_CTLE_SS_GAINHF_UGRY_G5",
    "RX_CTLE_SS_PRO_G1",
    "RX_CTLE_SS_PRO_G2",
    "RX_CTLE_SS_PRO_G3",
    "RX_CTLE_SS_PRO_G4",
    "RX_CTLE_SS_PRO_G5",
    "RX_CTLE_STG_CNST_VCM",
    "RX_CTLE_UPRLOAD_HIGH_G1",
    "RX_CTLE_UPRLOAD_HIGH_G2",
    "RX_CTLE_UPRLOAD_HIGH_G3",
    "RX_CTLE_UPRLOAD_HIGH_G4",
    "RX_CTLE_UPRLOAD_HIGH_G5",
    "RX_CTLE_UPRLOAD_LOW_G1",
    "RX_CTLE_UPRLOAD_LOW_G2",
    "RX_CTLE_UPRLOAD_LOW_G3",
    "RX_CTLE_UPRLOAD_LOW_G4",
    "RX_CTLE_UPRLOAD_LOW_G5",
    "RX_CTLE_UPRLOAD_MED_G1",
    "RX_CTLE_UPRLOAD_MED_G2",
    "RX_CTLE_UPRLOAD_MED_G3",
    "RX_CTLE_UPRLOAD_MED_G4",
    "RX_CTLE_UPRLOAD_MED_G5",
    "RX_CTRL_AEQ_PDS",
    "RX_CTRL_DFE_DLEV0_PDS",
    "RX_CTRL_DFE_DLEV1_PDS",
    "RX_CTRL_DFE_DLEV_STORE0_PDRSTR",
    "RX_CTRL_DFE_DLEV_STORE1_PDRSTR",
    "RX_CTRL_DFE_DLEV_STORE2_PDRSTR",
    "RX_CTRL_DFE_DLEV_STORE3_PDRSTR",
    "RX_CTRL_H2_PDS",
    "RX_CTRL_H3_PDS",
    "RX_CTRL_H4_PDS",
    "RX_CTRL_H5_PDS",
    "RX_CTRL_H6_PDS",
    "RX_CTRL_H7_PDS",
    "RX_CTRL_H8_PDS",
    "RX_CTRL_H9_PDS",
    "RX_CTRL_ISEL_PDS",
    "RX_CTRL_SEED_FROM_REG",
    "RX_CTRL_VGA_PDS",
    "RX_DCC_FDBK_ENAF",
    "RX_DCC_FDBK_ENA_OVERRIDE",
    "RX_DCOREIN_SPARE",
    "RX_DCOREOUT_SPARE",
    "RX_DCORE_SPARE_SH_REG_G1",
    "RX_DCORE_SPARE_SH_REG_G2",
    "RX_DCORE_SPARE_SH_REG_G3",
    "RX_DCORE_SPARE_SH_REG_G4",
    "RX_DCORE_SPARE_SH_REG_G5",
    "RX_DCORE_SPARE_SH_REG_STATUS",
    "RX_DFE_EQPRESET_OV",
    "RX_DFE_EQPRESET_REG",
    "RX_DFE_FRZ_OV",
    "RX_DFE_FRZ_REG",
    "RX_DFE_PD_SM_OVERRIDE",
    "RX_DFE_PVT",
    "RX_DFE_PVTO",
    "RX_DFE_RDAC_CM",
    "RX_DFE_SEEDLD_DONE_OV",
    "RX_DFE_SEEDLD_DONE_REG",
    "RX_DISABLE_CDRRELOCK_ON_PHYREADY",
    "RX_DISABLE_CONTINUAL_DFE_MODE",
    "RX_DISABLE_HFILT_TILL_GSDONE_G0",
    "RX_DISABLE_HFILT_TILL_GSDONE_G0_SRIS",
    "RX_DISABLE_HFILT_TILL_GSDONE_G1",
    "RX_DISABLE_HFILT_TILL_GSDONE_G1_SRIS",
    "RX_DISABLE_HFILT_TILL_GSDONE_G2",
    "RX_DISABLE_HFILT_TILL_GSDONE_G2_SRIS",
    "RX_DISABLE_HFILT_TILL_GSDONE_G3",
    "RX_DISABLE_HFILT_TILL_GSDONE_G3_SRIS",
    "RX_DISABLE_HFILT_TILL_GSDONE_G4",
    "RX_DISABLE_HFILT_TILL_GSDONE_G4_SRIS",
    "RX_DISABLE_HFILT_TILL_GSDONE_G5",
    "RX_DISABLE_HFILT_TILL_GSDONE_G5_SRIS",
    "RX_DISABLE_RXLOC_CLK_GATING",
    "RX_DONE_LOCK_OVERRIDE",
    "RX_DONTBLANK_RXDATA_BKCH_RELOCK",
    "RX_DP_EF_ABORT_OV",
    "RX_DP_EF_ABORT_REG",
    "RX_DP_EF_GNT_OV",
    "RX_DP_EF_GNT_REG",
    "RX_D_STATE",
    "RX_ENABLE_FREEZ_ON_RELOCK",
    "RX_ENA_EQPRESET_DURING_BKCHENA",
    "RX_ENA_EQPRESET_DURING_PH0",
    "RX_EQSM_TRAIN_COMPLETE",
    "RX_EQ_TEMPERATURE_THRESH",
    "RX_FBDIV_RESETN_REG",
    "RX_FE_TGATEF",
    "RX_FE_TGATEO",
    "RX_FORCE_DONE_LOCK",
    "RX_FRACN_MISC_REG",
    "RX_FRONT_QUICKCHARGE_ENA",
    "RX_FRONT_VCM_FIXED",
    "RX_II_CMP_HOLD_OV",
    "RX_II_CMP_HOLD_REG",
    "RX_INVALID_SEQ",
    "RX_INVERT",
    "RX_IQSA_ACC_ENA_OV",
    "RX_IQSA_ACC_ENA_VAL",
    "RX_IQSA_ENA_OV",
    "RX_IQSA_ENA_VAL",
    "RX_IQSA_LM_ENA_VAL",
    "RX_IQSA_LM_NYQUIST_ENA",
    "RX_IQSA_LRM_ENA_OV",
    "RX_IQSA_RM_ENA_VAL",
    "RX_IQSA_THRS_HIGH_REG",
    "RX_IQSA_THRS_LOW_REG",
    "RX_JIC_G1",
    "RX_JIC_G2",
    "RX_JIC_G3",
    "RX_JIC_G4",
    "RX_JIC_G5",
    "RX_L2R_PHASEJAM_DIS",
    "RX_LATCAL_ISO_ENA_N",
    "RX_LATCHCALDONEF",
    "RX_LATCHCALDONEO",
    "RX_LCNTR_ERROR",
    "RX_LOCKTOREF_FINAL_FEDGE",
    "RX_LOCKTOREF_FINAL_REDGE",
    "RX_LOCK_LH",
    "RX_LOCK_LIVE",
    "RX_LOCK_LL",
    "RX_LOCK_OVRD",
    "RX_LOCK_STS",
    "RX_LOCK_TO_REF_OV",
    "RX_LOCK_TO_REF_REG",
    "RX_LOC_COARSE_NSWEEPSLOG2M1",
    "RX_LOC_CTRL_RXA_FRC_ENA",
    "RX_LOC_DBG_ACC",
    "RX_LOC_DBG_ACC_REQ",
    "RX_LOC_DBG_ACC_WIN_NCYC",
    "RX_LOC_DBG_LAT_SEL",
    "RX_LOC_DBG_OFFS_CAL_ALL_REQ",
    "RX_LOC_DBG_OFFS_CAL_REQ",
    "RX_LOC_DLATB_ENA_RXA",
    "RX_LOC_DLAT_CAL_H1_MAG",
    "RX_LOC_DLAT_ENA_RXA",
    "RX_LOC_DLAT_ENA_RXA_DFLT",
    "RX_LOC_DLAT_EVEN_H1N_H2N_CAL_ERR_HI",
    "RX_LOC_DLAT_EVEN_H1N_H2N_CAL_ERR_LO",
    "RX_LOC_DLAT_EVEN_H1N_H2N_OFFS",
    "RX_LOC_DLAT_EVEN_H1N_H2N_OFFS_FRC_ENA",
    "RX_LOC_DLAT_EVEN_H1N_H2N_OFFS_FRC_VAL",
    "RX_LOC_DLAT_EVEN_H1N_H2P_CAL_ERR_HI",
    "RX_LOC_DLAT_EVEN_H1N_H2P_CAL_ERR_LO",
    "RX_LOC_DLAT_EVEN_H1N_H2P_OFFS",
    "RX_LOC_DLAT_EVEN_H1N_H2P_OFFS_FRC_ENA",
    "RX_LOC_DLAT_EVEN_H1N_H2P_OFFS_FRC_VAL",
    "RX_LOC_DLAT_EVEN_H1P_H2N_CAL_ERR_HI",
    "RX_LOC_DLAT_EVEN_H1P_H2N_CAL_ERR_LO",
    "RX_LOC_DLAT_EVEN_H1P_H2N_OFFS",
    "RX_LOC_DLAT_EVEN_H1P_H2N_OFFS_FRC_ENA",
    "RX_LOC_DLAT_EVEN_H1P_H2N_OFFS_FRC_VAL",
    "RX_LOC_DLAT_EVEN_H1P_H2P_CAL_ERR_HI",
    "RX_LOC_DLAT_EVEN_H1P_H2P_CAL_ERR_LO",
    "RX_LOC_DLAT_EVEN_H1P_H2P_OFFS",
    "RX_LOC_DLAT_EVEN_H1P_H2P_OFFS_FRC_ENA",
    "RX_LOC_DLAT_EVEN_H1P_H2P_OFFS_FRC_VAL",
    "RX_LOC_DLAT_ODD_H1N_H2N_CAL_ERR_HI",
    "RX_LOC_DLAT_ODD_H1N_H2N_CAL_ERR_LO",
    "RX_LOC_DLAT_ODD_H1N_H2N_OFFS",
    "RX_LOC_DLAT_ODD_H1N_H2N_OFFS_FRC_ENA",
    "RX_LOC_DLAT_ODD_H1N_H2N_OFFS_FRC_VAL",
    "RX_LOC_DLAT_ODD_H1N_H2P_CAL_ERR_HI",
    "RX_LOC_DLAT_ODD_H1N_H2P_CAL_ERR_LO",
    "RX_LOC_DLAT_ODD_H1N_H2P_OFFS",
    "RX_LOC_DLAT_ODD_H1N_H2P_OFFS_FRC_ENA",
    "RX_LOC_DLAT_ODD_H1N_H2P_OFFS_FRC_VAL",
    "RX_LOC_DLAT_ODD_H1P_H2N_CAL_ERR_HI",
    "RX_LOC_DLAT_ODD_H1P_H2N_CAL_ERR_LO",
    "RX_LOC_DLAT_ODD_H1P_H2N_OFFS",
    "RX_LOC_DLAT_ODD_H1P_H2N_OFFS_FRC_ENA",
    "RX_LOC_DLAT_ODD_H1P_H2N_OFFS_FRC_VAL",
    "RX_LOC_DLAT_ODD_H1P_H2P_CAL_ERR_HI",
    "RX_LOC_DLAT_ODD_H1P_H2P_CAL_ERR_LO",
    "RX_LOC_DLAT_ODD_H1P_H2P_OFFS",
    "RX_LOC_DLAT_ODD_H1P_H2P_OFFS_FRC_ENA",
    "RX_LOC_DLAT_ODD_H1P_H2P_OFFS_FRC_VAL",
    "RX_LOC_DLAT_SEL_RXA_DFLT",
    "RX_LOC_ELAT_ENA_RXA",
    "RX_LOC_ELAT_ENA_RXA_DFLT",
    "RX_LOC_ELAT_EVEN_H2N_CAL_ERR_HI",
    "RX_LOC_ELAT_EVEN_H2N_CAL_ERR_LO",
    "RX_LOC_ELAT_EVEN_H2N_OFFS",
    "RX_LOC_ELAT_EVEN_H2N_OFFS_FRC_ENA",
    "RX_LOC_ELAT_EVEN_H2N_OFFS_FRC_VAL",
    "RX_LOC_ELAT_EVEN_H2P_CAL_ERR_HI",
    "RX_LOC_ELAT_EVEN_H2P_CAL_ERR_LO",
    "RX_LOC_ELAT_EVEN_H2P_OFFS",
    "RX_LOC_ELAT_EVEN_H2P_OFFS_FRC_ENA",
    "RX_LOC_ELAT_EVEN_H2P_OFFS_FRC_VAL",
    "RX_LOC_ELAT_ODD_H2N_CAL_ERR_HI",
    "RX_LOC_ELAT_ODD_H2N_CAL_ERR_LO",
    "RX_LOC_ELAT_ODD_H2N_OFFS",
    "RX_LOC_ELAT_ODD_H2N_OFFS_FRC_ENA",
    "RX_LOC_ELAT_ODD_H2N_OFFS_FRC_VAL",
    "RX_LOC_ELAT_ODD_H2P_CAL_ERR_HI",
    "RX_LOC_ELAT_ODD_H2P_CAL_ERR_LO",
    "RX_LOC_ELAT_ODD_H2P_OFFS",
    "RX_LOC_ELAT_ODD_H2P_OFFS_FRC_ENA",
    "RX_LOC_ELAT_ODD_H2P_OFFS_FRC_VAL",
    "RX_LOC_ENA_RXA",
    "RX_LOC_ENA_RXA_DFLT",
    "RX_LOC_FINE_HALF_RANGE",
    "RX_LOC_FINE_NSWEEPSLOG2M3",
    "RX_LOC_FLAT_ENA_RXA",
    "RX_LOC_FLAT_ENA_RXA_DFLT",
    "RX_LOC_GCLK_ENA",
    "RX_LOC_H1_MAG",
    "RX_LOC_H1_MAG_FRC_ENA",
    "RX_LOC_INVERT_DATA",
    "RX_LOC_LAT_OFFS_ENA",
    "RX_LOC_LAT_OFFS_ENA_RXA",
    "RX_LOC_LAT_OFFS_RXA_SIGN_INV_ENA",
    "RX_LOC_OFFS_ARB_SET_ANA_WAIT_NCYCM1",
    "RX_LOC_OFFS_CAL_DONE",
    "RX_LOC_OFFS_CAL_SKIP_ENA",
    "RX_LOC_OFFS_INC_SET_ANA_WAIT_NCYCM1",
    "RX_LOC_OFFS_SET_DIG_WAIT_NCYCM1",
    "RX_LOC_RLAT_EVEN_CAL_ERR_HI",
    "RX_LOC_RLAT_EVEN_CAL_ERR_LO",
    "RX_LOC_RLAT_EVEN_OFFS",
    "RX_LOC_RLAT_EVEN_OFFS_FRC_ENA",
    "RX_LOC_RLAT_EVEN_OFFS_FRC_VAL",
    "RX_LOC_RLAT_ODD_CAL_ERR_HI",
    "RX_LOC_RLAT_ODD_CAL_ERR_LO",
    "RX_LOC_RLAT_ODD_OFFS",
    "RX_LOC_RLAT_ODD_OFFS_FRC_ENA",
    "RX_LOC_RLAT_ODD_OFFS_FRC_VAL",
    "RX_LOC_ROAM_SEL_FORCE",
    "RX_LOC_ROAM_SEL_OV",
    "RX_LOC_SLICER_SEL_DFLT",
    "RX_LOC_SLICER_SEL_RXA",
    "RX_LOC_SSLAT_EVEN_CAL_ERR_HI",
    "RX_LOC_SSLAT_EVEN_CAL_ERR_LO",
    "RX_LOC_SSLAT_EVEN_OFFS",
    "RX_LOC_SSLAT_EVEN_OFFS_FRC_ENA",
    "RX_LOC_SSLAT_EVEN_OFFS_FRC_VAL",
    "RX_LOC_SSLAT_EVN_ENA_DFLT",
    "RX_LOC_SSLAT_ODD_CAL_ERR_HI",
    "RX_LOC_SSLAT_ODD_CAL_ERR_LO",
    "RX_LOC_SSLAT_ODD_ENA_DFLT",
    "RX_LOC_SSLAT_ODD_OFFS",
    "RX_LOC_SSLAT_ODD_OFFS_FRC_ENA",
    "RX_LOC_SSLAT_ODD_OFFS_FRC_VAL",
    "RX_LOC_SSNEW_EVEN_CAL_ERR_HI",
    "RX_LOC_SSNEW_EVEN_CAL_ERR_LO",
    "RX_LOC_SSNEW_EVEN_ENA_RXA_DFLT",
    "RX_LOC_SSNEW_EVEN_OFFS",
    "RX_LOC_SSNEW_EVEN_OFFS_FRC_ENA",
    "RX_LOC_SSNEW_EVEN_OFFS_FRC_VAL",
    "RX_LOC_SSNEW_ODD_CAL_ERR_HI",
    "RX_LOC_SSNEW_ODD_CAL_ERR_LO",
    "RX_LOC_SSNEW_ODD_ENA_RXA_DFLT",
    "RX_LOC_SSNEW_ODD_OFFS",
    "RX_LOC_SSNEW_ODD_OFFS_FRC_ENA",
    "RX_LOC_SSNEW_ODD_OFFS_FRC_VAL",
    "RX_LOC_SWAP_CAL_ERR_LO_HI",
    "RX_LOC_SWAP_EVEN_ODD_SLICE",
    "RX_LOC_SWITCH_OPPS_POS_NEG",
    "RX_LOC_TLAT_EVEN_H2N_CAL_ERR_HI",
    "RX_LOC_TLAT_EVEN_H2N_CAL_ERR_LO",
    "RX_LOC_TLAT_EVEN_H2N_OFFS",
    "RX_LOC_TLAT_EVEN_H2N_OFFS_FRC_ENA",
    "RX_LOC_TLAT_EVEN_H2N_OFFS_FRC_VAL",
    "RX_LOC_TLAT_EVEN_H2P_CAL_ERR_HI",
    "RX_LOC_TLAT_EVEN_H2P_CAL_ERR_LO",
    "RX_LOC_TLAT_EVEN_H2P_OFFS",
    "RX_LOC_TLAT_EVEN_H2P_OFFS_FRC_ENA",
    "RX_LOC_TLAT_EVEN_H2P_OFFS_FRC_VAL",
    "RX_LOC_TLAT_ODD_H2N_CAL_ERR_HI",
    "RX_LOC_TLAT_ODD_H2N_CAL_ERR_LO",
    "RX_LOC_TLAT_ODD_H2N_OFFS",
    "RX_LOC_TLAT_ODD_H2N_OFFS_FRC_ENA",
    "RX_LOC_TLAT_ODD_H2N_OFFS_FRC_VAL",
    "RX_LOC_TLAT_ODD_H2P_CAL_ERR_HI",
    "RX_LOC_TLAT_ODD_H2P_CAL_ERR_LO",
    "RX_LOC_TLAT_ODD_H2P_OFFS",
    "RX_LOC_TLAT_ODD_H2P_OFFS_FRC_ENA",
    "RX_LOC_TLAT_ODD_H2P_OFFS_FRC_VAL",
    "RX_LOC_XLAT_ENA_RXA",
    "RX_LOC_XLAT_ENA_RXA_DFLT",
    "RX_LOSCAL_OUT_FROM_ACORE",
    "RX_LOSCAL_TRIM_HIGH_ERROR",
    "RX_LOSCAL_TRIM_HIGH_ERROR_W1C",
    "RX_LOSCAL_TRIM_LOW_ERROR",
    "RX_LOSCAL_TRIM_LOW_ERROR_W1C",
    "RX_LOSTEST_ENA",
    "RX_LOSTRIM_DONEF",
    "RX_LOSTRIM_DONEO",
    "RX_LOSVREF",
    "RX_LOSVREF_G1",
    "RX_LOSVREF_G2",
    "RX_LOSVREF_G3",
    "RX_LOSVREF_G4",
    "RX_LOSVREF_G5",
    "RX_LOSVREF_USE_INT_SHDW",
    "RX_LOS_ACC_TIME",
    "RX_LOS_CAL_DONE",
    "RX_LOS_FILT_FEDGE",
    "RX_LOS_FILT_REDGE",
    "RX_LOS_LAT_CAL_OVERRIDE",
    "RX_LOS_RAW_FEDGE",
    "RX_LOS_RAW_REDGE",
    "RX_LOS_STL_TIME",
    "RX_LOS_TRIMF",
    "RX_LOS_TRIMO",
    "RX_LOS_TRIM_CODE",
    "RX_MANUALTRIM",
    "RX_MARGIN_EQFRZ_BYP",
    "RX_MODE",
    "RX_MP_MISMATCH",
    "RX_MP_NULL",
    "RX_MP_OUI",
    "RX_MTRIMTOG",
    "RX_NP",
    "RX_NP_TOGGLE_ERR",
    "RX_OC_QUICKCHARGE_ENA",
    "RX_OFFSET_ENA",
    "RX_OFFSET_GEAR_ENA",
    "RX_OFFSET_GEAR_G1",
    "RX_OFFSET_GEAR_G2",
    "RX_OFFSET_GEAR_G3_FAST",
    "RX_OFFSET_GEAR_G3_NOM",
    "RX_OFFSET_GEAR_G3_SLOW",
    "RX_OFFSET_GEAR_G4_FAST",
    "RX_OFFSET_GEAR_G4_NOM",
    "RX_OFFSET_GEAR_G4_SLOW",
    "RX_OFFSET_GEAR_G5_FAST",
    "RX_OFFSET_GEAR_G5_NOM",
    "RX_OFFSET_GEAR_G5_SLOW",
    "RX_PCIE1_2_QDR_HDR",
    "RX_PCIE1_2_QDR_HDRO",
    "RX_PDCLK_SOURCE_FROM_GFMUX",
    "RX_PD_Q_G1",
    "RX_PD_Q_G2",
    "RX_PD_Q_G3",
    "RX_PD_Q_G4",
    "RX_PD_Q_G5",
    "RX_PD_ROAM_BYP",
    "RX_PD_ROAM_DURING_TRIM",
    "RX_PD_ROAM_EXTRA_DLY_ENA",
    "RX_PD_ROAM_FORCE",
    "RX_PD_ROAM_OV",
    "RX_PD_ROAM_OVERRIDE",
    "RX_PD_ROAM_REG",
    "RX_PD_SS_ROAM_OV",
    "RX_PD_SS_ROAM_REG",
    "RX_PF2GEN_DIV_OV",
    "RX_PF2GEN_DIV_REG",
    "RX_PHASE_SEL_OVERIDE",
    "RX_PHYREADY",
    "RX_PLLFB_SEL_DIV_A",
    "RX_PLLFB_SEL_DIV_AO",
    "RX_PLLFB_SEL_DIV_B",
    "RX_PLLFB_SEL_DIV_BO",
    "RX_PLLFB_SEL_DIV_C",
    "RX_PLLFB_SEL_DIV_CO",
    "RX_PLLFB_SEL_DIV_OV",
    "RX_PLLFB_SEL_DIV_REG",
    "RX_PLLTESTMUXBIT",
    "RX_PLL_CF",
    "RX_PLL_CF_REG",
    "RX_PLL_DIG_SPAREREG",
    "RX_PLL_DUALMODEF",
    "RX_PLL_DUALMODEO",
    "RX_PLL_FB_DIV_A",
    "RX_PLL_FB_DIV_AO",
    "RX_PLL_FB_DIV_B",
    "RX_PLL_FB_DIV_BO",
    "RX_PLL_FB_DIV_C",
    "RX_PLL_FB_DIV_CO",
    "RX_PLL_FP_GAIN_A",
    "RX_PLL_FP_GAIN_B",
    "RX_PLL_FRAC_MODE_OV",
    "RX_PLL_FRAC_MODE_REG",
    "RX_PLL_LF_RIPPLE_CAP_SXP",
    "RX_PLL_LOCK",
    "RX_PLL_LOCKF",
    "RX_PLL_LOCKO",
    "RX_PLL_LOCK_TIME",
    "RX_PLL_LOCK_TIMEO",
    "RX_PLL_LOCK_TIMER_VALUE0",
    "RX_PLL_LOCK_TIMER_VALUE1",
    "RX_PLL_LOCK_TIME_UPPER",
    "RX_PLL_LOW_FREQ_REF_ENA",
    "RX_PLL_LOW_FREQ_REF_ENAO",
    "RX_PLL_MODESELBF",
    "RX_PLL_MODESELBO",
    "RX_PLL_MODESELCF",
    "RX_PLL_MODESELCO",
    "RX_PLL_NOT_READY_STAT",
    "RX_PLL_PF2GEN_DIV_A",
    "RX_PLL_PF2GEN_DIV_AO",
    "RX_PLL_PF2GEN_DIV_B",
    "RX_PLL_PF2GEN_DIV_BO",
    "RX_PLL_PF2GEN_DIV_B_GEN4",
    "RX_PLL_PF2GEN_DIV_B_GEN4O",
    "RX_PLL_PF2GEN_DIV_C",
    "RX_PLL_PF2GEN_DIV_CO",
    "RX_PLL_PFD_FORCE_DN",
    "RX_PLL_PFD_FORCE_UP",
    "RX_PLL_PPM_MEAS_ENA",
    "RX_PLL_PWRUP_TIME",
    "RX_PLL_PWRUP_TIMEO",
    "RX_PLL_PWRUP_TIMER_VALUE0",
    "RX_PLL_PWRUP_TIMER_VALUE1",
    "RX_PLL_PWRUP_TIME_UPPER",
    "RX_PLL_READYF",
    "RX_PLL_READYO",
    "RX_PLL_READY_STATUS",
    "RX_PLL_REFCLKIN_SELECT",
    "RX_PLL_REFCLKIN_SEL_TESTMODE",
    "RX_PLL_REF_DIV_A",
    "RX_PLL_REF_DIV_AO",
    "RX_PLL_REF_DIV_B",
    "RX_PLL_REF_DIV_BO",
    "RX_PLL_REF_DIV_C",
    "RX_PLL_REF_DIV_CO",
    "RX_PLL_RST_STATE",
    "RX_PLL_TRIMODEF",
    "RX_PLL_TRIMODEO",
    "RX_PLL_VCO_ANALOG_GAIN_REG_A",
    "RX_PLL_VCO_ANALOG_GAIN_REG_B",
    "RX_PLL_VCO_SELECTF",
    "RX_PLL_VCO_SELECTO",
    "RX_PLL_VLFC_ADC_GAIN",
    "RX_PLL_VLFC_DAC_OVERRIDE",
    "RX_PLL_VLFC_DAC_PRESET",
    "RX_PLL_VLFC_DAC_PRESET_LD",
    "RX_POSTDIV_RESETN_REG",
    "RX_PRTP_EN",
    "RX_PVTMON_CHECK_ROSC_FREQ",
    "RX_PVTMON_CLK_SEL",
    "RX_PVTMON_COUNT_STATUS",
    "RX_PVTMON_COUNT_STATUS_UPPER",
    "RX_PVTMON_CTRL",
    "RX_PVTMON_FREQ_CHK_DONE",
    "RX_PVTMON_OVERFLOW_STATUS",
    "RX_PVTMON_TIMER_CTR",
    "RX_QCHARGE_DURING_L2R_ENA",
    "RX_QQ_CMP_HOLD_OV",
    "RX_QQ_CMP_HOLD_REG",
    "RX_QSKEW_L2R_WALK_ENA",
    "RX_REFCLK_DETECT_ENABLE",
    "RX_RELOCK_ON_FRQINVLD",
    "RX_RELOCK_ON_LOL",
    "RX_RELOCK_ON_LOS",
    "RX_RLARB_CTRL_REG",
    "RX_RLARB_FOM_MODE",
    "RX_RLARB_PD_ROAM_OV",
    "RX_RLARB_PD_ROAM_REG",
    "RX_RLARB_RESET_ON_RATE_CHANGE",
    "RX_RLARB_SPARE_REG2",
    "RX_RLARB_SWRST_REG",
    "RX_RMCLKOUT_DIV2_PHASE_SEL",
    "RX_RMCLKOUT_DIV4_PHASE_SEL",
    "RX_RM_PHASE_DIV4_DET_ENA_OV",
    "RX_RM_PHASE_DIV4_DET_ENA_REG",
    "RX_RM_PHASE_DIV8_DET_ENA_OV",
    "RX_RM_PHASE_DIV8_DET_ENA_REG",
    "RX_RM_PHASE_OFF",
    "RX_ROAM_RESET_OV",
    "RX_ROAM_RESET_REG",
    "RX_RXSM_DELAY_TIME_T2",
    "RX_RXSM_DELAY_TIME_T4",
    "RX_RXSM_DELAY_TIME_T5",
    "RX_RXSM_DELAY_TIME_T6",
    "RX_RXSM_LATCHCAL_ENAF",
    "RX_RXSM_LATCHCAL_ENAO",
    "RX_RXSM_LOSCAL_ENAF",
    "RX_RXSM_LOSCAL_ENAO",
    "RX_RXSM_PHYREADY_STAT",
    "RX_RXSM_RXPHYREADYF",
    "RX_RXSM_RXPHYREADYO",
    "RX_RXSM_RXRESETF",
    "RX_RXSM_RXRESETO",
    "RX_RX_IDLE",
    "RX_RX_IDLE_OV",
    "RX_RX_INV",
    "RX_SHADOWMUX_SEL_FORCE",
    "RX_SHADOW_MUX_OV",
    "RX_SLCTRL_G1",
    "RX_SLCTRL_G2",
    "RX_SLCTRL_G3",
    "RX_SLCTRL_G4",
    "RX_SLCTRL_G5",
    "RX_SM_STATE",
    "RX_SPAREOUT_REG_STATUS",
    "RX_SS_LAT_CAL_ENA_OV",
    "RX_SS_LAT_CAL_ENA_REG",
    "RX_SS_ROAM_RESET",
    "RX_STCHECKA",
    "RX_STCHECKB",
    "RX_STENDA",
    "RX_STENDB",
    "RX_STFINISH",
    "RX_STWAITA",
    "RX_STWAITB",
    "RX_SWAP_DLEV_RSTR",
    "RX_SXP_SHADOW_FORCE",
    "RX_SXP_SHADOW_FORCEO",
    "RX_SYNCDET",
    "RX_TERMCTRL_G1",
    "RX_TERMCTRL_G2",
    "RX_TERMCTRL_G3_FAST",
    "RX_TERMCTRL_G3_NOM",
    "RX_TERMCTRL_G3_SLOW",
    "RX_TERMCTRL_G4_FAST",
    "RX_TERMCTRL_G4_NOM",
    "RX_TERMCTRL_G4_SLOW",
    "RX_TERMCTRL_G5_FAST",
    "RX_TERMCTRL_G5_NOM",
    "RX_TERMCTRL_G5_SLOW",
    "RX_TRAIN_ENABLE_SATA_G1",
    "RX_TRAIN_ENABLE_SATA_G2",
    "RX_TRAIN_ENABLE_SATA_G3",
    "RX_TRAIN_ENABLE_SATA_G4",
    "RX_TRAIN_ENABLE_SATA_G5",
    "RX_TRIMBYPASS",
    "RX_TS_RECOVERY_FREQ",
    "RX_UNEXPECTED_PAGE",
    "RX_UP_OUI_MATCH",
    "RX_UP_OUI_MISMATCH",
    "RX_USE_PINS_FOR_EQCTRL",
    "RX_VCOCALDONE",
    "RX_VCODIFF1",
    "RX_VCODIFF2",
    "RX_VCOSLOW",
    "RX_VCOSTATE",
    "RX_VCO_ANALOG_GAIN_OVERRIDE",
    "RX_VCO_BAND",
    "RX_VCO_BAND_A",
    "RX_VCO_BAND_B",
    "RX_VCO_BAND_C",
    "RX_VCO_BAND_FORCE_A",
    "RX_VCO_BAND_FORCE_B",
    "RX_VCO_BAND_FORCE_C",
    "RX_VCO_BAND_OVERRIDE",
    "RX_VCO_BAND_OVR",
    "RX_VCO_BAND_REG",
    "RX_VCO_BAND_SEED_A",
    "RX_VCO_BAND_SEED_AO",
    "RX_VCO_BAND_SEED_B",
    "RX_VCO_BAND_SEED_BO",
    "RX_VCO_BAND_SEED_C",
    "RX_VCO_BAND_SEED_CO",
    "RX_VCO_BAND_SEED_OVR",
    "RX_VCO_BAND_SEED_OVRO",
    "RX_VCO_CAL_CONST_INTEGRAL_ENA",
    "RX_VCO_CAL_FCOMP",
    "RX_VCO_CAL_OVR_ENA",
    "RX_VCO_CAL_OVR_ENAO",
    "RX_VCO_CAL_SETTLE_TIME",
    "RX_VGA_INCM",
    "RX_VLFC_DAC",
    "RX_VREGAFE_VRSET_G1",
    "RX_VREGAFE_VRSET_G2",
    "RX_VREGAFE_VRSET_G3",
    "RX_VREGAFE_VRSET_G4",
    "RX_VREGAFE_VRSET_G5",
    "RX_VREGDFE_LOWFREQ_ENA_OV",
    "RX_VREGDFE_LOWFREQ_ENA_REG",
    "RX_VREGDFE_LOW_FREQ_ENA_G1",
    "RX_VREGDFE_LOW_FREQ_ENA_G2",
    "RX_VREGDFE_LOW_FREQ_ENA_G3",
    "RX_VREGDFE_LOW_FREQ_ENA_G4",
    "RX_VREGDFE_LOW_FREQ_ENA_G5",
    "RX_VREGDFE_VRSET_FAST_G2",
    "RX_VREGDFE_VRSET_FAST_G3",
    "RX_VREGDFE_VRSET_FAST_G4",
    "RX_VREGDFE_VRSET_FAST_G5",
    "RX_VREGDFE_VRSET_NOMF_G2",
    "RX_VREGDFE_VRSET_NOMF_G3",
    "RX_VREGDFE_VRSET_NOMF_G4",
    "RX_VREGDFE_VRSET_NOMF_G5",
    "RX_VREGDFE_VRSET_NOMS_G2",
    "RX_VREGDFE_VRSET_NOMS_G3",
    "RX_VREGDFE_VRSET_NOMS_G4",
    "RX_VREGDFE_VRSET_NOMS_G5",
    "RX_VREGDFE_VRSET_SLOW_G2",
    "RX_VREGDFE_VRSET_SLOW_G3",
    "RX_VREGDFE_VRSET_SLOW_G4",
    "RX_VREGDFE_VRSET_SLOW_G5",
    "RX_VREG_RXVCO_CTRL",
    "RX_VRESETN_REG",
    "RX_WORDCLK_SWITCH_OV",
    "RX_WORDCLK_SWITCH_VAL",
    "R_AM_LOCK_FSM_MODE",
    "R_CL91_CW_SCRAMBLE",
    "R_CL91_CW_SCRAMBLE_OEN",
    "R_CL91_FEC_MODE",
    "R_FEC_ENABLE",
    "R_FIVE_BIT_XOR_EN",
    "R_FIVE_BIT_XOR_EN_OEN",
    "R_HG2_ENABLE",
    "R_HG2_ENABLE_OEN",
    "R_MERGE_MODE",
    "R_MERGE_MODE_OEN",
    "R_TC_IN_MODE",
    "R_TC_IN_MODE_OEN",
    "R_TC_MODE",
    "R_TC_MODE_OEN",
    "R_TC_OUT_MODE",
    "R_TC_OUT_MODE_OEN",
    "R_TEST_MODE_CFG",
    "R_TYPE_CODED",
    "SCR_MODE",
    "SCR_MODE_OEN",
    "SC_BYPASS",
    "SC_FSM_STATUS",
    "SC_IGNORE_TX_DATA_VLD",
    "SEEDA0",
    "SEEDA1",
    "SEEDA2",
    "SEEDA3",
    "SEEDB0",
    "SEEDB1",
    "SEEDB2",
    "SEEDB3",
    "SEND_ACK",
    "SERDES_CONFIG_ID_00",
    "SERDES_CONFIG_ID_01",
    "SERDES_CONFIG_ID_02",
    "SERDES_CONFIG_ID_03",
    "SERDES_CONFIG_ID_04",
    "SERDES_CONFIG_ID_05",
    "SERDES_CONFIG_ID_06",
    "SERDES_CONFIG_ID_07",
    "SERDES_CONFIG_ID_08",
    "SERDES_CONFIG_ID_09",
    "SERDES_CONFIG_ID_10",
    "SERDES_CONFIG_ID_11",
    "SERDES_CONFIG_ID_12",
    "SERDES_CONFIG_ID_13",
    "SERDES_CONFIG_ID_14",
    "SERDES_CONFIG_ID_15",
    "SERDES_CONFIG_ID_16",
    "SERDES_CONFIG_ID_17",
    "SERDES_CONFIG_ID_18",
    "SERDES_CONFIG_ID_19",
    "SERDES_CONFIG_ID_20",
    "SERDES_CONFIG_ID_21",
    "SERDES_CONFIG_ID_22",
    "SERDES_CONFIG_ID_23",
    "SERDES_CONFIG_ID_24",
    "SERDES_CONFIG_ID_25",
    "SERDES_CONFIG_ID_26",
    "SERDES_CONFIG_ID_27",
    "SERDES_CONFIG_ID_28",
    "SERDES_CONFIG_ID_29",
    "SERDES_CONFIG_ID_30",
    "SERDES_CONFIG_ID_31",
    "SERDES_CONFIG_O_OR_C_00",
    "SERDES_CONFIG_O_OR_C_01",
    "SERDES_CONFIG_O_OR_C_02",
    "SERDES_CONFIG_O_OR_C_03",
    "SERDES_CONFIG_O_OR_C_04",
    "SERDES_CONFIG_O_OR_C_05",
    "SERDES_CONFIG_O_OR_C_06",
    "SERDES_CONFIG_O_OR_C_07",
    "SERDES_CONFIG_O_OR_C_08",
    "SERDES_CONFIG_O_OR_C_09",
    "SERDES_CONFIG_O_OR_C_10",
    "SERDES_CONFIG_O_OR_C_11",
    "SERDES_CONFIG_O_OR_C_12",
    "SERDES_CONFIG_O_OR_C_13",
    "SERDES_CONFIG_O_OR_C_14",
    "SERDES_CONFIG_O_OR_C_15",
    "SERDES_CONFIG_O_OR_C_16",
    "SERDES_CONFIG_O_OR_C_17",
    "SERDES_CONFIG_O_OR_C_18",
    "SERDES_CONFIG_O_OR_C_19",
    "SERDES_CONFIG_O_OR_C_20",
    "SERDES_CONFIG_O_OR_C_21",
    "SERDES_CONFIG_O_OR_C_22",
    "SERDES_CONFIG_O_OR_C_23",
    "SERDES_CONFIG_O_OR_C_24",
    "SERDES_CONFIG_O_OR_C_25",
    "SERDES_CONFIG_O_OR_C_26",
    "SERDES_CONFIG_O_OR_C_27",
    "SERDES_CONFIG_O_OR_C_28",
    "SERDES_CONFIG_O_OR_C_29",
    "SERDES_CONFIG_O_OR_C_30",
    "SERDES_CONFIG_O_OR_C_31",
    "SERDES_VTMON_SEL",
    "SERDES_VTMON_SELO",
    "SET_BER_WINDOW_512",
    "SET_SYMB_ERR_WINDOW_128",
    "SFD_TS_EN",
    "SIGNAL_DETECT_LH",
    "SIGNAL_DETECT_LIVE",
    "SIGNAL_DETECT_LL",
    "SIGNAL_DETECT_OVRD",
    "SIGNAL_DETECT_STS",
    "SINGLE_PORT_MODE",
    "SOFT_RST_RX",
    "SOFT_RST_TX",
    "SPARE",
    "SPARE0",
    "SPARE1",
    "SPEED",
    "SPEED_CFG",
    "SPEED_CFG_1BIT_INT_EN",
    "SPEED_CFG_1BIT_INT_STATUS",
    "SPEED_CFG_2BIT_INT_EN",
    "SPEED_CFG_2BIT_INT_STATUS",
    "SPEED_CFG_DISABLE_ECC",
    "SPEED_CFG_MEM_TM",
    "SPEED_FORCE",
    "SPEED_ID_00",
    "SPEED_ID_01",
    "SPEED_ID_02",
    "SPEED_ID_03",
    "SPEED_ID_04",
    "SPEED_ID_05",
    "SPEED_ID_06",
    "SPEED_ID_07",
    "SPEED_ID_08",
    "SPEED_ID_09",
    "SPEED_ID_10",
    "SPEED_ID_11",
    "SPEED_ID_12",
    "SPEED_ID_13",
    "SPEED_ID_14",
    "SPEED_ID_15",
    "SPEED_ID_16",
    "SPEED_ID_17",
    "SPEED_ID_18",
    "SPEED_ID_19",
    "SPEED_ID_20",
    "SPEED_ID_21",
    "SPEED_ID_22",
    "SPEED_ID_23",
    "SPEED_ID_24",
    "SPEED_ID_25",
    "SPEED_ID_26",
    "SPEED_ID_27",
    "SPEED_ID_28",
    "SPEED_ID_29",
    "SPEED_ID_30",
    "SPEED_ID_31",
    "SRF_MEM_TM",
    "STAND_ALONE_MODE",
    "STATUS0_ALT",
    "STATUS1_ALT",
    "SW_AN_BP_0",
    "SW_AN_BP_1",
    "SW_AN_BP_2",
    "SW_SPEED_CHANGE",
    "SW_SPEED_CHANGE_DONE",
    "SW_SPEED_CONFIG_VLD",
    "SYMBOL_ERROR_TMR_PERIOD",
    "SYMBOL_ERR_CNT_THRESHOLD",
    "SYNCE_FRACTIONAL_DIVSOR_CFG",
    "SYNCE_MODE_PHY_LANE0",
    "SYNCE_MODE_PHY_LANE1",
    "SYNCE_MODE_PHY_LANE2",
    "SYNCE_MODE_PHY_LANE3",
    "SYNCE_STAGE0_MODE_PHY_LANE0",
    "SYNCE_STAGE0_MODE_PHY_LANE1",
    "SYNCE_STAGE0_MODE_PHY_LANE2",
    "SYNCE_STAGE0_MODE_PHY_LANE3",
    "TAB_DP_FRAC_NS",
    "TAB_DP_INT_NS",
    "TAB_DS_FRAC_NS_0",
    "TAB_DS_FRAC_NS_1",
    "TAB_DS_FRAC_NS_2",
    "TAB_DS_FRAC_NS_3",
    "TAB_DS_FRAC_NS_4",
    "TAB_DS_INT_NS_0",
    "TAB_DS_INT_NS_1",
    "TAB_DS_INT_NS_2",
    "TAB_DS_INT_NS_3",
    "TAB_DS_INT_NS_4",
    "TC",
    "TECH_PROC",
    "TEST_CLK_A_DIV_CTRL",
    "TEST_CLK_A_SEL",
    "TEST_CLK_B_DIV_CTRL",
    "TEST_CLK_B_SEL",
    "TEST_CLK_C_DIV_CTRL",
    "TEST_CLK_C_SEL",
    "TEST_JSOUT_RD",
    "TEST_SIN_PAR_RD",
    "TICK_DENOMINATOR",
    "TICK_NUMERATOR_LOWER",
    "TICK_NUMERATOR_UPPER",
    "TICK_OVERRIDE",
    "TIMEOUT_COUNT",
    "TIMEOUT_ERROR",
    "TLA_LN_SEQUENCER_FSM_STATUS1",
    "TLA_SEQ_FSM_STATUS",
    "TMUX_PATH_SELECT",
    "TMUX_PATH_SELECTO",
    "TRAINING_MODE",
    "TRAINING_MODE_LN",
    "TRANSMIT_DISABLE",
    "TSC_CLK_CTRL",
    "TSC_CREDIT_SEL",
    "TS_DBG_VAL_WORD0",
    "TS_DBG_VAL_WORD1",
    "TS_DBG_VAL_WORD2",
    "TS_ENTRY_VALID",
    "TS_INT_EN",
    "TS_SEQUENCE_ID",
    "TS_SUB_NANO_FIELD",
    "TS_VALUE_HI",
    "TS_VALUE_LO",
    "TS_VALUE_MID",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO",
    "TWO_BIT_ERR_EVENT_DESKEW_0",
    "TWO_BIT_ERR_EVENT_DESKEW_1",
    "TWO_BIT_ERR_EVENT_DESKEW_2",
    "TWO_BIT_ERR_EVENT_FEC_0",
    "TWO_BIT_ERR_EVENT_FEC_1",
    "TWO_BIT_ERR_EVENT_FEC_2",
    "TWO_BIT_ERR_EVENT_FEC_3",
    "TWO_BIT_ERR_EVENT_SPEED_CFG",
    "TWO_STEP_TS_FIFO_OVERFLOW_LH",
    "TXA_DRVOUT_PN_ADJ",
    "TXA_JTAG_DATAINV_RD",
    "TXA_JTAG_DATA_RD",
    "TXA_PLL_FL_DAC_PD_OVERRIDE",
    "TXD_CLK6T_ENA",
    "TXD_PI_PHASE_CODE_RD",
    "TXFIFO_EMPTY",
    "TXFIFO_FULL",
    "TXFIFO_OVERRUN",
    "TXFIFO_UNDERRUN",
    "TXPLL_NDIV_FRAC_PLL_A",
    "TXPLL_NDIV_FRAC_PLL_AO",
    "TXPLL_NDIV_FRAC_PLL_A_UPPER",
    "TXSM_STATE",
    "TX_1588_TS_DBG_EN",
    "TX_50OHM_IDLE",
    "TX_ACORE_SPAREIN_REG",
    "TX_ACORE_SPARE_SH_REG_G1",
    "TX_ACORE_SPARE_SH_REG_G2",
    "TX_ACORE_SPARE_SH_REG_G3",
    "TX_ACORE_SPARE_SH_REG_G4",
    "TX_ACORE_SPARE_SH_REG_G5",
    "TX_ALT_CCIX25_ENET26_VCOSEL",
    "TX_AMP",
    "TX_ASIC_CLKOUT_CTL_A",
    "TX_ASIC_CLKOUT_CTL_AO",
    "TX_ASIC_CLKOUT_CTL_B",
    "TX_ASIC_CLKOUT_CTL_BO",
    "TX_ASIC_CLKOUT_CTL_C",
    "TX_ASIC_CLKOUT_CTL_CO",
    "TX_ASIC_CLKOUT_DIV_BY_2_NONE_PCIE",
    "TX_ASIC_CLK_SOURCE_OVERRIDE",
    "TX_ASIC_CLK_SWITCH_OV",
    "TX_ASIC_CLK_SWITCH_VAL",
    "TX_BIASCTRL_VREG_1P1",
    "TX_BIASCTRL_VREG_1P2",
    "TX_CFDONE",
    "TX_CFSTART",
    "TX_CFSTATUS_A",
    "TX_CFSTATUS_B",
    "TX_CFSTATUS_C",
    "TX_CFSTATUS_OVR",
    "TX_CHANNEL_CLK_PD",
    "TX_CKCCALDONEF",
    "TX_CKCCALDONEO",
    "TX_CKC_CAL_DONE",
    "TX_CKC_CO_STAT",
    "TX_CKC_DACCODE",
    "TX_CKC_DACF",
    "TX_CKC_DACO",
    "TX_CKC_ENF",
    "TX_CKC_ENO",
    "TX_CKC_MANCAL_ENA",
    "TX_CKC_MANMODE",
    "TX_CKC_OVF_ERR",
    "TX_CKC_STWAIT",
    "TX_CKC_UDF_ERR",
    "TX_CLK_VLD_OVRD",
    "TX_CLK_VLD_STS",
    "TX_CMUPORST",
    "TX_CMUPPMRST",
    "TX_DA_TIMESTAMP_EN",
    "TX_DCC_ENA",
    "TX_DCORE_SPARE_SH_REG_G1",
    "TX_DCORE_SPARE_SH_REG_G2",
    "TX_DCORE_SPARE_SH_REG_G3",
    "TX_DCORE_SPARE_SH_REG_G4",
    "TX_DCORE_SPARE_SH_REG_G5",
    "TX_DCORE_SPARE_SH_REG_STATUS",
    "TX_DETRX_ENA_OV",
    "TX_DETRX_ENA_VAL",
    "TX_DETRX_LEV_OV",
    "TX_DETRX_LEV_VAL",
    "TX_DISABLE",
    "TX_DISABLE_OEN",
    "TX_DONE_LOCK_OVERRIDE",
    "TX_D_STATE",
    "TX_FBDIV_RESETN_REG",
    "TX_FB_VOUT_1P1",
    "TX_FB_VOUT_1P1O",
    "TX_FB_VOUT_1P2",
    "TX_FB_VOUT_1P2O",
    "TX_FORCE_DONE_LOCK",
    "TX_FORCE_PD_DURING_RXDET",
    "TX_FRACN_MISC_REG",
    "TX_FREQ_HLD",
    "TX_IDLE",
    "TX_IMP_SEL",
    "TX_INVERT",
    "TX_LCNTR_ERROR",
    "TX_LINK_INTERRUPT",
    "TX_LOCAL_FAULT",
    "TX_LPI_RECEIVED",
    "TX_MANUALTRIM",
    "TX_MAX_PI_STEP",
    "TX_MODE",
    "TX_MTRIMTOG",
    "TX_NONCE",
    "TX_PCIE1_2_QDR_HDR",
    "TX_PCIE1_2_QDR_HDRO",
    "TX_PCIE_GEN12_WORD",
    "TX_PCIE_GEN12_WORDO",
    "TX_PD_CHANNEL_CLK",
    "TX_PD_FIXED_HS_CLK",
    "TX_PHYREADY",
    "TX_PI_MANUAL_CTRL_ENA",
    "TX_PI_PHASE_CODE_SNAP",
    "TX_PI_STEP_LIMIT_BYP",
    "TX_PLLTESTMUXBIT",
    "TX_PLL_2TCLK_ENA_OV",
    "TX_PLL_2TCLK_ENA_VAL",
    "TX_PLL_CF",
    "TX_PLL_CF_REG",
    "TX_PLL_CLK2T_PDB_FORCE",
    "TX_PLL_CLK2T_PDB_OVERRIDE",
    "TX_PLL_CP_CURRENT_A",
    "TX_PLL_CP_CURRENT_A_LOW_FREQ_REF",
    "TX_PLL_CP_CURRENT_B",
    "TX_PLL_CP_CURRENT_B_LOW_FREQ_REF",
    "TX_PLL_CP_CURRENT_C",
    "TX_PLL_CP_CURRENT_C_LOW_FREQ_REF",
    "TX_PLL_CP_CURRENT_SXP",
    "TX_PLL_DIG_SPAREREG",
    "TX_PLL_DUALMODEF",
    "TX_PLL_DUALMODEO",
    "TX_PLL_FB_DIV_A",
    "TX_PLL_FB_DIV_AO",
    "TX_PLL_FB_DIV_B",
    "TX_PLL_FB_DIV_BO",
    "TX_PLL_FB_DIV_C",
    "TX_PLL_FB_DIV_CO",
    "TX_PLL_FL_DAC_DIN_0_ENA",
    "TX_PLL_FRAC_MODE_OV",
    "TX_PLL_FRAC_MODE_REG",
    "TX_PLL_JIC",
    "TX_PLL_LF_DAMP_RES_A",
    "TX_PLL_LF_DAMP_RES_A_LOW_FREQ_REF",
    "TX_PLL_LF_DAMP_RES_B",
    "TX_PLL_LF_DAMP_RES_B_LOW_FREQ_REF",
    "TX_PLL_LF_DAMP_RES_C",
    "TX_PLL_LF_DAMP_RES_C_LOW_FREQ_REF",
    "TX_PLL_LF_DAMP_RES_SXP",
    "TX_PLL_LF_RIPPLE_CAP_A",
    "TX_PLL_LF_RIPPLE_CAP_A_LOW_FREQ_REF",
    "TX_PLL_LF_RIPPLE_CAP_B",
    "TX_PLL_LF_RIPPLE_CAP_B_LOW_FREQ_REF",
    "TX_PLL_LF_RIPPLE_CAP_C",
    "TX_PLL_LF_RIPPLE_CAP_C_LOW_FREQ_REF",
    "TX_PLL_LF_RIPPLE_CAP_SXP",
    "TX_PLL_LOCK",
    "TX_PLL_LOCKF",
    "TX_PLL_LOCKO",
    "TX_PLL_LOCK_TIME",
    "TX_PLL_LOCK_TIMEO",
    "TX_PLL_LOCK_TIMER_VALUE0",
    "TX_PLL_LOCK_TIMER_VALUE1",
    "TX_PLL_LOCK_TIME_UPPER",
    "TX_PLL_LOW_FREQ_REF_ENA",
    "TX_PLL_LOW_FREQ_REF_ENAO",
    "TX_PLL_MODESELBF",
    "TX_PLL_MODESELBO",
    "TX_PLL_MODESELCF",
    "TX_PLL_MODESELCO",
    "TX_PLL_NOT_READY_STAT",
    "TX_PLL_PF2GEN_DIV_A",
    "TX_PLL_PF2GEN_DIV_AO",
    "TX_PLL_PF2GEN_DIV_B",
    "TX_PLL_PF2GEN_DIV_BO",
    "TX_PLL_PF2GEN_DIV_B_GEN4",
    "TX_PLL_PF2GEN_DIV_B_GEN4O",
    "TX_PLL_PF2GEN_DIV_C",
    "TX_PLL_PF2GEN_DIV_CO",
    "TX_PLL_PFD_FP_DISABLE",
    "TX_PLL_PFD_FP_FORCE_DN",
    "TX_PLL_PFD_FP_FORCE_UP",
    "TX_PLL_PFD_PHASEJAM_DIS",
    "TX_PLL_PRE_ASIC_DIV_A",
    "TX_PLL_PRE_ASIC_DIV_AO",
    "TX_PLL_PRE_ASIC_DIV_B",
    "TX_PLL_PRE_ASIC_DIV_BO",
    "TX_PLL_PRE_ASIC_DIV_C",
    "TX_PLL_PRE_ASIC_DIV_CO",
    "TX_PLL_PWRUP_TIME",
    "TX_PLL_PWRUP_TIMEO",
    "TX_PLL_PWRUP_TIMER_VALUE0",
    "TX_PLL_PWRUP_TIMER_VALUE1",
    "TX_PLL_PWRUP_TIME_UPPER",
    "TX_PLL_READYF",
    "TX_PLL_READYO",
    "TX_PLL_READY_STATUS",
    "TX_PLL_REFVOLT_SSC_SEL_FAST",
    "TX_PLL_REFVOLT_SSC_SEL_NOM",
    "TX_PLL_REFVOLT_SSC_SEL_SLOW",
    "TX_PLL_REFVOLT_VCO_SEL_FAST",
    "TX_PLL_REFVOLT_VCO_SEL_NOM",
    "TX_PLL_REFVOLT_VCO_SEL_SLOW",
    "TX_PLL_REF_DIV_A",
    "TX_PLL_REF_DIV_AO",
    "TX_PLL_REF_DIV_B",
    "TX_PLL_REF_DIV_BO",
    "TX_PLL_REF_DIV_C",
    "TX_PLL_REF_DIV_CO",
    "TX_PLL_RST_STATE",
    "TX_PLL_SSC_DAC",
    "TX_PLL_SSC_DAC_OV",
    "TX_PLL_SSPI_BYPASS_CC",
    "TX_PLL_SSPI_BYPASS_SRIS",
    "TX_PLL_SSPI_SLEWCTRL_G2",
    "TX_PLL_SSPI_SLEWCTRL_G3",
    "TX_PLL_SSPI_SLEWCTRL_G4",
    "TX_PLL_SSPI_SLEWCTRL_G5",
    "TX_PLL_TRIMODEF",
    "TX_PLL_TRIMODEO",
    "TX_PLL_VCO_ANALOG_GAIN_REG_A",
    "TX_PLL_VCO_ANALOG_GAIN_REG_B",
    "TX_PLL_VCO_CAL_MODE",
    "TX_PLL_VCO_SELECTF",
    "TX_PLL_VCO_SELECTO",
    "TX_PLL_VLFC_ADC_GAIN",
    "TX_PLL_VLFC_DAC_OVERRIDE",
    "TX_PLL_VLFC_DAC_PRESET",
    "TX_PLL_VLFC_DAC_PRESET_LD",
    "TX_POSTDIV_RESETN_REG",
    "TX_PRTP_EN",
    "TX_QUADGEN_RANGE",
    "TX_REFCLK_DETECT_ENABLE",
    "TX_REFCLK_SELECT",
    "TX_REMOTE_FAULT",
    "TX_RESET_COUNT",
    "TX_RXDET_INIT_TIME",
    "TX_RXDET_SAMPLE_TIME",
    "TX_RXDET_VLD_TIME",
    "TX_SFD_TIMESTAMP_EN",
    "TX_SHADOWMUX_SEL_FORCE",
    "TX_SHADOW_MUX_OV",
    "TX_SLEW_ENA_G0",
    "TX_SLEW_ENA_G1",
    "TX_SLEW_ENA_G2",
    "TX_SLEW_ENA_G3",
    "TX_SLEW_ENA_G4",
    "TX_SLEW_ENA_G5",
    "TX_SLEW_G0",
    "TX_SLEW_G1",
    "TX_SLEW_G2",
    "TX_SLEW_G3",
    "TX_SLEW_G4",
    "TX_SLEW_G5",
    "TX_SMART_DETRX_ENA",
    "TX_SM_STATE",
    "TX_SPAREOUT_REG_STATUS",
    "TX_SSCENA_AT_LOWRATE",
    "TX_SSC_ENA",
    "TX_SSC_ENA2ACORE_FORCE",
    "TX_SSC_ENA2ACORE_OV",
    "TX_SSC_EN_REG_G0",
    "TX_SSC_EN_REG_G1",
    "TX_SSC_EN_REG_G2",
    "TX_SSC_EN_REG_G3",
    "TX_SSC_EN_REG_G4",
    "TX_SSC_EN_REG_G5",
    "TX_SSC_HLD_OV",
    "TX_SSC_HLD_REG",
    "TX_SSC_MAX_FREQ_G0",
    "TX_SSC_MAX_FREQ_G1",
    "TX_SSC_MAX_FREQ_G2",
    "TX_SSC_MAX_FREQ_G3",
    "TX_SSC_MAX_FREQ_G4",
    "TX_SSC_MAX_FREQ_G5",
    "TX_SSC_MIN_FREQ_G0",
    "TX_SSC_MIN_FREQ_G1",
    "TX_SSC_MIN_FREQ_G2",
    "TX_SSC_MIN_FREQ_G3",
    "TX_SSC_MIN_FREQ_G4",
    "TX_SSC_MIN_FREQ_G5",
    "TX_SSC_NOM_OV",
    "TX_SSC_NOM_VAL",
    "TX_SSC_RST_DIS",
    "TX_SSC_SPRD_RATE_G0",
    "TX_SSC_SPRD_RATE_G1",
    "TX_SSC_SPRD_RATE_G2",
    "TX_SSC_SPRD_RATE_G3",
    "TX_SSC_SPRD_RATE_G4",
    "TX_SSC_SPRD_RATE_G5",
    "TX_SSC_TOG_ENA",
    "TX_STCHECKA",
    "TX_STCHECKB",
    "TX_STENDA",
    "TX_STENDB",
    "TX_STFINISH",
    "TX_STWAITA",
    "TX_STWAITB",
    "TX_SXP_SHADOW_FORCE",
    "TX_SXP_SHADOW_FORCEO",
    "TX_TEST_MODE_CFG",
    "TX_TRIMBYPASS",
    "TX_TXSM_CMKEEP_ENAF",
    "TX_TXSM_CMKEEP_ENAO",
    "TX_TXSM_DCCCAL_ENAF",
    "TX_TXSM_DCCCAL_ENAO",
    "TX_TXSM_DELAY_TIME_T5",
    "TX_TXSM_DELAY_TIME_T6",
    "TX_TXSM_TXPHYREADYF",
    "TX_TXSM_TXPHYREADYO",
    "TX_TXSM_TXRESET_NF",
    "TX_TXSM_TXRESET_NO",
    "TX_VCOCALDONE",
    "TX_VCODIFF1",
    "TX_VCODIFF2",
    "TX_VCOSTATE",
    "TX_VCO_ANALOG_GAIN_OVERRIDE",
    "TX_VCO_BAND",
    "TX_VCO_BAND_A",
    "TX_VCO_BAND_B",
    "TX_VCO_BAND_C",
    "TX_VCO_BAND_FORCE_A",
    "TX_VCO_BAND_FORCE_B",
    "TX_VCO_BAND_FORCE_C",
    "TX_VCO_BAND_OVERRIDE",
    "TX_VCO_BAND_OVR",
    "TX_VCO_BAND_REG",
    "TX_VCO_BAND_SEED_A",
    "TX_VCO_BAND_SEED_AO",
    "TX_VCO_BAND_SEED_B",
    "TX_VCO_BAND_SEED_BO",
    "TX_VCO_BAND_SEED_C",
    "TX_VCO_BAND_SEED_CO",
    "TX_VCO_BAND_SEED_OVR",
    "TX_VCO_BAND_SEED_OVRO",
    "TX_VCO_CAL_FCOMP",
    "TX_VCO_CAL_OVR_ENA",
    "TX_VCO_CAL_OVR_ENAO",
    "TX_VCO_CAL_SETTLE_TIME",
    "TX_VCO_SLOW",
    "TX_VLFC_DAC",
    "TX_VRESETN_REG",
    "TX_VRSET_VREG_DAT",
    "TX_VRSET_VREG_DATO",
    "TX_VRSET_VREG_TERM",
    "TX_VRSET_VREG_TERMO",
    "TX_WORDCLK_SWITCH_OV",
    "TX_WORDCLK_SWITCH_VAL",
    "T_CL91_CW_SCRAMBLE",
    "T_CL91_CW_SCRAMBLE_OEN",
    "T_CL91_FEC_MODE",
    "T_ENC_MODE",
    "T_ENC_MODE_OEN",
    "T_FEC_ENABLE",
    "T_FIFO_MODE",
    "T_FIFO_MODE_OEN",
    "T_FIVE_BIT_XOR_EN",
    "T_FIVE_BIT_XOR_EN_OEN",
    "T_HG2_ENABLE",
    "T_HG2_ENABLE_OEN",
    "T_PMA_40B_MODE",
    "T_PMA_40B_MODE_OEN",
    "T_PMA_BITMUX_DELAY",
    "T_PMA_BITMUX_DELAY_OEN",
    "T_PMA_BTMX_MODE",
    "T_PMA_BTMX_MODE_OEN",
    "T_PMA_CL91_MUX_SEL",
    "T_PMA_CL91_MUX_SEL_OEN",
    "T_PMA_WATERMARK",
    "T_PMA_WATERMARK_OEN",
    "T_TC_OUT_OVERFLOW",
    "T_TC_OUT_UNDERFLOW",
    "T_TYPE_CODED",
    "UI_FRAC_M17_TO_M25",
    "UI_FRAC_M1_TO_M16",
    "UNCORCOUNTH_STREAM0",
    "UNCORCOUNTH_STREAM1",
    "UNCORCOUNTH_STREAM2",
    "UNCORCOUNTH_STREAM3",
    "UNCORCOUNTH_STREAM4",
    "UNCORCOUNTL_STREAM0",
    "UNCORCOUNTL_STREAM1",
    "UNCORCOUNTL_STREAM2",
    "UNCORCOUNTL_STREAM3",
    "UNCORCOUNTL_STREAM4",
    "USE_100G_AM0",
    "USE_100G_AM123",
    "U_TS_OFFSET",
    "WAIT_FOR_ACK_EN",
    "WIS",
    "WM",
    "WORDMODE",
};

#endif
#endif
#endif
#endif /* PHYMOD_CONFIG_INCLUDE_FIELD_INFO */



/*******************************************************************************
 *
 * The following is the symbol table itself. 
 * It defines the entries for all registers and memories.
 * It also incorporates the field information for each register and memory if
 * applicable.
 *
 ******************************************************************************/
static const phymod_symbol_t bcmi_tscd_xgxs_syms[] = {
#ifndef PHYMOD_CONFIG_EXCLUDE_CHIP_SYMBOLS_BCMI_TSCD_XGXS
{
	BCMI_TSCD_XGXS_PHYID2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PHYID2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600d, /* 24589 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PHYID3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PHYID3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8770, /* 34672 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SETUPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SETUPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SETUPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x180, /* 384 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SYNCE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SYNCE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xaa, /* 170 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SYNCE_CTL_STAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SYNCE_CONTROL_STAGE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SPD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SPD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SPD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SPEED_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_DEVINPKG5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_DEVICEINPKG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x83, /* 131 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TS_TMR_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TS_TIMER_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_LPBK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_LOOPBACK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_MDIO_BCSTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_MDIO_BROADCAST",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800, /* 63488 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0ACC_TMOUTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_REGACCESS_TIMEOUT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50, /* 80 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0ACC_TMOUT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_REGACCESS_TIMEOUT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TS_1588_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TS_1588_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SERDESIDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SERDESIDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SERDESIDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ae, /* 942 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_FCLK_PERIODr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x634c, /* 25420 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PKTGENCTRL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PRTPCTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PRTPCONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_CRCERRCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_CRCERRORCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERR_INJ_EN0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERR_INJ_EN0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERR_INJ_EN1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERR_INJ_EN1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c, /* 124 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTADJr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTADJ",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_00",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_01r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_01",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_02r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_02",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_03r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_03",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_04r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_04",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_05r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_05",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_06r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_06",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_07r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_07",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_08r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_08",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_09r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_09",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_24r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_24",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_25r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_25",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_26r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_26",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_27r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_27",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_28r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_28",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_29r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_29",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_30",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_31r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_31",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_AM_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_AM_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_AM_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_SHARED_CL82_AM_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LN_0_AM_BYTE10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANE_0_AM_BYTE10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7690, /* 30352 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LN_1_AM_BYTE10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANE_1_AM_BYTE10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc4f0, /* 50416 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LANES_1_0_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANES_1_0_AM_BYTE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe647, /* 58951 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TX_LN_SWPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe4, /* 228 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD2_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD2_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD1_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD1_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD0_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD0_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_2_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DEC_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DECODE_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6140, /* 24896 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DESKEW_WINS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DESKEW_WINDOWS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4a6, /* 1190 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_CL91_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_CL91_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_CL91_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_CL91_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DESKEW_WINS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DESKEW_WINDOWS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x54, /* 84 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RX_LN_SWPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe4, /* 228 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_SRF_MEM_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_SRF_MEM_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RF_MEM_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RF_MEM_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_STS_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_STATUS_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_STS_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_STATUS_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_DIS_ECC_MEMr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_DISABLE_ECC_MEM",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_CORRUPT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_CORRUPT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_OUI_UPRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_OUI_UPRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_UPRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_OUI_LWRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_OUI_LWRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_LWRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IEEE_SPD_PRI1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_IEEE_SPEED_PRI_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_BRK_LNKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_BREAK_LINK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_DME_LOCKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_DME_LOCK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_PD_SD_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_PD_SD_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IGNORE_LNK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_IGNORE_LINK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_CL72r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_DME_PAGE_TMR_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_DME_PAGE_TIMER_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b5f, /* 15199 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PLL_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PLL_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PMD_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PMD_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PIPE_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PIPELINE_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_TX_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_TX_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_1BIT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_1BIT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_2BIT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_2BIT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_DISr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_DISr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_DISr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_DISABLE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_CORRUPTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_CORRUPT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM1_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM1_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM2_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM2_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_GLB_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_GLB_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_GLB_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_SW_MGMT_GLB_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_GLB_MASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_GLB_MASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_GLB_MASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_SW_MGMT_GLB_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_CL82_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x70, /* 112 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_TX_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_CL82_TX_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_TX_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_CL82_TX_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_MISC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_MISC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_MISC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_MISC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_MISC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_MISC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_MISC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_MISC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x203, /* 515 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_CL82_SCRIDLE_TEST_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS0_CL82_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_RX_LIVE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_RX_LIVE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2000, /* 8192 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_RX_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_RX_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_BER_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_BER_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_BER_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_BER_HOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_BER_HOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_BER_HOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_ERRED_BLKS_HOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_ERRORED_BLOCKS_HO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_LATCH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_EEE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_EEE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_UI_VALUE_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_UI_VALUE_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_TX_FIXED_LATENCYr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_RX_FIXED_LATENCY_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_RX_FIXED_LATENCY_FRACr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_MSA_25G_50G_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_MSA_25G_50G_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30c, /* 780 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_DBGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_DBGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_DBGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_DEBUG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SC_X4_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SC_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_IEEE_25G_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_IEEE_25G_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x66, /* 102 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_BYPASSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_BYPASSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_BYPASSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_BYPASS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SPARE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SPARE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SPARE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SPARE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SPARE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SPARE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SPARE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SPARE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN0_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN1_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN2_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FEC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FEC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FEC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_ENCODE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1800, /* 6144 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_MISCr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_MISCr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_MISCr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_MISC",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c0, /* 448 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CL36_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CL36_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL36_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_CL36TX_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_TX_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb8, /* 184 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_TS_POINT_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_TX_TS_POINT_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_ENCODE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_ENCODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PCS_STS_LIVEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PCS_STATUS_LIVE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PCS_STS_LATCHr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PCS_STATUS_LATCHED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PMA_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PMA_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PMA_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PMA_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_MIDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_MID",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_TS_SEQ_IDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_TS_SEQ_ID",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PCS_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_THRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_THRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_THRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_THRESHOLD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1a1, /* 417 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfa0, /* 4000 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_RX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_RX_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_DECODE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2270, /* 8816 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_BLKSYNC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PMA_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PMA_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_LNK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_LNK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_LNK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_LINK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL36RX_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SYNCE_FRACTIONAL_DIVr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_IEEE_25G_PARLLEL_DET_CTRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x442c, /* 17452 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x28, /* 40 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c00, /* 31744 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLK_LOCK_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_LOCK_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LIVE_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PCS_LIVE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PRTPERRCTRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PRTPERRORCOUNTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PRTPSTSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PRTPSTSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PRTPSTSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PRTPSTATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_CL91_FC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LATCH_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_PCS_LATCHED_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LIVE_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_PCS_LIVE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_SYNCACQ_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_SYNCACQ_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_BERCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_BERCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_IEEE_25G_PARLLEL_DET_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_IEEE_25G_PARLLEL_DET_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_SCRIDLE_TEST_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_SYNC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL91_SYNC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_SYNC_FSM_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_FEC_SYNC_FSM_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FC_SLIP_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL91_FC_SLIP_CNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_CL73_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_CL73_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_CL73_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_CL73_CFG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_UP1_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_UP1_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_UP1_ABIL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_UP1_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a1, /* 673 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_CL73_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_CL73_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_FEC_BASEPAGE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_R_CL73_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_R_CL73_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PXNG_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PXNG_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PXNG_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PXNG_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PSEQ_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PSEQ_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PSEQ_RFr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PSEQ_RF",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_UNEXP_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_UNEXP_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_RES_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_RES_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_RES_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_RES_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x120, /* 288 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_INT_ENr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_INT_ENr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_INT_ENr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_INT_EN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_WAIT_ACK_COMPLETEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_WAIT_ACK_COMPLETE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RXP_1588_SFD_TS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RXP_1588_SFD_TS_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6, /* 6 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_ILKN_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_ILKN_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ILKN_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"ILKN_X4_CONTROL0_ILKN_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_ILKN_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_ILKN_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ILKN_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"ILKN_X4_STATUS0_ILKN_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11, /* 17 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_ALGN_FSM_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_RXP_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_CL91_RXP_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600, /* 1536 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BIT_ERR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BIT_ERR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_STS_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_STATUS_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_STS_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_STATUS_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f, /* 63 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f, /* 63 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_DIS_ECC_MEMr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_DISABLE_ECC_MEM",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_CORRUPTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC1_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_VERTAGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_VERTAGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_VERTAGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_VERTAG_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_GLOBAL_OVRR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_GLOBAL_OVRR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_GLOBAL_OVRR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_GLOBAL_OVERRIDE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_EFUSE_FORCE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_EFUSE_FORCE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_EFUSE_FORCE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_EFUSE_FORCE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x220, /* 544 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_EFUSE_OVRR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_EFUSE_OVRR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_EFUSE_OVRR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_EFUSE_OVERRIDE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_TEMPSENSE_FORCE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_TEMPSENSE_FORCE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_TEMPSENSE_FORCE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_TEMPSENSE_FORCE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_TEMPSENSE_OVRR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_TEMPSENSE_OVRR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_TEMPSENSE_OVRR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_TEMPSENSE_OVERRIDE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_TESTMUX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_TESTMUX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_TESTMUX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_TESTMUX_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_MISC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_MISC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_MISC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_MISC_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_MISC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_MISC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_MISC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_MISC_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_TEST_CLK_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_TEST_CLK_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_TEST_CLK_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_TEST_CLK_CTRL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0721, /* 33490721 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_TMUX_SEL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_TMUX_SEL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_TMUX_SEL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_TMUX_SEL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_SPARE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_SPARE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_SPARE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_SPARE_REG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_SM_TMR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_SM_TMR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_SM_TMR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_SM_TIMER_REG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x190005, /* 1638405 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOS_CAL_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOS_CAL_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOS_CAL_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOS_CAL_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x800c100, /* 134267136 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_DLEV0_PDS_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_DLEV0_PDS_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_DLEV0_PDS_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_DLEV0_PDS_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR0_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR0_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_DLEV_STORE_PDRSTR0_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_DLEV_STORE_PDRSTR0_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_LOSCAL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_LOSCAL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_LOSCAL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_LOSCAL_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_VREGDFE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_VREGDFE_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x52945294, /* 1385452180 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_VREGDFE_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_VREGDFE_CTRL_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x52945294, /* 1385452180 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_SS_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_SS_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_SS_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_SS_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8888, /* 34952 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_SS_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_SS_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_SS_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_SS_CTRL_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80000, /* 524288 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_ALG_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_ALG_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_ALG_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_ALG_CTRL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb637a21, /* 191068705 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FLAT_OFFS_FRC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FLAT_OFFS_FRC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FLAT_OFFS_FRC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FLAT_OFFS_FRC_CTRL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10000, /* 65536 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_H1_MAG_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_H1_MAG_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_H1_MAG_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_H1_MAG_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e, /* 126 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_RXLOC_GEN_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_RXLOC_GEN_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_RXLOC_GEN_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_RXLOC_GEN_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x200, /* 512 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_DBG_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_DBG_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_DBG_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_DBG_CTRL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_DBG_ACCr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_DBG_ACCr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_DBG_ACCr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_DBG_ACC",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_AFSM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_AFSM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_AFSM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_AFSM_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9cff7013, /* 2633986067 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_AFSM_TEMP_THR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_AFSM_TEMP_THR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_AFSM_TEMP_THR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_AFSM_TEMP_THRESH_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa, /* 10 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOS_STSREGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOS_STSREGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOS_STSREGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOS_STATUSREG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_RXEQ_STORED_VAL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_RXEQ_STORED_VAL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_RXEQ_STORED_VAL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_RXEQ_STORED_VAL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_RXEQ_STORED_VAL_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR2_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_DLEV_STORE_PDRSTR2_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_DLEV_STORE_PDRSTR2_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_DLEV_STORE_PDRSTR2_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_RLARBSM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_RLARBSM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_RLARBSM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_RLARBSM_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40000f0, /* 67109104 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTL_RLARBSM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTL_RLARBSM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTL_RLARBSM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTRL_RLARBSM_REG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10010000, /* 268500992 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x400f830, /* 67172400 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_TEST_DBG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_TEST_DBG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_TEST_DBG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_TEST_DEBUG_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1377640, /* 20411968 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x52, /* 82 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f00100, /* 4042260736 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0, /* 61680 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf00000, /* 15728640 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c700fff, /* 477106175 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x32001e, /* 3276830 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7802f802, /* 2013460482 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f20820, /* 66193440 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x615, /* 1557 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE31r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE31r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE31r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG31",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE33r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE33r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE33r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG33",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8b88888, /* 146311304 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE35r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE35r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE35r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG35",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1aa95, /* 109205 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE37r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE37r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE37r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG37",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE39r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE39r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE39r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG39",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xbbbb8555, /* 3149628757 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE41r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE41r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE41r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG41",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xffaaaaaa, /* 4289374890 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE43r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE43r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE43r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG43",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x100, /* 256 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_DLAT_EVEN_OFFS_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_DLAT_EVEN_OFFS_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_DLAT_EVEN_OFFS_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_DLAT_EVEN_OFFS_STATUS_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_DLAT_ODD_OFFS_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_DLAT_ODD_OFFS_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_DLAT_ODD_OFFS_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_DLAT_ODD_OFFS_STATUS_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_TLAT_OFFS_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_TLAT_OFFS_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_TLAT_OFFS_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_TLAT_OFFS_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_ELAT_OFFS_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_ELAT_OFFS_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_ELAT_OFFS_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_ELAT_OFFS_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_RLAT_OFFS_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_RLAT_OFFS_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_RLAT_OFFS_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_RLAT_OFFS_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_DLAT_OFFS_CAL_ERR_STS_NEW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_DLAT_OFFS_CAL_ERR_STS_NEW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_DLAT_OFFS_CAL_ERR_STS_NEW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_DLAT_OFFS_CAL_ERR_STATUS_NEW_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_NEW5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_NEW5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_NEW5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_NEW_REG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_NEW7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_NEW7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_NEW7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_NEW_REG7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FORCE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FORCE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FORCE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FORCE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FORCE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FORCE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FORCE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FORCE_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FORCE4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FORCE4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FORCE4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FORCE_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FORCE6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FORCE6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FORCE6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FORCE_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_FORCE8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_FORCE8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_FORCE8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_FORCE_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ADDER_OVERFLOW_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ADDER_OVERFLOW_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ADDER_OVERFLOW_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ADDER_OVERFLOW_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PVTMON_ROSC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PVTMON_ROSC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PVTMON_ROSC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PVTMON_ROSC_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x186a0000, /* 409600000 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PVTMON_ROSC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PVTMON_ROSC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PVTMON_ROSC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PVTMON_ROSC_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_UPRLOAD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_UPRLOAD_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x33337777, /* 859010935 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_UPRLOAD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_UPRLOAD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_UPRLOAD_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa181111, /* 169349393 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_VREGDFE_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_VREGDFE_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_VREGDFE_CTRL_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2940294, /* 43254420 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_SSNEW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_SSNEW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_SSNEW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_SSNEW_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_SSNEW_ERR_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_SSNEW_ERR_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_SSNEW_ERR_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_SSNEW_ERROR_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_AFSM_TEMP_TRIP_CNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_AFSM_TEMP_TRIP_CNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_AFSM_TEMP_TRIP_CNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_AFSM_TEMP_TRIP_COUNT_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_AFSM_PWRDN_CNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_AFSM_PWRDN_CNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_AFSM_PWRDN_CNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_AFSM_PWRDN_COUNT_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GRID_SEARCH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GRID_SEARCH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GRID_SEARCH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GRID_SEARCH_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_LOC_SSNEW_OFF_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_LOC_SSNEW_OFF_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LOC_SSNEW_OFF_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_LOC_SSNEW_OFF_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOS_FILTER0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOS_FILTER0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOS_FILTER0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOS_FILTER_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa280a28, /* 170396200 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOS_FILTER2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOS_FILTER2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOS_FILTER2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOS_FILTER_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa280a28, /* 170396200 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOS_FILTER4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOS_FILTER4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOS_FILTER4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOS_FILTER_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa28, /* 2600 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOS_FILTER6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOS_FILTER6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOS_FILTER6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOS_FILTER_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOCK_SM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOCK_SM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOCK_SM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOCK_SM_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x200000, /* 2097152 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOCK_SM2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOCK_SM2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOCK_SM2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOCK_SM_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x467fff, /* 4620287 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOCK_SM4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOCK_SM4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOCK_SM4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOCK_SM_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x460046, /* 4587590 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOCK_SM6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOCK_SM6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOCK_SM6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOCK_SM_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x460046, /* 4587590 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXLOSVREF0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXLOSVREF0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXLOSVREF0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXLOSVREF_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x16b2d6b, /* 23801195 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG50",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE52r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE52r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE52r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG52",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE54r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE54r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE54r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_REG54",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE_TEMP_BIN_THR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_TEMP_BIN_THRESH_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1010175, /* 16843125 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE_TEMP_BIN_THR2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_TEMP_BIN_THRESH_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe50025, /* 15007781 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_ACORE_TEMP_BIN_THR4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_ACORE_TEMP_BIN_THR4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_ACORE_TEMP_BIN_THRESH_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xef, /* 239 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x832082b, /* 137496619 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8470865, /* 138872933 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x847, /* 2119 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2c203f9, /* 46269433 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4bfb03fc, /* 1274741756 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x48004bfb, /* 1207979003 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x32c0361, /* 53216097 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x32c, /* 812 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x28a03f2, /* 42599410 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SSC18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SSC18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SSC18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SSC_REG18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1402af, /* 1311407 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_TXSM_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_TXSM_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_TXSM_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_TXSM_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa000001, /* 167772161 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_RXDET0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_RXDET0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_RXDET0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_RXDET_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x24a024a0, /* 614474912 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_RXDET2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_RXDET2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_RXDET2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_RXDET_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xbbb, /* 3003 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0f0f0, /* 4042322160 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0, /* 240 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_REG3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10001, /* 65537 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_CKC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_CKC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CKC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_CKC_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x90000, /* 589824 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_CKC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_CKC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CKC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_CKC_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_REG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x250012, /* 2424850 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_REG7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8b0300, /* 9110272 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_SPARE_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_SPARE_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_SPARE_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_SPARE_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf00000, /* 15728640 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_ACORE_SPARE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_ACORE_SPARE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_ACORE_SPARE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_ACORE_SPARE_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_RX_FRACN0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_RX_FRACN0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_RX_FRACN0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_RX_FRACN_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2490000, /* 38338560 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2490249, /* 38339145 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x804204bf, /* 2151810239 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4450443, /* 71631939 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc09a1, /* 788897 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x17c0004, /* 24903684 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b803ff, /* 62391295 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x800080bc, /* 2147516604 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x771000, /* 7802880 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR24r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR24r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR24r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG24",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x180000, /* 1572864 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR26r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR26r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR26r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG26",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR28r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR28r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR28r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG28",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG30",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR32r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR32r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR32r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG32",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e141000, /* 2115244032 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR34r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR34r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR34r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG34",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4420249, /* 71434825 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR36r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR36r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR36r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG36",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6, /* 6 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR38r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR38r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR38r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG38",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG40",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xce20000, /* 216137728 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR42r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR42r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR42r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG42",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc8000e2, /* 209715426 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR44r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR44r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR44r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG44",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR46r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR46r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR46r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG46",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR48r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR48r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR48r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG48",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c840000, /* 478412800 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG50",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe71d86, /* 15146374 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR52r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR52r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR52r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG52",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR54r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR54r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR54r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG54",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4410249, /* 71369289 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR56r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR56r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR56r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG56",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR58r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR58r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR58r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG58",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8e70000, /* 149356544 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG60",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x45b049b, /* 73073819 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR62r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR62r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR62r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG62",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4bf029b, /* 79626907 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR64r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR64r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR64r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG64",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4630062, /* 73597026 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR66r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR66r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR66r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG66",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9a10465, /* 161547365 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR68r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR68r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR68r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG68",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR70r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR70r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR70r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG70",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR72r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR72r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR72r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x462049b, /* 73532571 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR74r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR74r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR74r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG74",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR76r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR76r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR76r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG76",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR78r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR78r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR78r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG78",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1482142, /* 21504322 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR80r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR80r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR80r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG80",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x49b098c, /* 77269388 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR82r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR82r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR82r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG82",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x461, /* 1121 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR84r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR84r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR84r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG84",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR86r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR86r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR86r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG86",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR88r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR88r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR88r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG88",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CDR90r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CDR90r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CDR90r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_CDR_REG90",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x640000, /* 6553600 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x320064, /* 3276900 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc8005f, /* 13107295 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x131300c8, /* 320012488 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RO_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc, /* 12 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1313, /* 4883 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x13, /* 19 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30003000, /* 805318656 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_DATA_RW_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_DATA_RW_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_DATA_RW_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_DATA_RW_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5b6d, /* 23405 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_CTL0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_CONTROL_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8300, /* 33536 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_CTL1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_CONTROL_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80020019, /* 2147614745 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_CTL2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_CONTROL_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xd60190, /* 14025104 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_MANMODE_DBGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_MANMODE_DBGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_MANMODE_DBGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_MANMODE_DEBUG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x28, /* 40 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_CTL3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_CONTROL_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x84, /* 132 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG0_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x800, /* 2048 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_CTL4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_CTL4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_CONTROL_REG4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xd6be067c, /* 3602777724 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x300, /* 768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x303e0, /* 197600 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb3f000c, /* 188678156 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x940000, /* 9699328 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG5_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG5_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG5_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG5_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_OVRR_REG0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_OVERRIDE_REG_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_OVRR_REG1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_OVERRIDE_REG_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG6_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG6_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_FORCE_REG6_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_FORCE_REG6_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_FORCE_REG_REG6_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_OVRR_REG2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_OVERRIDE_REG_REG2_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_OVRR_REG3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_OVRR_REG3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_OVERRIDE_REG_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_STATUS_REG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_PLL_VCO_STS4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PLL_VCO_STS4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_PLL_VCO_STATUS_REG4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20000, /* 131072 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40, /* 64 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OF10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OF10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OF10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OF_REG10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OV0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OV0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OV0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OV_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OV2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OV2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OV2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OV_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OV4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OV4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OV4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OV_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OV6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OV6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OV6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OV_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OV8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OV8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OV8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OV_REG8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OUTPIN_OV0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OUTPIN_OV_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OUTPIN_OV2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OUTPIN_OV_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OUTPIN_OV4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OUTPIN_OV_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OUTPIN_OV6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OUTPIN_OV_REG6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_PIN_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_PIN_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_PIN_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_PIN_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20010, /* 131088 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_PIN_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_PIN_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_PIN_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_PIN_STATUS_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_PIN_STS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_PIN_STS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_PIN_STS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_PIN_STATUS_REG4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_OUTPIN_OV7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_OUTPIN_OV7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_OUTPIN_OV_REG7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_JTAG_OF0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_JTAG_OF0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_JTAG_OF0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_JTAG_OF_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6800000, /* 109051904 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RXTX_SPARE_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RXTX_SPARE_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTX_SPARE_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RXTX_SPARE_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_NORMAL_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_NORMAL_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_NORMAL_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_NORMAL_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_PARTIAL_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_PARTIAL_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_PARTIAL_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_PARTIAL_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc3008e, /* 12779662 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_SLUMBER_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_SLUMBER_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_SLUMBER_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_SLUMBER_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf300ff, /* 15925503 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_DEV_SLEEP_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_DEV_SLEEP_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_DEV_SLEEP_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_DEV_SLEEP_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf700fd, /* 16187645 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P0S_B_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P0S_B_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P0S_B_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P0S_B_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe3008e, /* 14876814 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P0S_C_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P0S_C_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P0S_C_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P0S_C_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf300ff, /* 15925503 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P1_A_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P1_A_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P1_A_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P1_A_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe3008e, /* 14876814 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P1_B_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P1_B_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P1_B_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P1_B_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf300ff, /* 15925503 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P1_C_PD_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P1_C_PD_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P1_C_PD_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P1_C_PD_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x17300ff, /* 24314111 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P1SNZ_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P1SNZ_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P1SNZ_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P1SNZ_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf700ff, /* 16187647 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P1OFF_CFG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P1OFF_CFG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P1OFF_CFG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P1OFF_CONFIG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf700fd, /* 16187645 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_TMR_CTL_PREPM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_TMR_CTL_PREPM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_TMR_CTL_PREPM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_TIMER_CTRL_PREPM_REG_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11c511c5, /* 298127813 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_EXITPT_WAIT_TIME0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_EXITPT_WAIT_TIME0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_EXITPT_WAIT_TIME0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_EXITPT_WAIT_TIME_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x69001e, /* 6881310 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_EXITSB_TMR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_EXITSB_TMR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_EXITSB_TMR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_EXITSB_TIMER_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x130013, /* 1245203 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_DEEP_PWR_TMR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_DEEP_PWR_TMR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_DEEP_PWR_TMR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_DEEP_PWR_TIMER_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x96f2f3, /* 9892595 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_WAKESB_CMKEEP_TMR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_WAKESB_CMKEEP_TMR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_WAKESB_CMKEEP_TMR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_WAKESB_CMKEEP_TIMER_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8014a, /* 524618 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_CFG_DBG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_CFG_DBG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_CFG_DBG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_CONFIG_DEBUG_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b02, /* 15106 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_RXLOS_RECOV_PRECHARGE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_RXLOS_RECOV_PRECHARGE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_RXLOS_RECOV_PRECHARGE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_RXLOS_RECOV_PRECHARGE_CTRL_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1d1d01c8, /* 488440264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P0SA_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P0SA_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P0SA_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P0SA_CTRL_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf1288dd, /* 252872925 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_P0SA_DRVTOP_AFEQ_TMR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_P0SA_DRVTOP_AFEQ_TMR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_P0SA_DRVTOP_AFEQ_TMR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_P0SA_DRVTOP_AFEQ_TIMER_REG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4b001e1e, /* 1258298910 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_PLL_QLOCK_TIME0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_PLL_QLOCK_TIME0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_PLL_QLOCK_TIME0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_PLL_QLOCK_TIME0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30003, /* 196611 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_PDPLL_DELAY_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_PDPLL_DELAY_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_PDPLL_DELAY_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_PDPLL_DELAY_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x101, /* 257 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_SHRDPLL_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_SHRDPLL_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_SHRDPLL_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_SHRDPLL_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1020, /* 4128 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_DFE_FRZ_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_DFE_FRZ_CTRL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9090909, /* 151587081 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_DFE_FRZ_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_DFE_FRZ_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_DFE_FRZ_CTRL_REG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9, /* 9 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PWR_LN_DIS_RST_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PWR_LN_DIS_RST_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PWR_LN_DIS_RST_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PWR_LN_DIS_RST_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x141a, /* 5146 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RW_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RW_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RW_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RW_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x380, /* 896 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_PGC_RO_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_PGC_RO_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_PGC_RO_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_PGC_RO_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_SS_RW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_SS_RW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_SS_RW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_SS_RW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xd20001, /* 13762561 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_SS_RW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_SS_RW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_SS_RW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_SS_RW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6100400, /* 101712896 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_SS_RW4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_SS_RW4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_SS_RW4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_SS_RW_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x500, /* 1280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_SS_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_SS_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_SS_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_SS_RO_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50400c09, /* 1346374665 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6120100, /* 101843200 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x400, /* 1024 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6c0be28, /* 113294888 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc00, /* 3072 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10900e0, /* 17367264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000000, /* 67108864 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RW_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RW_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RW_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RW_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DP_EYE_RO_24r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DP_EYE_RO_24r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DP_EYE_RO_24r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DP_EYE_RO_24",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe00, /* 3584 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xdc0c0281, /* 3691774593 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2800320, /* 41943840 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xdcc80000, /* 3704094720 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL5_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL5_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL5_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG5_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc015d, /* 786781 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STS0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STS0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG0_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STS1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STS2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL6_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_CTL6_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_CTL6_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_CONTROL_REG6_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x67c0000, /* 108789760 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x450, /* 1104 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800300, /* 260047616 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x889b0003, /* 2291859459 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x581e0b3f, /* 1478363967 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb80589, /* 12060041 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE5_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE5_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE5_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG5_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20a500, /* 2139392 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PLL_FORCE6_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PLL_FORCE6_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_FORCE6_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PLL_FORCE_REG6_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_OVRR0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_OVRR0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_OVRR0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_OVERRIDE_REG0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_OVRR1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_OVRR1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_OVRR1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_OVERRIDE_REG1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_OVRR2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_OVRR2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_OVRR2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_OVERRIDE_REG2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_STATUS_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_VCO_STS3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_VCO_STS3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_VCO_STATUS_REG3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_DIG_SPAREr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_DIG_SPAREr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_DIG_SPAREr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_DIG_SPARE_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_PLL_FORCE9_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_PLL_FORCE9_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PLL_FORCE9_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_TX_PLL_FORCE_REG9_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENERAL_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENERAL_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENERAL_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENERAL_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f3a661d, /* 523920925 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_0_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_0_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_0_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_0_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff3, /* 8179 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_0_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_0_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_0_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_0_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff31ff3, /* 536027123 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_0_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_0_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_0_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_0_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff61ff6, /* 536223734 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x18fc1ff4, /* 419176436 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_2_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_2_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_2_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_2_3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7f207fb, /* 133302267 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_4_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_4_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_4_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_4_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5, /* 5 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_4_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_4_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_4_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_4_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50005, /* 327685 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_4_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_4_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_4_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_4_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50005, /* 327685 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_5_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_5_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_5_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_5_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfd, /* 253 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_5_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_5_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_5_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_5_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfd00fd, /* 16580861 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GRDN_5_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GRDN_5_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GRDN_5_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GRDN_5_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfd00fd, /* 16580861 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_0_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_0_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_0_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_0_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ff, /* 1023 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_0_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_0_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_0_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_0_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ff03ff, /* 67044351 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_0_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_0_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_0_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_0_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_0_SATA_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_0_SATA_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_0_SATA_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_0_SATA_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_1_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_1_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_1_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_1_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x323, /* 803 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_1_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_1_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_1_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_1_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3230323, /* 52626211 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_1_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_1_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_1_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_1_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20, /* 32 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EN_1_SATA_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EN_1_SATA_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EN_1_SATA_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ENABLE_1_SATA_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_DLEV1_DLEV0_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_DLEV1_DLEV0_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ce00c8, /* 63832264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_1_0_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_1_0_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_3_2_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_3_2_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_5_4_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_5_4_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0c0, /* 61632 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_DLEV1_DLEV0_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_DLEV1_DLEV0_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ce00c8, /* 63832264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_1_0_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_1_0_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_3_2_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_3_2_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_5_4_G4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_5_4_G4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0d8, /* 61656 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_DLEV1_DLEV0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_DLEV1_DLEV0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ce00c8, /* 63832264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_1_0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_1_0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_3_2_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_3_2_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_5_4_G3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_5_4_G3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0b0, /* 61616 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_DLEV1_DLEV0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_DLEV1_DLEV0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_1_0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_1_0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_3_2_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_3_2_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_5_4_G2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_5_4_G2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf07c, /* 61564 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_SATA_G2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_SATA_G2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf07c, /* 61564 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_DLEV1_DLEV0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_DLEV1_DLEV0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_DLEV1_DLEV0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_1_0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_1_0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_1_0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_3_2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_3_2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_3_2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_5_4_G1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_5_4_G1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_5_4_G1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x58f8, /* 22776 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G1_G00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_SATA_G1_G00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_SATA_G1_G00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_SATA_G1_G0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x58f858f8, /* 1492670712 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EQPRESET_ENA_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EQPRESET_ENA_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EQPRESET_ENA_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EQPRESET_ENA_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x703fd, /* 459773 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATDET_FREEZE_ENA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATDET_FREEZE_ENA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATDET_FREEZE_ENA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATDET_FREEZE_ENA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f, /* 31 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_REVERSE_UD_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_REVERSE_UD_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_REVERSE_UD_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_REVERSE_UD_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e6f03fc, /* 2121204732 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_REVERSE_UD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_REVERSE_UD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_REVERSE_UD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_REVERSE_UD_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SATPROT_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SATPROT_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SATPROT_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SATPROT_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x400000, /* 4194304 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFE_DLEV_MAJVOTE_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFE_DLEV_MAJVOTE_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFE_DLEV_MAJVOTE_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFE_DLEV_MAJVOTE_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x800080, /* 8388736 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_VGA_MAJVOTE_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_VGA_MAJVOTE_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_VGA_MAJVOTE_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_VGA_MAJVOTE_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2000200, /* 33554944 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXFIR_MAJVOTE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXFIR_MAJVOTE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXFIR_MAJVOTE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXFIR_MAJVOTE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80, /* 128 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TAPOFFS_ENA_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TAPOFFS_ENA_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TAPOFFS_ENA_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TAPOFFSET_ENA_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TAPOFFS_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TAPOFFS_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TAPOFFS_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TAPOFFSET_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TAPOFFS_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TAPOFFS_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TAPOFFS_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TAPOFFSET_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TAPOFFS_5_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TAPOFFS_5_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TAPOFFS_5_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TAPOFFSET_5_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TAPOFFS8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TAPOFFS8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TAPOFFS8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TAPOFFSET_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_GEAR_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_GEAR_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_GEAR_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_GEAR_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x210075d, /* 34604893 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_WEIGHTED_GAINr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_WEIGHTED_GAINr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_WEIGHTED_GAINr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_WEIGHTED_GAIN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFE_GEAR_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFE_GEAR_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFE_GEAR_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFE_GEAR_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10f085d, /* 17762397 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_GEAR_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_GEAR_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_GEAR_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_GEAR_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10f095c, /* 17762652 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G5_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G5_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR_0_G5_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_0_G5_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa8c0a8c, /* 176949900 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10f, /* 271 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G5_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G5_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR_2_G5_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_2_G5_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x86a086a, /* 141166698 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10f, /* 271 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G3_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_0_G3_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR_0_G3_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_0_G3_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x22d0a8c, /* 36506252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G3_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_2_G3_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR_2_G3_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_2_G3_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x22d086a, /* 36505706 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_GEAR_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_GEAR_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_GEAR_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x22d022d, /* 36504109 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXFIR_C1_C0_GEAR_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXFIR_C1_C0_GEAR_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXFIR_C1_C0_GEAR_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXFIR_C1_C0_GEAR_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000d, /* 524301 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXFIR_CM1_GEAR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXFIR_CM1_GEAR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXFIR_CM1_GEAR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXFIR_CM1_GEAR_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_MANUAL_MODE_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_MANUAL_MODE_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_MANUAL_MODE_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_MANUAL_MODE_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_MANUAL_MODE_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_MANUAL_MODE_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_MANUAL_MODE_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_MANUAL_MODE_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_1_0_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_1_0_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_1_0_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_1_0_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_3_2_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_3_2_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_3_2_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_3_2_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_0_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_0_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10385, /* 66437 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_0_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_0_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10385, /* 66437 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10385, /* 66437 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f84, /* 16260 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f04, /* 16132 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_4_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_4_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_4_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_4_3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6050120, /* 100991264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3efc0182, /* 1056702850 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3e7d0103, /* 1048379651 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_70r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_70r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_70r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_7_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1010082, /* 16842882 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_80r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_80r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_80r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_8_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1030001, /* 16973825 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_90r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_90r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_90r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_9_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1820080, /* 25297024 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_100r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EMUX_CTL_100r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EMUX_CTL_100r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EMUX_CONTROL_10_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x820101, /* 8519937 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_CTL_0_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_CONTROL_0_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0201, /* 33489409 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_CTL_0_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_CONTROL_0_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0201, /* 33489409 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_CTL_0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_CONTROL_0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0201, /* 33489409 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_CTL_0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_CONTROL_0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0201, /* 33489409 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_CTL_0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_CTL_0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_CONTROL_0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff0201, /* 33489409 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20101ff, /* 33620479 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20101ff, /* 33620479 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL_0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20101ff, /* 33620479 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL_0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20101ff, /* 33620479 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL_0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL_0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20101ff, /* 33620479 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1_ADAPTATION_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1_ADAPTATION_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1_ADAPTATION_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_0_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_0_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf8, /* 248 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_0_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_0_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800f8, /* 16253176 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_0_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_0_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_0_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800f8, /* 16253176 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_1_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_1_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x23, /* 35 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_1_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_1_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x230023, /* 2293795 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_1_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_1_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_1_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x230023, /* 2293795 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_2_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_2_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_2_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_2_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40004000, /* 1073758208 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_2_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_2_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_2_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40004000, /* 1073758208 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_3_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_3_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_3_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_3_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL_3_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL_3_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_3_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_VGA_ADAPTATION_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_VGA_ADAPTATION_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_VGA_ADAPTATION_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_0_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_0_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0, /* 240 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_0_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_0_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf000f0, /* 15728880 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_0_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_0_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_0_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf000f0, /* 15728880 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_1_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_1_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x246, /* 582 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_1_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_1_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2460246, /* 38142534 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_1_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_1_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_1_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2460246, /* 38142534 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xca1, /* 3233 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_3_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_3_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_3_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_3_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f001f, /* 2031647 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_AEQ_ADAPTATION_CTL_3_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_AEQ_ADAPTATION_CTL_3_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_AEQ_ADAPTATION_CONTROL_3_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f001f, /* 2031647 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_C0_CTL_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_C0_CTL_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_C0_CTL_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_C0_CONTROL_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x809, /* 2057 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_C1_CTL_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_C1_CTL_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_C1_CTL_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_C1_CONTROL_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x480a7800, /* 1208645632 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_C1_CTL_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_C1_CTL_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_C1_CTL_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_C1_CONTROL_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x680000, /* 6815744 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXBK_ADAPTATION_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXBK_ADAPTATION_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x61, /* 97 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXBK_ADAPTATION_CTL_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXBK_ADAPTATION_CONTROL_1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa504190, /* 173031824 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXBK_ADAPTATION_CTL_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXBK_ADAPTATION_CONTROL_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa504190, /* 173031824 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_4_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXBK_ADAPTATION_CTL_4_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXBK_ADAPTATION_CTL_4_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXBK_ADAPTATION_CONTROL_4_3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5e005e0, /* 98567648 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_TXBK_OUTPUT_0_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_TXBK_OUTPUT_0_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_TXBK_OUTPUT_0_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_TXBK_OUTPUT_0_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_ACORE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_ACORE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_ACORE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ACORE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PVT_CTL_0_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PVT_CONTROL_0_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf8f8, /* 63736 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PVT_CTL_0_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PVT_CTL_0_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PVT_CONTROL_0_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf8f8f8f8, /* 4177066232 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PVT_CTL_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PVT_CTL_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PVT_CTL_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PVT_CONTROL_1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x680068, /* 6815848 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PVT_CTL_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PVT_CTL_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PVT_CTL_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PVT_CONTROL_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ef018c, /* 32440716 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PVT_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PVT_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PVT_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PVT_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x129, /* 297 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8f6c0228, /* 2406220328 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7cd4a74, /* 130894452 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5, /* 5 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_7_6_DIAG_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_7_6_DIAG_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_7_6_DIAG_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_7_6_DIAG_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_9_8_DIAG_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_9_8_DIAG_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_9_8_DIAG_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_9_8_DIAG_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_11_10_DIAG_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_11_10_DIAG_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_11_10_DIAG_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_11_10_DIAG_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_13_12_DIAG_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_13_12_DIAG_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_13_12_DIAG_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_13_12_DIAG_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_15_14_DIAG_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PATTERN_DETECT_15_14_DIAG_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PATTERN_DETECT_15_14_DIAG_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PATTERN_DETECT_15_14_DIAG_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_MAIN0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_MAIN0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_MAIN0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_MAIN_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c061c03, /* 470162435 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c201c40, /* 471866432 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_5_40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_5_40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_5_40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_5_4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe1c00, /* 924672 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_7_60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_7_60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_7_60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_7_6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb013000e, /* 2954035214 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_9_80r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_9_80r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_9_80r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_9_8_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8150414, /* 135595028 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_11_100r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_11_100r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_11_100r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_11_10_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa0131c00, /* 2685606912 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_13_120r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_13_120r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_13_120r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_13_12_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c201c40, /* 471866432 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_15_140r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_15_140r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_15_140r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_15_14_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe1c00, /* 924672 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_17_160r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_17_160r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_17_160r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_17_16_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1e401e20, /* 507518496 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_19_180r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_19_180r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_19_180r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_19_18_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1e211e20, /* 505486880 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_21_200r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_21_200r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_21_200r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_21_20_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f001e40, /* 520101440 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_23_220r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_23_220r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_23_220r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_23_22_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x22d1e24, /* 36511268 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_25_240r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_25_240r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_25_240r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_25_24_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x421000e, /* 69271566 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_27_260r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_27_260r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_27_260r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_27_26_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4400408, /* 71304200 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_29_280r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_29_280r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_29_280r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_29_28_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4040500, /* 67372288 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_31_300r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_31_300r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_31_300r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_31_30_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x782060c, /* 125961740 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_33_320r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_33_320r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_33_320r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_33_32_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c00607, /* 130024967 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_35_340r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_35_340r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_35_340r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_35_34_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c007c0, /* 130025408 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_37_360r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_37_360r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_37_360r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_37_36_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x60a0785, /* 101320581 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_39_380r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_39_380r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_39_380r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_39_38_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x621002d, /* 102826029 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_41_400r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_41_400r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_41_400r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_41_40_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7000640, /* 117442112 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_43_420r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_43_420r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_43_420r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_43_42_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe000624, /* 234882596 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_45_440r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_45_440r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_45_440r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_45_44_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1140e93, /* 18091667 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_47_460r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_47_460r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_47_460r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_47_46_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa932d15, /* 177417493 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_49_480r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_49_480r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_49_480r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_49_48_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe080e03, /* 235408899 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_51_500r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_51_500r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_51_500r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_51_50_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3d151014, /* 1024790548 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_53_520r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_53_520r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_53_520r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_53_52_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e407e1, /* 132384737 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_55_540r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_55_540r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_55_540r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_55_54_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfe40fe1, /* 266604513 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_57_560r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_57_560r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_57_560r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_57_56_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe930e00, /* 244518400 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_59_580r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_59_580r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_59_580r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_59_58_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3a150114, /* 974455060 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_61_600r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_61_600r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_61_600r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_61_60_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe410a93, /* 239143571 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_2_3_0_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_2_3_0_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_2_3_0_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_2_3_0_1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8100303, /* 135267075 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_6_7_4_50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_6_7_4_50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_6_7_4_50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_6_7_4_5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1f1f04, /* 471801604 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_10_11_8_90r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_10_11_8_90r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_10_11_8_90r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_10_11_8_9_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_14_15_12_130r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_14_15_12_130r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_14_15_12_130r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_14_15_12_13_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f040810, /* 520357904 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_18_19_16_170r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_18_19_16_170r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_18_19_16_170r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_18_19_16_17_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c141810, /* 471078928 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_22_23_20_210r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_22_23_20_210r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_22_23_20_210r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_22_23_20_21_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1018, /* 471601176 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_26_27_24_250r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_26_27_24_250r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_26_27_24_250r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_26_27_24_25_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x181c1c1f, /* 404495391 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_30_31_28_290r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_30_31_28_290r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_30_31_28_290r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_30_31_28_29_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c10, /* 471604240 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_34_35_32_330r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_34_35_32_330r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_34_35_32_330r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_34_35_32_33_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1010181c, /* 269490204 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENAA_38_39_36_370r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENAA_38_39_36_370r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENAA_38_39_36_370r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENAA_38_39_36_37_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_42_43_40_410r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_42_43_40_410r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_42_43_40_410r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_42_43_40_41_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1018, /* 471601176 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_46_47_44_450r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_46_47_44_450r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_46_47_44_450r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_46_47_44_45_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_50_51_48_490r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_50_51_48_490r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_50_51_48_490r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_50_51_48_49_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_54_55_52_530r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_54_55_52_530r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_54_55_52_530r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_54_55_52_53_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_58_59_56_570r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_58_59_56_570r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_58_59_56_570r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_58_59_56_57_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_62_63_60_610r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_62_63_60_610r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_62_63_60_610r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_62_63_60_61_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_LP2CNT_LP1CNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_LP2CNT_LP1CNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_LP2CNT_LP1CNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_LP2CNT_LP1CNT_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1e6500f0, /* 509935856 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_LP3CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_LP3CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_LP3CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_LP3CNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_TMR1_TMR00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_TMR1_TMR00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_TMR1_TMR00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_TMR1_TMR0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e003f, /* 8257599 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_TMR3_TMR20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_TMR3_TMR20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_TMR3_TMR20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_TMR3_TMR2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc400fc, /* 12845308 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_TMR5_TMR40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_TMR5_TMR40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_TMR5_TMR40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_TMR5_TMR4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11501d7, /* 18153943 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_TMR7_TMR60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_TMR7_TMR60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_TMR7_TMR60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_TMR7_TMR6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x42603ae, /* 69600174 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_CLKDIV1_CLKDIV00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_CLKDIV1_CLKDIV00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_CLKDIV1_CLKDIV00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_CLKDIV1_CLKDIV0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40000, /* 262144 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_DLEVr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_DLEVr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_DLEVr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_DLEV",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL1_ADCTL00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL1_ADCTL00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL1_ADCTL00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL1_ADCTL0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x90000, /* 589824 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL3_ADCTL20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL3_ADCTL20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL3_ADCTL20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL3_ADCTL2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ff41ff, /* 33505791 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL5_ADCTL40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL5_ADCTL40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL5_ADCTL40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL5_ADCTL4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x81ff80ff, /* 2181005567 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL7_ADCTL60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL7_ADCTL60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL7_ADCTL60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL7_ADCTL6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f900f9, /* 33095929 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL9_ADCTL80r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL9_ADCTL80r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL9_ADCTL80r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL9_ADCTL8_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x81f980f9, /* 2180612345 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL11_ADCTL100r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL11_ADCTL100r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL11_ADCTL100r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL11_ADCTL10_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x108, /* 264 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL13_ADCTL120r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL13_ADCTL120r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL13_ADCTL120r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL13_ADCTL12_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL15_ADCTL140r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_ADCTL15_ADCTL140r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_ADCTL15_ADCTL140r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_ADCTL15_ADCTL14_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0006, /* 983046 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_EVT_1_EVT_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_EVT_1_EVT_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_EVT_1_EVT_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_EVT_1_EVT_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x360010, /* 3538960 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_GP_INPUT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_GP_INPUT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_GP_INPUT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_GP_INPUT_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff54688, /* 267732616 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_TRIGOUT_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_TRIGOUT_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_TRIGOUT_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_TRIGOUT_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_OUT_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_OUT_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_OUT_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_OUT_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x800101, /* 8388865 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_OUT2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_OUT2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_OUT2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_OUT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x140, /* 320 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFESM_TESTBUS_SELr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFESM_TESTBUS_SELr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFESM_TESTBUS_SELr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFESM_TESTBUS_SEL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFESM_1_0_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFESM_1_0_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFESM_1_0_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFESM_1_0_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFESM_RO2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFESM_RO2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFESM_RO2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFESM_RO_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFESM_SPAREOUT_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFESM_SPAREOUT_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFESM_SPAREOUT_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFESM_SPAREOUT_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFESM_SPAREINr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFESM_SPAREINr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFESM_SPAREINr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFESM_SPAREIN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G5_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G5_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_ISEL_CTL_0_G5_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ISEL_CONTROL_0_G5_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1e701e7, /* 31916519 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_ISEL_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_ISEL_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_ISEL_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ISEL_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_ACORE_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_ACORE_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_ACORE_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ACORE_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10, /* 16 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF5_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF5_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF5_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF5_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14830820, /* 344131616 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF11_60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF11_60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF11_60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF11_6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2d4920e6, /* 759767270 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_APTA_CTL_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_APTA_CTL_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_APTA_CTL_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_APTA_CTRL_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x64f1e6, /* 6615526 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_APTA_STS_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_APTA_STS_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_APTA_STS_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_APTA_STATUS_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DATAMGMT_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DATAMGMT_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DATAMGMT_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DATAMGMT_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5006e, /* 327790 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DATAMGMT_STS_1_0_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DATAMGMT_STS_1_0_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DATAMGMT_STS_1_0_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DATAMGMT_STATUS_1_0_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x210, /* 528 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_H1BER_STS_0_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_H1BER_STS_0_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_H1BER_STS_0_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_H1BER_STATUS_0_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERSM_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERSM_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERSM_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERSM_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5ff0000, /* 100597760 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERSM_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERSM_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERSM_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERSM_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5ff0601, /* 100599297 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERSM4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERSM4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERSM4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERSM_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x601, /* 1537 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERCALC_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERCALC_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERCALC_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERCALC_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x26201c9, /* 39977417 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERCALC_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERCALC_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERCALC_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERCALC_3_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x64001e, /* 6553630 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERCALC_5_40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERCALC_5_40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERCALC_5_40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERCALC_5_4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4e10ffff, /* 1309736959 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERSM_STS_0_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERSM_STS_0_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERSM_STS_0_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERSM_STATUS_0_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_BERSM_BERCALC_DATAMGMT_W1Cr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_BERSM_BERCALC_DATAMGMT_W1Cr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_BERSM_BERCALC_DATAMGMT_W1Cr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_BERSM_BERCALC_DATAMGMT_W1C",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_REG_1_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_REG_1_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_REG_1_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_1_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_2_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_2_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_2_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_2_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_REG_2_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_2_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_REG_2_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_REG_2_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_2_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_3_G6_G5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_3_G6_G5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_3_G6_G5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_3_G6_G5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_REG_3_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_3_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SPARE_REG_3_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SPARE_REG_3_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SPARE_REG_3_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_SEED_8_G0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_SEED_8_G0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_SEED_8_G0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_SEED_8_G0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x58f8, /* 22776 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G3_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_ISEL_CTL_0_G3_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_ISEL_CTL_0_G3_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_ISEL_CONTROL_0_G3_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3050305, /* 50660101 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x12800802, /* 310380546 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_3_G5_G4_G3_G2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_3_G5_G4_G3_G2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_3_G5_G4_G3_G2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_3_G5_G4_G3_G2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ef3def, /* 32456175 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20009f, /* 2097311 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf, /* 15 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_STS_0_ROr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_STS_0_ROr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_STS_0_ROr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_STATUS_0_RO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_STS_2_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_STS_2_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_STS_2_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_STATUS_2_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_W1Cr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_W1Cr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_W1Cr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_W1C",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x51c, /* 1308 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_1_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_1_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_1_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_1_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f098d, /* 4131213 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_1_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_1_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_1_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_1_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f0989, /* 4131209 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_1_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_1_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_1_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_1_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f0809, /* 4130825 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_2_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_2_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_2_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_2_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0f0f0, /* 4042322160 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_2_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_2_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_2_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_2_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0f0f0, /* 4042322160 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_2_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_2_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_2_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_2_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0f0f0, /* 4042322160 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_3_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_3_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_3_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_3_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc0c0c0c0, /* 3233857728 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_3_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_3_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_3_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_3_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xd8d8d8d8, /* 3638089944 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_3_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_3_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_3_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_3_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb0b0b0b0, /* 2964369584 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_STS_1_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_STS_1_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_STS_1_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_STATUS_1_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf, /* 15 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_STS_3_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_STS_3_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_STS_3_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_STATUS_3_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_STS_4_RO0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_STS_4_RO0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_STS_4_RO0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_STATUS_4_RO_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_1_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_1_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_1_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_1_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_1_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_1_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_1_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_1_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_2_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_2_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_2_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_2_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0f0f0f0, /* 4042322160 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x58585858, /* 1482184792 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_3_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_3_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_3_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_3_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c7c7c7c, /* 2088533116 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_3_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_3_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_3_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_3_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf8f8f8f8, /* 4177066232 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_4_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_4_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_4_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_4_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_4_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_4_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_4_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_4_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_4_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_4_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_4_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_4_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_4_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_4_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_4_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_4_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_5_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_5_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_5_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_5_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x49240000, /* 1227096064 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_5_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_5_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_5_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_5_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x49240000, /* 1227096064 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_5_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_5_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_5_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_5_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5b6d, /* 23405 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_5_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_5_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_5_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_5_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5b6d5b6d, /* 1533893485 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_5_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_5_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_5_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_5_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5b6d5b6d, /* 1533893485 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_6_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_6_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_6_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_6_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe700e7, /* 15139047 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_6_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_6_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_6_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_6_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe700e7, /* 15139047 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_6_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_6_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_6_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_6_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe700e7, /* 15139047 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_6_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_6_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_6_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_6_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa500a5, /* 10813605 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_6_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_6_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_6_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_6_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa500a5, /* 10813605 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_6_G5_G4_G3_G2_G1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_6_G5_G4_G3_G2_G1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_6_G5_G4_G3_G2_G1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_6_G5_G4_G3_G2_G1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4400, /* 17408 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_7_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_7_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_7_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_7_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2aa4924, /* 44714276 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_7_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_7_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_7_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_7_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2aa4924, /* 44714276 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_7_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_7_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_7_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_7_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2aa36db, /* 44709595 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_7_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_7_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_7_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_7_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2aa36db, /* 44709595 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PESM_7_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PESM_7_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PESM_7_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PESM_7_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2aa36db, /* 44709595 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_63_620r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_63_620r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_63_620r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_63_62_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14000e44, /* 335547972 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_65_640r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_65_640r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_65_640r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_65_64_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x540ad3, /* 5507795 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_67_660r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_67_660r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_67_660r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_67_66_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa934115, /* 177422613 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_69_680r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_69_680r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_69_680r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_69_68_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb93000e, /* 194183182 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_71_700r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_71_700r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_71_700r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_71_70_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfe00fe0, /* 266342368 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_73_720r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_73_720r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_73_720r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_73_72_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x48150094, /* 1209335956 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_75_740r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_75_740r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_75_740r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_75_74_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe060a93, /* 235276947 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_76r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_INSTRUCTION_76r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_INSTRUCTION_76r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_INSTRUCTION_76",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb, /* 11 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_66_67_64_650r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_66_67_64_650r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_66_67_64_650r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_66_67_64_65_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_70_71_68_690r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_70_71_68_690r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_70_71_68_690r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_70_71_68_69_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1f, /* 471604255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_74_75_72_730r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_74_75_72_730r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_74_75_72_730r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_74_75_72_73_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1c1c1c, /* 471604252 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_GENENA_76r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_GENENA_76r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_GENENA_76r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_GENENA_76",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f, /* 31 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_1_0_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_1_0_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G50r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G50r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_3_2_G50r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_3_2_G5_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_1_0_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_1_0_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G40r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G40r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_3_2_G40r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_3_2_G4_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_1_0_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_1_0_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_3_2_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_3_2_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_1_0_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_1_0_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_3_2_G20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_3_2_G2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_1_0_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_1_0_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_1_0_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_FIXED_H1_3_2_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_FIXED_H1_3_2_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_FIXED_H1_3_2_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DATAMGMT_2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DATAMGMT_2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DATAMGMT_2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DATAMGMT_2_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PR_60r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PR_60r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PR_60r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PR_6_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_AEQ_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_AEQ_0_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30b28, /* 199464 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_NOM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_NOM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_AEQ_1_G5_G4_PVT_NOM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_AEQ_1_G5_G4_PVT_NOM_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa08ca08c, /* 2693570700 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_SLOW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_SLOW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_AEQ_1_G5_G4_PVT_SLOW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_AEQ_1_G5_G4_PVT_SLOW_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa08ca08c, /* 2693570700 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_FAST0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_1_G5_G4_PVT_FAST0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_AEQ_1_G5_G4_PVT_FAST0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_AEQ_1_G5_G4_PVT_FAST_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa08ca08c, /* 2693570700 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DFESM_GP_OUTPUT_INPUT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DFESM_GP_OUTPUT_INPUT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DFESM_GP_OUTPUT_INPUT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DFESM_GP_OUTPUT_INPUT_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xae0, /* 2784 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF17_120r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF17_120r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF17_120r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF17_12_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x460f39ac, /* 1175402924 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF23_180r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF23_180r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF23_180r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF23_18_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5ed55272, /* 1591038578 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF29_240r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF29_240r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF29_240r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF29_24_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x779b6b38, /* 2006674232 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF31_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_CTLE_GAINDQHF31_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CTLE_GAINDQHF31_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_RX_CTLE_GAINDQHF31_30",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3fe, /* 1022 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL1_G6_G10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL1_G6_G10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EQ_DONE_CTL1_G6_G10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EQ_DONE_CTRL1_G6_G1_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2330, /* 9008 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_EQ_DONE_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_EQ_DONE_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_EQ_DONE_CTRL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3131, /* 12593 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PEQ_GAIN_G5_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PEQ_GAIN_G5_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PEQ_GAIN_G5_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PEQ_GAIN_G5_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x666, /* 1638 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PEQ_NSTART_NSTOP_G5_G4_G30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PEQ_NSTART_NSTOP_G5_G4_G30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PEQ_NSTART_NSTOP_G5_G4_G30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PEQ_NSTART_NSTOP_G5_G4_G3_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50f41e87, /* 1358175879 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_PEQ_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_PEQ_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_PEQ_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_PEQ_CONTROL_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_DFE_DLEV_AEQ_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DFE_DLEV_AEQ_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_DFE_DLEV_AEQ_2_REG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PLL_MDIO_FORCEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PLL_MDIO_FORCEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_MDIO_FORCEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"D5PMD_PLL_MDIO_FORCE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
#endif
};


phymod_symbols_t bcmi_tscd_xgxs_symbols = 
{
   bcmi_tscd_xgxs_syms, sizeof(bcmi_tscd_xgxs_syms)/sizeof(bcmi_tscd_xgxs_syms[0]),
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
   bcmi_tscd_xgxs_fields
#else
   NULL
#endif
/* END OF SYMBOL FILE */
};

#endif /* PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS */
