# Generated by Yosys 0.16 (git sha1 yosys-0.16, gcc 11.3.0 -fPIC -Os)

.model top
.inputs XTALCLK CLK CS MOSI CS2 ADC03_MISO DAC_SPI_SDO ICE_MISO ADC02_DONE ADC02_DRDY ADC02_MISO XP15V_UP_OUT
.outputs LED1 LED2 MISO INTERUPT_OUT ADC03_CLK ADC03_MOSI ADC03_CS DAC_SPI_CS DAC_SPI_CLK DAC_SPI_SDI DAC_LDAC DAC_RST DAC_UNI_BIP_A DAC_UNI_BIP_B ICE_SS FLASH_SS HEADER_SS ICE_SCK ICE_MOSI RAILS_LP5V RAILS_LP15V RAILS_LP30V RAILS_LP50V RAILS_OE DAC_REF_MUX_A DAC_REF_MUX_B ADC02_RST ADC02_MOSI ADC02_CLK ADC02_CS ADC02_M0 ADC02_M1 ADC02_M2 MUX_POL_VSET MUX_POL_ISET MUX_POL_ISET_INV MUX_POL_VSET_INV MUX_SEL_MIN MUX_SEL_INJECT_ERR MUX_SEL_INJECT_VFB MUX_SEL_MAX RELAY_COM_X RELAY_COM_Y RELAY_COM_Z INA_VFB_SW3_CTL INA_VFB_SW2_CTL INA_VFB_SW1_CTL INA_IFB_SW1_CTL INA_IFB_SW2_CTL INA_IFB_SW3_CTL INA_VFB_ATTEN_SW1_CTL INA_VFB_ATTEN_SW2_CTL ISENSE_MUX1_CTL ISENSE_MUX2_CTL ISENSE_MUX3_CTL RELAY_OUT_COM_HC_CTL RELAY_GUARD_CTL RELAY_SENSE_EXT_CTL RELAY_SENSE_INT_CTL IRANGE_X_SW1_CTL IRANGE_X_SW2_CTL IRANGE_X_SW3_CTL IRANGE_X_SW4_CTL IRANGE_YZ_SW1_CTL IRANGE_YZ_SW2_CTL IRANGE_YZ_SW3_CTL IRANGE_YZ_SW4_CTL
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=CS2 I3=my_register_bank.reg_mux[3] O=ADC02_CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=CS D=ADC02_M0_SB_DFFESR_Q_D E=ADC02_M0_SB_DFFESR_Q_E Q=ADC02_M0 R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=ADC02_M0_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=my_register_bank.tmp[11] I1=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0] I2=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I3=my_register_bank.tmp[10] O=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=my_register_bank.tmp[13] I1=my_register_bank.tmp[12] I2=my_register_bank.tmp[14] I3=my_register_bank.tmp[15] O=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=ADC02_M0 I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=ADC02_M0_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=ADC02_M1_SB_DFFESR_Q_D E=ADC02_M0_SB_DFFESR_Q_E Q=ADC02_M1 R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=ADC02_M1 I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=ADC02_M1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=ADC02_M2_SB_DFFESR_Q_D E=ADC02_M0_SB_DFFESR_Q_E Q=ADC02_M2 R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=ADC02_M2 O=ADC02_M2_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[1] I1=ADC02_M2_SB_LUT4_I3_I0[2] I2=my_register_bank.tmp[6] I3=my_register_bank.tmp[2] O=ADC02_M2_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=ADC02_M2_SB_LUT4_I3_I0[0] I2=ADC02_M2_SB_LUT4_I3_I0[1] I3=ADC02_M2_SB_LUT4_I3_I0[2] O=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=my_register_bank.tmp[3] I1=my_register_bank.tmp[7] I2=my_register_bank.tmp[1] I3=my_register_bank.tmp[5] O=ADC02_M2_SB_LUT4_I3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[0] I3=my_register_bank.tmp[4] O=ADC02_M2_SB_LUT4_I3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[2] I3=my_register_bank.tmp[6] O=ADC02_M2_SB_LUT4_I3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I3=my_register_bank.tmp[6] O=ADC02_M2_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=my_register_bank.reg_mux[3] I1=ADC02_MISO I2=my_register_bank.reg_mux[0] I3=ADC03_MISO O=ICE_MISO_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESR C=CS D=ADC02_RST_SB_DFFESR_Q_D E=ADC02_M0_SB_DFFESR_Q_E Q=ADC02_RST R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=ADC02_RST I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=ADC02_RST_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=$false I1=$false I2=CS2 I3=my_register_bank.reg_mux[0] O=ADC03_CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=CS D=DAC_LDAC_SB_DFFESR_Q_D E=DAC_RST_SB_DFFESR_Q_E Q=DAC_LDAC R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=DAC_LDAC I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=DAC_LDAC_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFE C=CS D=DAC_REF_MUX_A_SB_DFFE_Q_D[0] E=DAC_REF_MUX_A_SB_DFFE_Q_E Q=DAC_REF_MUX_A
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[0] I1=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=DAC_REF_MUX_A_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=my_register_bank.tmp[8] I2=my_register_bank.tmp[9] I3=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1] O=DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[0] I2=my_register_bank.tmp[4] I3=DAC_REF_MUX_A O=DAC_REF_MUX_A_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I1=RAILS_LP5V_SB_LUT4_I3_O[1] I2=DAC_REF_MUX_A_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=DAC_REF_MUX_A_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_DFFE C=CS D=DAC_REF_MUX_A_SB_DFFE_Q_D[1] E=DAC_REF_MUX_A_SB_DFFE_Q_E Q=DAC_REF_MUX_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[1] I2=my_register_bank.tmp[5] I3=DAC_REF_MUX_B O=DAC_REF_MUX_B_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I1=RAILS_LP15V_SB_LUT4_I3_O[1] I2=DAC_REF_MUX_B_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=DAC_REF_MUX_A_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_DFFESR C=CS D=DAC_RST_SB_DFFESR_Q_D E=DAC_RST_SB_DFFESR_Q_E Q=DAC_RST R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] I3=my_register_bank.tmp[8] O=DAC_RST_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I3=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] O=DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=DAC_RST I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=DAC_RST_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=$false I1=$false I2=CS2 I3=my_register_bank.reg_mux[1] O=DAC_SPI_CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=CS D=DAC_UNI_BIP_A_SB_DFFESR_Q_D E=DAC_RST_SB_DFFESR_Q_E Q=DAC_UNI_BIP_A R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=DAC_UNI_BIP_A I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=DAC_UNI_BIP_A_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=DAC_UNI_BIP_B_SB_DFFESR_Q_D E=DAC_RST_SB_DFFESR_Q_E Q=DAC_UNI_BIP_B R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=DAC_UNI_BIP_B O=DAC_UNI_BIP_B_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$false I1=$false I2=CS2 I3=my_register_bank.reg_mux[2] O=FLASH_SS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=my_register_bank.reg_mux[2] I1=ICE_MISO I2=my_register_bank.reg_mux[1] I3=DAC_SPI_SDO O=ICE_MISO_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFESS C=CS D=INA_IFB_SW1_CTL_SB_DFFESS_Q_D E=INA_IFB_SW1_CTL_SB_DFFESS_Q_E Q=INA_IFB_SW1_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[0] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=INA_IFB_SW1_CTL_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=INA_IFB_SW1_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=INA_IFB_SW1_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=INA_IFB_SW2_CTL_SB_DFFESS_Q_D E=INA_IFB_SW1_CTL_SB_DFFESS_Q_E Q=INA_IFB_SW2_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=INA_IFB_SW2_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=INA_IFB_SW2_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=INA_IFB_SW3_CTL_SB_DFFESS_Q_D E=INA_IFB_SW1_CTL_SB_DFFESS_Q_E Q=INA_IFB_SW3_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=INA_IFB_SW3_CTL O=INA_IFB_SW3_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESS C=CS D=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_D E=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E Q=INA_VFB_ATTEN_SW1_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[0] I1=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0] I3=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[11] I3=my_register_bank.tmp[10] O=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[8] I3=my_register_bank.tmp[9] O=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=INA_VFB_ATTEN_SW1_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=INA_VFB_ATTEN_SW2_CTL_SB_DFFESS_Q_D E=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E Q=INA_VFB_ATTEN_SW2_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=INA_VFB_ATTEN_SW2_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=INA_VFB_ATTEN_SW2_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFE C=CS D=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[0] E=INA_VFB_SW1_CTL_SB_DFFE_Q_E Q=INA_VFB_SW1_CTL
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[0] I1=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=INA_VFB_SW1_CTL_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=my_register_bank.tmp[9] I2=my_register_bank.tmp[8] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[0] I2=my_register_bank.tmp[4] I3=INA_VFB_SW1_CTL O=INA_VFB_SW1_CTL_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I1=RAILS_LP5V_SB_LUT4_I3_O[1] I2=INA_VFB_SW1_CTL_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_DFFE C=CS D=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[1] E=INA_VFB_SW1_CTL_SB_DFFE_Q_E Q=INA_VFB_SW2_CTL
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[1] I2=my_register_bank.tmp[5] I3=INA_VFB_SW2_CTL O=INA_VFB_SW2_CTL_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I1=RAILS_LP15V_SB_LUT4_I3_O[1] I2=INA_VFB_SW2_CTL_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_DFFE C=CS D=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[2] E=INA_VFB_SW1_CTL_SB_DFFE_Q_E Q=INA_VFB_SW3_CTL
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=ADC02_M2_SB_LUT4_I3_I0[0] I2=ADC02_M2_SB_LUT4_I3_I1[1] I3=INA_VFB_SW3_CTL O=INA_VFB_SW3_CTL_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I1=ADC02_M2_SB_LUT4_I3_I1[2] I2=INA_VFB_SW3_CTL_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=INA_VFB_SW1_CTL_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100000001
.gate SB_DFFESR C=CS D=IRANGE_X_SW1_CTL_SB_DFFESR_Q_D E=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_X_SW1_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=my_register_bank.tmp[11] I2=my_register_bank.tmp[10] I3=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0] O=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_X_SW1_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=IRANGE_X_SW1_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=IRANGE_X_SW2_CTL_SB_DFFESR_Q_D E=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_X_SW2_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_X_SW2_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=IRANGE_X_SW2_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=IRANGE_X_SW3_CTL_SB_DFFESR_Q_D E=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_X_SW3_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=IRANGE_X_SW3_CTL O=IRANGE_X_SW3_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=IRANGE_X_SW4_CTL_SB_DFFESR_Q_D E=IRANGE_X_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_X_SW4_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_X_SW4_CTL I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=IRANGE_X_SW4_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_D E=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_YZ_SW1_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I1=RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_YZ_SW1_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=IRANGE_YZ_SW2_CTL_SB_DFFESR_Q_D E=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_YZ_SW2_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_YZ_SW2_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=IRANGE_YZ_SW2_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=IRANGE_YZ_SW3_CTL_SB_DFFESR_Q_D E=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_YZ_SW3_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=IRANGE_YZ_SW3_CTL O=IRANGE_YZ_SW3_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=IRANGE_YZ_SW4_CTL_SB_DFFESR_Q_D E=IRANGE_YZ_SW1_CTL_SB_DFFESR_Q_E Q=IRANGE_YZ_SW4_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=IRANGE_YZ_SW4_CTL I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=IRANGE_YZ_SW4_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=ISENSE_MUX1_CTL_SB_DFFESS_Q_D E=ISENSE_MUX1_CTL_SB_DFFESS_Q_E Q=ISENSE_MUX1_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=ISENSE_MUX1_CTL_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=ISENSE_MUX1_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=ISENSE_MUX1_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=ISENSE_MUX2_CTL_SB_DFFESS_Q_D E=ISENSE_MUX1_CTL_SB_DFFESS_Q_E Q=ISENSE_MUX2_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=ISENSE_MUX2_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=ISENSE_MUX2_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=ISENSE_MUX3_CTL_SB_DFFESS_Q_D E=ISENSE_MUX1_CTL_SB_DFFESS_Q_E Q=ISENSE_MUX3_CTL S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=ISENSE_MUX3_CTL O=ISENSE_MUX3_CTL_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=LED1_SB_DFFESR_Q_D E=LED1_SB_DFFESR_Q_E Q=LED1 R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=LED1 I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=LED1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=$false I1=LED1_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] I3=my_register_bank.tmp[9] O=LED1_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=my_register_bank.tmp[8] I1=my_register_bank.tmp[10] I2=my_register_bank.tmp[11] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] O=LED1_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001111111111
.gate SB_DFFESR C=CS D=LED2_SB_DFFESR_Q_D E=LED1_SB_DFFESR_Q_E Q=LED2 R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=LED2 I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=LED2_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=ICE_MISO_SB_LUT4_I1_O[0] I1=ICE_MISO_SB_LUT4_I1_O[1] I2=my_register_bank.dout I3=CS2 O=MISO
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=my_register_bank.tmp[5] I1=my_register_bank.tmp[6] I2=MOSI I3=my_register_bank.tmp[0] O=MOSI_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=my_register_bank.tmp[3] I1=MOSI_SB_LUT4_I2_O[1] I2=my_register_bank.tmp[1] I3=MOSI_SB_LUT4_I2_O[0] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=my_register_bank.tmp[1] I1=my_register_bank.tmp[3] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001111111111111
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O[0] I3=MOSI_SB_LUT4_I2_O[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=my_register_bank.tmp[13] I1=my_register_bank.tmp[14] I2=my_register_bank.tmp[15] I3=my_register_bank.tmp[12] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=my_register_bank.count[0] I1=my_register_bank.count[1] I2=my_register_bank.count[2] I3=my_register_bank.count[4] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=my_register_bank.count[3] I1=my_register_bank.count[5] I2=my_register_bank.count[6] I3=my_register_bank.count[7] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=my_register_bank.count[4] I1=my_register_bank.count[1] I2=my_register_bank.count[2] I3=my_register_bank.count[0] O=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[2] I3=my_register_bank.tmp[4] O=MOSI_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=CS D=MUX_POL_ISET_INV_SB_DFFESS_Q_D E=MUX_POL_VSET_SB_DFFESS_Q_E Q=MUX_POL_ISET_INV S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=MUX_POL_ISET_INV O=MUX_POL_ISET_INV_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESS C=CS D=MUX_POL_ISET_SB_DFFESS_Q_D E=MUX_POL_VSET_SB_DFFESS_Q_E Q=MUX_POL_ISET S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_POL_ISET I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=MUX_POL_ISET_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=MUX_POL_VSET_INV_SB_DFFESS_Q_D E=MUX_POL_VSET_SB_DFFESS_Q_E Q=MUX_POL_VSET_INV S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_POL_VSET_INV I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=MUX_POL_VSET_INV_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=MUX_POL_VSET_SB_DFFESS_Q_D E=MUX_POL_VSET_SB_DFFESS_Q_E Q=MUX_POL_VSET S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[0] I1=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=MUX_POL_VSET_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1] I2=my_register_bank.tmp[8] I3=my_register_bank.tmp[9] O=MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_POL_VSET I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=MUX_POL_VSET_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=MUX_SEL_INJECT_ERR_SB_DFFESS_Q_D E=MUX_SEL_MIN_SB_DFFESS_Q_E Q=MUX_SEL_INJECT_ERR S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_SEL_INJECT_ERR I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=MUX_SEL_INJECT_ERR_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=MUX_SEL_INJECT_VFB_SB_DFFESS_Q_D E=MUX_SEL_MIN_SB_DFFESS_Q_E Q=MUX_SEL_INJECT_VFB S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=MUX_SEL_INJECT_VFB O=MUX_SEL_INJECT_VFB_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESS C=CS D=MUX_SEL_MAX_SB_DFFESS_Q_D E=MUX_SEL_MIN_SB_DFFESS_Q_E Q=MUX_SEL_MAX S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_SEL_MAX I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=MUX_SEL_MAX_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESS C=CS D=MUX_SEL_MIN_SB_DFFESS_Q_D E=MUX_SEL_MIN_SB_DFFESS_Q_E Q=MUX_SEL_MIN S=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_O[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=MUX_SEL_MIN_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=MUX_SEL_MIN I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=MUX_SEL_MIN_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFE C=CS D=RAILS_LP5V_SB_DFFE_Q_D[1] E=RAILS_LP5V_SB_DFFE_Q_E Q=RAILS_LP15V
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[1] I2=my_register_bank.tmp[5] I3=RAILS_LP15V O=RAILS_LP15V_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I0[1] I2=ADC02_M2_SB_LUT4_I3_I0[2] I3=my_register_bank.tmp[5] O=RAILS_LP15V_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFESR C=CS D=RAILS_LP30V_SB_LUT4_I3_O[2] E=RAILS_LP5V_SB_DFFE_Q_E Q=RAILS_LP30V R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=RAILS_LP30V O=RAILS_LP30V_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=RAILS_LP30V_SB_LUT4_I3_O[3] E=RAILS_LP5V_SB_DFFE_Q_E Q=RAILS_LP50V R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RAILS_LP50V I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=RAILS_LP30V_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFE C=CS D=RAILS_LP5V_SB_DFFE_Q_D[0] E=RAILS_LP5V_SB_DFFE_Q_E Q=RAILS_LP5V
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I1=RAILS_LP15V_SB_LUT4_I3_O[1] I2=RAILS_LP15V_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=RAILS_LP5V_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I1=RAILS_LP5V_SB_LUT4_I3_O[1] I2=RAILS_LP5V_SB_LUT4_I3_O[2] I3=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=RAILS_LP5V_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I1=my_register_bank.tmp[9] I2=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=RAILS_LP5V_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[0] I2=my_register_bank.tmp[4] I3=RAILS_LP5V O=RAILS_LP5V_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_LUT4 I0=$false I1=$false I2=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I3=my_register_bank.tmp[4] O=RAILS_LP5V_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=CS D=RAILS_OE_SB_DFFE_Q_D[0] E=RAILS_OE_SB_DFFE_Q_E Q=RAILS_OE
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=RAILS_LP5V_SB_LUT4_I3_O[1] I1=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=RAILS_OE_SB_LUT4_I3_O[2] I3=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=RAILS_OE_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[0] I1=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=RAILS_OE_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=my_register_bank.tmp[11] I2=my_register_bank.tmp[10] I3=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[0] O=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=my_register_bank.tmp[8] I2=my_register_bank.tmp[9] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] I1=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I2=my_register_bank.tmp[8] I3=my_register_bank.tmp[9] O=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.tmp[10] I3=my_register_bank.tmp[11] O=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.tmp[0] I2=my_register_bank.tmp[4] I3=RAILS_OE O=RAILS_OE_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111001000
.gate SB_DFFESR C=CS D=RELAY_COM_X_SB_DFFESR_Q_D E=RELAY_COM_X_SB_DFFESR_Q_E Q=RELAY_COM_X R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=RELAY_COM_X_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=my_register_bank.tmp[12] I1=my_register_bank.tmp[14] I2=my_register_bank.tmp[15] I3=my_register_bank.tmp[13] O=RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=my_register_bank.tmp[11] I1=my_register_bank.tmp[10] I2=my_register_bank.tmp[9] I3=my_register_bank.tmp[8] O=RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RELAY_COM_X I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=RELAY_COM_X_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=RELAY_COM_Y_SB_DFFESR_Q_D E=RELAY_COM_X_SB_DFFESR_Q_E Q=RELAY_COM_Y R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RELAY_COM_Y I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=RELAY_COM_Y_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=RELAY_COM_Z_SB_DFFESR_Q_D E=RELAY_COM_X_SB_DFFESR_Q_E Q=RELAY_COM_Z R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=RELAY_COM_Z O=RELAY_COM_Z_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=RELAY_GUARD_CTL_SB_DFFESR_Q_D E=RELAY_GUARD_CTL_SB_DFFESR_Q_E Q=RELAY_GUARD_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[0] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=RELAY_GUARD_CTL_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RELAY_GUARD_CTL I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=RELAY_GUARD_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=RELAY_OUT_COM_HC_CTL_SB_DFFESR_Q_D E=RELAY_GUARD_CTL_SB_DFFESR_Q_E Q=RELAY_OUT_COM_HC_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RELAY_OUT_COM_HC_CTL I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=RELAY_OUT_COM_HC_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=RELAY_SENSE_EXT_CTL_SB_DFFESR_Q_D E=RELAY_GUARD_CTL_SB_DFFESR_Q_E Q=RELAY_SENSE_EXT_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=RELAY_SENSE_EXT_CTL O=RELAY_SENSE_EXT_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=RELAY_SENSE_INT_CTL_SB_DFFESR_Q_D E=RELAY_GUARD_CTL_SB_DFFESR_Q_E Q=RELAY_SENSE_INT_CTL R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=RELAY_SENSE_INT_CTL I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=RELAY_SENSE_INT_CTL_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I1=XP15V_UP_OUT I2=LED1 I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] O=my_register_bank.ret_SB_DFFNS_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000100
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[7] Q=my_register_bank.count[7] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[6] Q=my_register_bank.count[6] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[5] Q=my_register_bank.count[5] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[4] Q=my_register_bank.count[4] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[3] Q=my_register_bank.count[3] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[2] Q=my_register_bank.count[2] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_D[1] Q=my_register_bank.count[1] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_DFFNR C=CLK D=my_register_bank.count_SB_DFFNR_Q_7_D[0] Q=my_register_bank.count[0] R=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:7.57-7.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=my_register_bank.count[0] O=my_register_bank.count_SB_DFFNR_Q_7_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[2] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2] O=my_register_bank.count_SB_DFFNR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[1] I3=my_register_bank.count[0] O=my_register_bank.count_SB_DFFNR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[7] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[7] O=my_register_bank.count_SB_DFFNR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[6] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6] O=my_register_bank.count_SB_DFFNR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[5] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5] O=my_register_bank.count_SB_DFFNR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[4] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4] O=my_register_bank.count_SB_DFFNR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=my_register_bank.count[3] I3=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3] O=my_register_bank.count_SB_DFFNR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=my_register_bank.count[6]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=my_register_bank.count[5]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=my_register_bank.count[4]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=my_register_bank.count[3]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=my_register_bank.count[2]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=my_register_bank.count[0] CO=my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=my_register_bank.count[1]
.attr src "main.v:626.3-655.4|main.v:170.17-170.26|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFNE C=CLK D=my_register_bank.dout_SB_DFFNE_Q_D E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.dout
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=my_register_bank.ret[14] O=my_register_bank.dout_SB_DFFNE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=CS D=my_register_bank.reg_led_SB_DFFESR_Q_D E=LED1_SB_DFFESR_Q_E Q=my_register_bank.reg_led[3] R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=CS D=my_register_bank.reg_led_SB_DFFESR_Q_1_D E=LED1_SB_DFFESR_Q_E Q=my_register_bank.reg_led[2] R=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=my_register_bank.reg_led[2] O=my_register_bank.reg_led_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.reg_led[3] I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=my_register_bank.reg_led_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=my_register_bank.reg_mux_SB_DFFESR_Q_D E=my_register_bank.reg_mux_SB_DFFESR_Q_E Q=my_register_bank.reg_mux[3] R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=CS D=my_register_bank.reg_mux_SB_DFFESR_Q_1_D E=my_register_bank.reg_mux_SB_DFFESR_Q_E Q=my_register_bank.reg_mux[2] R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0[0] I1=ADC02_M2_SB_LUT4_I3_I1[1] I2=ADC02_M2_SB_LUT4_I3_I1[2] I3=my_register_bank.reg_mux[2] O=my_register_bank.reg_mux_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100001100
.gate SB_DFFESR C=CS D=my_register_bank.reg_mux_SB_DFFESR_Q_2_D E=my_register_bank.reg_mux_SB_DFFESR_Q_E Q=my_register_bank.reg_mux[1] R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.reg_mux[1] I2=my_register_bank.tmp[5] I3=my_register_bank.tmp[1] O=my_register_bank.reg_mux_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_DFFESR C=CS D=my_register_bank.reg_mux_SB_DFFESR_Q_3_D E=my_register_bank.reg_mux_SB_DFFESR_Q_E Q=my_register_bank.reg_mux[0] R=RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:177.3-264.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.reg_mux[0] I2=my_register_bank.tmp[4] I3=my_register_bank.tmp[0] O=my_register_bank.reg_mux_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[0] I1=my_register_bank.reg_mux[3] I2=my_register_bank.tmp[7] I3=my_register_bank.tmp[3] O=my_register_bank.reg_mux_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111001001100
.gate SB_LUT4 I0=my_register_bank.tmp[8] I1=my_register_bank.tmp[9] I2=DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I3=MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=my_register_bank.reg_mux_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_D Q=my_register_bank.ret[14] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_1_D Q=my_register_bank.ret[13] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=my_register_bank.ret[12] O=my_register_bank.ret_SB_DFFNS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_2_D Q=my_register_bank.ret[12] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=my_register_bank.ret[11] O=my_register_bank.ret_SB_DFFNS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_3_D Q=my_register_bank.ret[11] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=my_register_bank.ret[10] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] I3=my_register_bank.reg_led[3] O=my_register_bank.ret_SB_DFFNS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_4_D Q=my_register_bank.ret[10] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=my_register_bank.ret[9] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] I3=my_register_bank.reg_led[2] O=my_register_bank.ret_SB_DFFNS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_5_D Q=my_register_bank.ret[9] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=my_register_bank.ret[8] I1=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] I3=LED2 O=my_register_bank.ret_SB_DFFNS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFNS C=CLK D=my_register_bank.ret_SB_DFFNS_Q_6_D Q=my_register_bank.ret[8] S=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=my_register_bank.ret[13] O=my_register_bank.ret_SB_DFFNS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[14] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[13] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[4] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[3] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[2] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[1] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[0] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=MOSI E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[12] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[11] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[10] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[9] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[8] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[7] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[6] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=CLK D=my_register_bank.tmp[5] E=my_register_bank.tmp_SB_DFFNE_Q_E Q=my_register_bank.tmp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "main.v:626.3-655.4|main.v:134.3-173.6|/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CS O=my_register_bank.tmp_SB_DFFNE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/nix/store/j6czz551xjd5xdgp9r17f0xl7yl91xfx-yosys-0.16/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[2] MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] LED1_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
1 1
.names my_register_bank.tmp[9] LED1_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0] MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
1 1
.names my_register_bank.tmp[8] DAC_RST_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
1 1
.names my_register_bank.tmp[8] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
1 1
.names my_register_bank.tmp[9] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] MUX_POL_VSET_SB_DFFESS_Q_E_SB_LUT4_O_I0[3]
1 1
.names ADC02_M2_SB_LUT4_I3_I0[0] ADC02_M2_SB_LUT4_I3_I1[0]
1 1
.names RELAY_COM_Z ADC02_M2_SB_LUT4_I3_I1[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] INA_VFB_SW3_CTL_SB_LUT4_I3_O[0]
1 1
.names ADC02_M2_SB_LUT4_I3_I1[2] INA_VFB_SW3_CTL_SB_LUT4_I3_O[1]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] INA_VFB_SW3_CTL_SB_LUT4_I3_O[3]
1 1
.names my_register_bank.tmp[11] ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
1 1
.names INA_VFB_ATTEN_SW1_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0] ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
1 1
.names my_register_bank.tmp[10] ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] RELAY_COM_X_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
1 1
.names XP15V_UP_OUT MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names LED1 MOSI_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] RAILS_LP5V_SB_LUT4_I3_O[0]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] RAILS_LP5V_SB_LUT4_I3_O[3]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1[1] INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] INA_VFB_SW1_CTL_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
1 1
.names MUX_POL_ISET ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[1]
1 1
.names my_register_bank.tmp[5] ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[2]
1 1
.names my_register_bank.tmp[1] ADC02_M2_SB_LUT4_I3_I0_SB_LUT4_I1_O[3]
1 1
.names my_register_bank.tmp[1] MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names my_register_bank.tmp[3] MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] INA_VFB_SW1_CTL_SB_LUT4_I3_O[0]
1 1
.names RAILS_LP5V_SB_LUT4_I3_O[1] INA_VFB_SW1_CTL_SB_LUT4_I3_O[1]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] INA_VFB_SW1_CTL_SB_LUT4_I3_O[3]
1 1
.names RAILS_LP5V_SB_LUT4_I3_O[1] RAILS_OE_SB_LUT4_I3_O[0]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] RAILS_OE_SB_LUT4_I3_O[1]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] RAILS_OE_SB_LUT4_I3_O[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] IRANGE_X_SW1_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] IRANGE_X_SW1_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] IRANGE_X_SW1_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
1 1
.names my_register_bank.dout ICE_MISO_SB_LUT4_I1_O[2]
1 1
.names CS2 ICE_MISO_SB_LUT4_I1_O[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] RAILS_LP15V_SB_LUT4_I3_O[0]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] RAILS_LP15V_SB_LUT4_I3_O[3]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] DAC_REF_MUX_A_SB_LUT4_I3_O[0]
1 1
.names RAILS_LP5V_SB_LUT4_I3_O[1] DAC_REF_MUX_A_SB_LUT4_I3_O[1]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] DAC_REF_MUX_A_SB_LUT4_I3_O[3]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] INA_VFB_SW2_CTL_SB_LUT4_I3_O[0]
1 1
.names RAILS_LP15V_SB_LUT4_I3_O[1] INA_VFB_SW2_CTL_SB_LUT4_I3_O[1]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] INA_VFB_SW2_CTL_SB_LUT4_I3_O[3]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
1 1
.names MOSI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] DAC_REF_MUX_A_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
1 1
.names RAILS_OE_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[1] DAC_REF_MUX_B_SB_LUT4_I3_O[0]
1 1
.names RAILS_LP15V_SB_LUT4_I3_O[1] DAC_REF_MUX_B_SB_LUT4_I3_O[1]
1 1
.names ADC02_M0_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1] DAC_REF_MUX_B_SB_LUT4_I3_O[3]
1 1
.names $false my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
1 1
.names my_register_bank.count[0] my_register_bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
1 1
.names my_register_bank.count[1] my_register_bank.count_SB_DFFNR_Q_7_D[1]
1 1
.names my_register_bank.count[2] my_register_bank.count_SB_DFFNR_Q_7_D[2]
1 1
.names my_register_bank.count[3] my_register_bank.count_SB_DFFNR_Q_7_D[3]
1 1
.names my_register_bank.count[4] my_register_bank.count_SB_DFFNR_Q_7_D[4]
1 1
.names my_register_bank.count[5] my_register_bank.count_SB_DFFNR_Q_7_D[5]
1 1
.names my_register_bank.count[6] my_register_bank.count_SB_DFFNR_Q_7_D[6]
1 1
.names my_register_bank.count[7] my_register_bank.count_SB_DFFNR_Q_7_D[7]
1 1
.names my_register_bank.count_SB_DFFNR_Q_7_D[0] my_register_bank.count_SB_DFFNR_Q_D[0]
1 1
.names CLK ADC02_CLK
1 1
.names MOSI ADC02_MOSI
1 1
.names CLK ADC03_CLK
1 1
.names MOSI ADC03_MOSI
1 1
.names CLK DAC_SPI_CLK
1 1
.names MOSI DAC_SPI_SDI
1 1
.names $undef HEADER_SS
1 1
.names MOSI ICE_MOSI
1 1
.names CLK ICE_SCK
1 1
.names $true ICE_SS
1 1
.names ADC02_DRDY INTERUPT_OUT
1 1
.names ADC03_CS cs_vec[0]
1 1
.names DAC_SPI_CS cs_vec[1]
1 1
.names FLASH_SS cs_vec[2]
1 1
.names ADC02_CS cs_vec[3]
1 1
.names my_register_bank.dout dout
1 1
.names ADC03_MISO miso_vec[0]
1 1
.names DAC_SPI_SDO miso_vec[1]
1 1
.names ICE_MISO miso_vec[2]
1 1
.names ADC02_MISO miso_vec[3]
1 1
.names CS2 my_cs_mux.cs2
1 1
.names ADC03_CS my_cs_mux.cs_vec[0]
1 1
.names DAC_SPI_CS my_cs_mux.cs_vec[1]
1 1
.names FLASH_SS my_cs_mux.cs_vec[2]
1 1
.names ADC02_CS my_cs_mux.cs_vec[3]
1 1
.names $undef my_cs_mux.cs_vec[4]
1 1
.names $undef my_cs_mux.cs_vec[5]
1 1
.names $undef my_cs_mux.cs_vec[6]
1 1
.names $undef my_cs_mux.cs_vec[7]
1 1
.names my_register_bank.reg_mux[0] my_cs_mux.reg_mux[0]
1 1
.names my_register_bank.reg_mux[1] my_cs_mux.reg_mux[1]
1 1
.names my_register_bank.reg_mux[2] my_cs_mux.reg_mux[2]
1 1
.names my_register_bank.reg_mux[3] my_cs_mux.reg_mux[3]
1 1
.names $false my_cs_mux.reg_mux[4]
1 1
.names $false my_cs_mux.reg_mux[5]
1 1
.names $false my_cs_mux.reg_mux[6]
1 1
.names $false my_cs_mux.reg_mux[7]
1 1
.names CS2 my_miso_mux.cs2
1 1
.names my_register_bank.dout my_miso_mux.dout
1 1
.names MISO my_miso_mux.miso
1 1
.names ADC03_MISO my_miso_mux.miso_vec[0]
1 1
.names DAC_SPI_SDO my_miso_mux.miso_vec[1]
1 1
.names ICE_MISO my_miso_mux.miso_vec[2]
1 1
.names ADC02_MISO my_miso_mux.miso_vec[3]
1 1
.names $undef my_miso_mux.miso_vec[4]
1 1
.names $undef my_miso_mux.miso_vec[5]
1 1
.names $undef my_miso_mux.miso_vec[6]
1 1
.names $undef my_miso_mux.miso_vec[7]
1 1
.names my_register_bank.reg_mux[0] my_miso_mux.reg_mux[0]
1 1
.names my_register_bank.reg_mux[1] my_miso_mux.reg_mux[1]
1 1
.names my_register_bank.reg_mux[2] my_miso_mux.reg_mux[2]
1 1
.names my_register_bank.reg_mux[3] my_miso_mux.reg_mux[3]
1 1
.names $false my_miso_mux.reg_mux[4]
1 1
.names $false my_miso_mux.reg_mux[5]
1 1
.names $false my_miso_mux.reg_mux[6]
1 1
.names $false my_miso_mux.reg_mux[7]
1 1
.names CLK my_register_bank.clk
1 1
.names CS my_register_bank.cs
1 1
.names MOSI my_register_bank.din
1 1
.names ADC02_M0 my_register_bank.reg_adc[0]
1 1
.names ADC02_M1 my_register_bank.reg_adc[1]
1 1
.names ADC02_M2 my_register_bank.reg_adc[2]
1 1
.names ADC02_RST my_register_bank.reg_adc[3]
1 1
.names DAC_LDAC my_register_bank.reg_dac[0]
1 1
.names DAC_UNI_BIP_A my_register_bank.reg_dac[1]
1 1
.names DAC_UNI_BIP_B my_register_bank.reg_dac[2]
1 1
.names DAC_RST my_register_bank.reg_dac[3]
1 1
.names DAC_REF_MUX_A my_register_bank.reg_dac_ref_mux[0]
1 1
.names DAC_REF_MUX_B my_register_bank.reg_dac_ref_mux[1]
1 1
.names $undef my_register_bank.reg_dac_ref_mux[2]
1 1
.names $undef my_register_bank.reg_dac_ref_mux[3]
1 1
.names INA_IFB_SW1_CTL my_register_bank.reg_ina_ifb_sw[0]
1 1
.names INA_IFB_SW2_CTL my_register_bank.reg_ina_ifb_sw[1]
1 1
.names INA_IFB_SW3_CTL my_register_bank.reg_ina_ifb_sw[2]
1 1
.names $undef my_register_bank.reg_ina_ifb_sw[3]
1 1
.names INA_VFB_ATTEN_SW1_CTL my_register_bank.reg_ina_vfb_atten_sw[0]
1 1
.names INA_VFB_ATTEN_SW2_CTL my_register_bank.reg_ina_vfb_atten_sw[1]
1 1
.names $undef my_register_bank.reg_ina_vfb_atten_sw[2]
1 1
.names $undef my_register_bank.reg_ina_vfb_atten_sw[3]
1 1
.names INA_VFB_SW1_CTL my_register_bank.reg_ina_vfb_sw[0]
1 1
.names INA_VFB_SW2_CTL my_register_bank.reg_ina_vfb_sw[1]
1 1
.names INA_VFB_SW3_CTL my_register_bank.reg_ina_vfb_sw[2]
1 1
.names $undef my_register_bank.reg_ina_vfb_sw[3]
1 1
.names IRANGE_X_SW1_CTL my_register_bank.reg_irange_x_sw[0]
1 1
.names IRANGE_X_SW2_CTL my_register_bank.reg_irange_x_sw[1]
1 1
.names IRANGE_X_SW3_CTL my_register_bank.reg_irange_x_sw[2]
1 1
.names IRANGE_X_SW4_CTL my_register_bank.reg_irange_x_sw[3]
1 1
.names IRANGE_YZ_SW1_CTL my_register_bank.reg_irange_yz_sw[0]
1 1
.names IRANGE_YZ_SW2_CTL my_register_bank.reg_irange_yz_sw[1]
1 1
.names IRANGE_YZ_SW3_CTL my_register_bank.reg_irange_yz_sw[2]
1 1
.names IRANGE_YZ_SW4_CTL my_register_bank.reg_irange_yz_sw[3]
1 1
.names ISENSE_MUX1_CTL my_register_bank.reg_isense_mux[0]
1 1
.names ISENSE_MUX2_CTL my_register_bank.reg_isense_mux[1]
1 1
.names ISENSE_MUX3_CTL my_register_bank.reg_isense_mux[2]
1 1
.names $undef my_register_bank.reg_isense_mux[3]
1 1
.names LED1 my_register_bank.reg_led[0]
1 1
.names LED2 my_register_bank.reg_led[1]
1 1
.names XP15V_UP_OUT my_register_bank.reg_mon_rails[0]
1 1
.names $undef my_register_bank.reg_mon_rails[1]
1 1
.names $undef my_register_bank.reg_mon_rails[2]
1 1
.names $undef my_register_bank.reg_mon_rails[3]
1 1
.names MUX_POL_VSET my_register_bank.reg_mux_pol[0]
1 1
.names MUX_POL_ISET my_register_bank.reg_mux_pol[1]
1 1
.names MUX_POL_ISET_INV my_register_bank.reg_mux_pol[2]
1 1
.names MUX_POL_VSET_INV my_register_bank.reg_mux_pol[3]
1 1
.names MUX_SEL_MIN my_register_bank.reg_mux_sel[0]
1 1
.names MUX_SEL_INJECT_ERR my_register_bank.reg_mux_sel[1]
1 1
.names MUX_SEL_INJECT_VFB my_register_bank.reg_mux_sel[2]
1 1
.names MUX_SEL_MAX my_register_bank.reg_mux_sel[3]
1 1
.names RAILS_LP5V my_register_bank.reg_rails[0]
1 1
.names RAILS_LP15V my_register_bank.reg_rails[1]
1 1
.names RAILS_LP30V my_register_bank.reg_rails[2]
1 1
.names RAILS_LP50V my_register_bank.reg_rails[3]
1 1
.names RAILS_OE my_register_bank.reg_rails_oe[0]
1 1
.names $undef my_register_bank.reg_rails_oe[1]
1 1
.names $undef my_register_bank.reg_rails_oe[2]
1 1
.names $undef my_register_bank.reg_rails_oe[3]
1 1
.names RELAY_COM_X my_register_bank.reg_relay_com[0]
1 1
.names RELAY_COM_Y my_register_bank.reg_relay_com[1]
1 1
.names RELAY_COM_Z my_register_bank.reg_relay_com[2]
1 1
.names $undef my_register_bank.reg_relay_com[3]
1 1
.names RELAY_OUT_COM_HC_CTL my_register_bank.reg_relay_out[0]
1 1
.names RELAY_GUARD_CTL my_register_bank.reg_relay_out[1]
1 1
.names RELAY_SENSE_EXT_CTL my_register_bank.reg_relay_out[2]
1 1
.names RELAY_SENSE_INT_CTL my_register_bank.reg_relay_out[3]
1 1
.names $false my_register_bank.ret[0]
1 1
.names $false my_register_bank.ret[1]
1 1
.names $false my_register_bank.ret[2]
1 1
.names $false my_register_bank.ret[3]
1 1
.names $false my_register_bank.ret[4]
1 1
.names $false my_register_bank.ret[5]
1 1
.names $false my_register_bank.ret[6]
1 1
.names $false my_register_bank.ret[7]
1 1
.names $undef my_register_bank.ret[15]
1 1
.names my_register_bank.tmp[0] my_register_bank.val[0]
1 1
.names my_register_bank.tmp[1] my_register_bank.val[1]
1 1
.names my_register_bank.tmp[2] my_register_bank.val[2]
1 1
.names my_register_bank.tmp[3] my_register_bank.val[3]
1 1
.names my_register_bank.tmp[4] my_register_bank.val[4]
1 1
.names my_register_bank.tmp[5] my_register_bank.val[5]
1 1
.names my_register_bank.tmp[6] my_register_bank.val[6]
1 1
.names my_register_bank.tmp[7] my_register_bank.val[7]
1 1
.names ADC02_M0 reg_adc[0]
1 1
.names ADC02_M1 reg_adc[1]
1 1
.names ADC02_M2 reg_adc[2]
1 1
.names ADC02_RST reg_adc[3]
1 1
.names DAC_LDAC reg_dac[0]
1 1
.names DAC_UNI_BIP_A reg_dac[1]
1 1
.names DAC_UNI_BIP_B reg_dac[2]
1 1
.names DAC_RST reg_dac[3]
1 1
.names DAC_REF_MUX_A reg_dac_ref_mux[0]
1 1
.names DAC_REF_MUX_B reg_dac_ref_mux[1]
1 1
.names $undef reg_dac_ref_mux[2]
1 1
.names $undef reg_dac_ref_mux[3]
1 1
.names INA_IFB_SW1_CTL reg_ina_ifb_sw[0]
1 1
.names INA_IFB_SW2_CTL reg_ina_ifb_sw[1]
1 1
.names INA_IFB_SW3_CTL reg_ina_ifb_sw[2]
1 1
.names $undef reg_ina_ifb_sw[3]
1 1
.names INA_VFB_ATTEN_SW1_CTL reg_ina_vfb_atten_sw[0]
1 1
.names INA_VFB_ATTEN_SW2_CTL reg_ina_vfb_atten_sw[1]
1 1
.names $undef reg_ina_vfb_atten_sw[2]
1 1
.names $undef reg_ina_vfb_atten_sw[3]
1 1
.names INA_VFB_SW1_CTL reg_ina_vfb_sw[0]
1 1
.names INA_VFB_SW2_CTL reg_ina_vfb_sw[1]
1 1
.names INA_VFB_SW3_CTL reg_ina_vfb_sw[2]
1 1
.names $undef reg_ina_vfb_sw[3]
1 1
.names IRANGE_X_SW1_CTL reg_irange_x_sw[0]
1 1
.names IRANGE_X_SW2_CTL reg_irange_x_sw[1]
1 1
.names IRANGE_X_SW3_CTL reg_irange_x_sw[2]
1 1
.names IRANGE_X_SW4_CTL reg_irange_x_sw[3]
1 1
.names IRANGE_YZ_SW1_CTL reg_irange_yz_sw[0]
1 1
.names IRANGE_YZ_SW2_CTL reg_irange_yz_sw[1]
1 1
.names IRANGE_YZ_SW3_CTL reg_irange_yz_sw[2]
1 1
.names IRANGE_YZ_SW4_CTL reg_irange_yz_sw[3]
1 1
.names ISENSE_MUX1_CTL reg_isense_mux[0]
1 1
.names ISENSE_MUX2_CTL reg_isense_mux[1]
1 1
.names ISENSE_MUX3_CTL reg_isense_mux[2]
1 1
.names $undef reg_isense_mux[3]
1 1
.names LED1 reg_led[0]
1 1
.names LED2 reg_led[1]
1 1
.names my_register_bank.reg_led[2] reg_led[2]
1 1
.names my_register_bank.reg_led[3] reg_led[3]
1 1
.names XP15V_UP_OUT reg_mon_rails[0]
1 1
.names $undef reg_mon_rails[1]
1 1
.names $undef reg_mon_rails[2]
1 1
.names $undef reg_mon_rails[3]
1 1
.names my_register_bank.reg_mux[0] reg_mux[0]
1 1
.names my_register_bank.reg_mux[1] reg_mux[1]
1 1
.names my_register_bank.reg_mux[2] reg_mux[2]
1 1
.names my_register_bank.reg_mux[3] reg_mux[3]
1 1
.names $false reg_mux[4]
1 1
.names $false reg_mux[5]
1 1
.names $false reg_mux[6]
1 1
.names $false reg_mux[7]
1 1
.names MUX_POL_VSET reg_mux_pol[0]
1 1
.names MUX_POL_ISET reg_mux_pol[1]
1 1
.names MUX_POL_ISET_INV reg_mux_pol[2]
1 1
.names MUX_POL_VSET_INV reg_mux_pol[3]
1 1
.names MUX_SEL_MIN reg_mux_sel[0]
1 1
.names MUX_SEL_INJECT_ERR reg_mux_sel[1]
1 1
.names MUX_SEL_INJECT_VFB reg_mux_sel[2]
1 1
.names MUX_SEL_MAX reg_mux_sel[3]
1 1
.names RAILS_LP5V reg_rails[0]
1 1
.names RAILS_LP15V reg_rails[1]
1 1
.names RAILS_LP30V reg_rails[2]
1 1
.names RAILS_LP50V reg_rails[3]
1 1
.names RAILS_OE reg_rails_oe[0]
1 1
.names $undef reg_rails_oe[1]
1 1
.names $undef reg_rails_oe[2]
1 1
.names $undef reg_rails_oe[3]
1 1
.names RELAY_COM_X reg_relay_com[0]
1 1
.names RELAY_COM_Y reg_relay_com[1]
1 1
.names RELAY_COM_Z reg_relay_com[2]
1 1
.names $undef reg_relay_com[3]
1 1
.names RELAY_OUT_COM_HC_CTL reg_relay_out[0]
1 1
.names RELAY_GUARD_CTL reg_relay_out[1]
1 1
.names RELAY_SENSE_EXT_CTL reg_relay_out[2]
1 1
.names RELAY_SENSE_INT_CTL reg_relay_out[3]
1 1
.end
