
*** Running vivado
    with args -log FloodIt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FloodIt.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Dec  4 16:48:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source FloodIt.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 491.594 ; gain = 211.301
Command: read_checkpoint -auto_incremental -incremental C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FloodIt -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.840 ; gain = 491.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FloodIt' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_deb' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_deb' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/btn_deb.v:1]
INFO: [Synth 8-6157] synthesizing module 'select' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-6155] done synthesizing module 'select' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:1]
INFO: [Synth 8-6157] synthesizing module 'generate_board' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6155] done synthesizing module 'generate_board' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/rand.v:1]
INFO: [Synth 8-6157] synthesizing module 'digit_display' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'digit_display' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/digit_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:115]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:1]
INFO: [Synth 8-6157] synthesizing module 'displayVGA' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'displayVGA' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/displayVGA.v:1]
INFO: [Synth 8-6157] synthesizing module 'leds_set' [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'leds_set' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/leds_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FloodIt' (0#1) [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/FloodIt.v:1]
WARNING: [Synth 8-6014] Unused sequential element ACK_CENTER_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/select.v:256]
WARNING: [Synth 8-6014] Unused sequential element current_node_reg was removed.  [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/game_logic_combined.v:133]
WARNING: [Synth 8-7129] Port UPDATE_CLOCK in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[3] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[2] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[1] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port COLOR_NUM[0] in module game_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module select is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module select is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1919.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
Finished Parsing XDC File [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/mappings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FloodIt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FloodIt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1919.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1919.969 ; gain = 1235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 2056.684 ; gain = 1372.641
---------------------------------------------------------------------------------
game_logic__GB4game_logic__GB3game_logic__GB2game_logic__GB1---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2056.684 ; gain = 1372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2069.469 ; gain = 1385.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2069.469 ; gain = 1385.426
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |generate_board  |           1|     16963|   10.3176|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 164409
   Resynthesis Design Size (number of cells) : 101912
   Resynth % : 61.9869,  Reuse % : 38.0131

3. Reference Checkpoint Information

+---------------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/rdo15/OneDrive/Desktop/FloodItProjectGithub/M152A_Flood_It/project_1/project_1.srcs/utils_1/imports/synth_1/FloodIt.dcp |
+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2025.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FloodIt__GC0            |           1|     26951|
|2     |game_logic__GB5         |           1|     24320|
|3     |game_logic__GB0         |           1|     50641|
|4     |game_logic__GB1_#REUSE# |           1|         0|
|5     |game_logic__GB2_#REUSE# |           1|         0|
|6     |game_logic__GB3_#REUSE# |           1|         0|
|7     |game_logic__GB4_#REUSE# |           1|         0|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1354  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 682   
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 936   
	   2 Input    1 Bit        Muxes := 729   
	   6 Input    1 Bit        Muxes := 684   
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
