[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC3S400AN-4FGG400I production of XILINX from the text:DS557 January 9, 2019 www.xilinx.com\nProduct Specification 1© Copyright 2007–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix,  ISE, Kintex, Spartan, Virtex , Vivado, Zynq, and other design ated brands included herein are trademarks of Xilinx \nin the United States and other countries. PCI and PCI-X are tra demarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.Module 1: \nIntroduction and Ordering Information\nDS557(v4.3) January 9, 2019\n\x81 Introduction\n\x81 Features\x81 Architectural Overview\n\x81 Configuration Overview\n\x81 In-system Flash Memory Overview\x81 General I/O Capabilities\n\x81 Supported Packages and Package Marking\n\x81 Ordering Information\nModule 2: \nFunctional Description\nDS557 (v4.3) January 9, 2019\nThe functionality of the Spartan®-3AN FPGA family is \ndescribed in the following documents:\n\x81UG331 : Spartan-3 Generation FPGA User Guide\n\x81 Clocking Resources\n\x81 Digital Clock Managers (DCMs)\x81 Block RAM\n\x81 Configurable Logic Blocks (CLBs)\n-Distributed RAM\n-SRL16 Shift Registers\n-Carry and Arithmetic Logic\n\x81 I/O Resources\n\x81 Embedded Multiplier Blocks\n\x81 Programmable Interconnect\n\x81 ISE® Design Tools and IP Cores\x81 Embedded Processing and Control Solutions\n\x81 Pin Types and Package Overview\n\x81 Package Drawings\x81 Powering FPGAs\n\x81 Power Management\n\x81UG332\n: Spartan-3 Generation Configuration User Guide  \n\x81 Configuration Overview\n\x81 Configuration Pins and Behavior\x81 Bitstream Sizes\n\x81 Detailed Descriptions by Mode\n-Self-contained In-System Flash mode\n-Master Serial Mode using Platform Flash PROM\n-Master SPI Mode using Commodity Serial Flash\n-Master BPI Mode using Commodity Parallel Flash\n-Slave Parallel (SelectMAP) using a Processor\n-Slave Serial using a Processor\n-JTAG Mode\n\x81 ISE iMPACT Programming Examples\n\x81 MultiBoot Reconfiguration\n\x81 Design Authentication using Device DNA\n\x81UG333 : Spartan-3AN In-System Flash User Guide\n\x81UG334 : Spartan-3AN Starter Kit User GuideModule 3: \nDC and Switching Characteristics\nDS557 (v4.3) January 9, 2019\n\x81 DC Electrical Characteristics\n\x81 Absolute Maximum Ratings\n\x81 Supply Voltage Specifications\n\x81 Recommended Operating Conditions\n\x81 Switching Characteristics\n\x81 I/O Timing\n\x81 Configurable Logic Block (CLB) Timing\x81 Multiplier Timing\n\x81 Block RAM Timing\n\x81 Digital Clock Manager (DCM) Timing\x81 Suspend Mode Timing\n\x81 Device DNA Timing\n\x81 Configuration and JTAG Timing\nModule 4: \nPinout Descriptions\nDS557 (v4.3) January 9, 2019\n\x81 Pin Descriptions\n\x81 Package Overview\n\x81 Pinout Tables\x81 Footprint Diagrams\nAdditional information on the Spartan-3AN family can be \nfound at: http://w\nww.xilinx.com/support/index .html/content/xilinx/en/s\nupportN av/silicon_devices/fpga /spartan-3 an.html .1\nSpartan-3AN FPGA Family Data Sheet\nDS557 January 9, 2019 Product Specification\nTable  1: Production Status of Spartan-3AN FPGAs\nSpartan-3AN FPGA Status\nXC3S50AN Production\nXC3S200AN ProductionXC3S400AN Production\nXC3S700AN Production\nXC3S1400AN Production\nSend Feedback\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 2© Copyright 2007–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix,  ISE, Kintex, Spartan, Virtex , Vivado, Zynq, and other design ated brands included herein are trademarks of Xilinx \nin the United States and other countries. PCI and PCI-X are tra demarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.Introduction\nThe Spartan®-3AN FPGA family comb ines the best attributes of a \nleading edge, low cost FPGA wit h nonvolatile technology across a \nbroad range of densities. The family  combines all the features of \nthe Spartan-3A FPGA family plus leading technology in-system \nFlash memory for configuration and nonvolatile data storage.\nThe Spartan-3AN FPGAs are part of the Extended Spartan-3A \nfamily, which also includes the Spartan-3A FPGAs and the higher density Spartan-3A DSP FPGAs. The Spartan-3AN FPGA family \nis excellent for space-constrained applications such as blade \nservers, medical devices, automotive infotainment, telematics, GPS, and other small consumer  products. Combining FPGA and \nFlash technology minimizes chip count, PCB traces and overall \nsize while increasing system reliability.\nThe Spartan-3AN FPGA internal  configuration interface is \ncompletely self-contai ned, increasing design security. The family \nmaintains full support for external configuration. The Spartan-3AN \nFPGA is the world’s first nonvolatile FPGA with MultiBoot, supporting two or more configuration files in one device, allowing \nalternative configurations for field upgrades, test modes, or \nmultiple system configurations.\nFeatures\n\x81 The new standard for low cost nonvolatile FPGA solutions\n\x81 Eliminates traditional nonvolat ile FPGA limitations with the \nadvanced 90 nm Spartan- 3A device feature set\n\x81 Memory, multipliers, DCMs, SelectIO, hot swap, power \nmanagement, etc.\n\x81 Integrated robust configuration memory \n\x81 Saves board space\n\x81 Improves ease-of-use\x81 Simplifies design\x81 Reduces support issues\n\x81 Plentiful amounts of nonvolatile memory available to the user\n\x81 Up to 11+ Mb available\n\x81 MultiBoot support\x81 Embedded processing and code shadowing\x81 Scratchpad memory\n\x81 Robust 100K Flash memory program/erase cycles\n\x81 20 years Flash memory data retention\x81 Security features provide bi tstream anti-cloning protection\x81 Buried configuration interface\n\x81 Unique Device DNA serial number in each device for \ndesign Authentication to prevent unauthorized copying\n\x81 Flash memory sector protection and lockdown \n\x81 Configuration watchdog timer automatically recovers from \nconfiguration errors\n\x81 Suspend mode reduces system power consumption\n\x81 Retains all design state a nd FPGA configuration data\n\x81 Fast response time, typically less than 100 μs\n\x81 Full hot-swap compliance\n\x81 Multi-voltage, multi-standard SelectIO™ interface pins\n\x81 Up to 502 I/O pins or 227 differential signal pairs\n\x81 LVCMOS, LVTTL, HSTL, and SSTL single-ended signal \nstandards\n\x81 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling\x81 Up to 24 mA output drive\x813 . 3 V  ±10% compatibility and hot swap compliance\n\x81 622+ Mb/s data transfer rate per I/O\x81 DDR/DDR2 SDRAM support up to 400 Mb/s\x81 LVDS, RSDS, mini-LVDS,  PPDS, and HSTL/SSTL \ndifferential I/O\n\x81 Abundant, flexible logic resources\n\x81 Densities up to 25,344 logic cells\n\x81 Optional shift register or distributed RAM support\x81 Enhanced 18 x 18 multipliers with optional pipeline\n\x81 Hierarchical SelectRAM™ memory architecture\n\x81 Up to 576 Kbits of dedicated block RAM\n\x81 Up to 176 Kbits of efficient distributed RAM\n\x81 Up to eight Digital Clock Managers (DCMs)\n\x81 Eight global clocks and eight additional clocks per each half \nof device, plus abundant low-skew routing\n\x81 Complete Xilinx® ISE\n® and WebPACK ™ software \ndevelopment system support\n\x81MicroBlaze ™ and PicoBlaze \uf0e4 embedded processor cores\n\x81 Fully compliant 32-/64-bit 33 MHz PCI™ technology support \n\x81 Low-cost QFP and BGA Pb-free (RoHS) packaging options\n\x81 Pin-compatible with the same packages in the \nSpartan-3A FPGA family9\nSpartan-3AN FPGA Family:\nIntroduction and Ordering Information\nDS557(v4.3) January 9, 2019 Product Specification\nTable  2: Summary of Spartan-3AN FPGA Attributes\nDeviceSystem \nGatesEquivalent \nLogic Cells CLBs SlicesDistributed\nRAM Bits(1)Block RAM \nBits(1)Dedicated \nMultipliers DCMsMaximum \nUser I/OMax Differential \nI/O PairsBitstream \nSize(1)In-System Flash Bits\nXC3S50AN 50K 1,584 176 704 11K 54K 3 2 108 50 427K 1M(2)\nXC3S200AN 200K 4,032 448 1,792 28K 288K 16 4 195 90 1,168K 4M\nXC3S400AN 400K 8,064 896 3,584 56K 360K 20 4 311 142 1,842K 4M\nXC3S700AN 700K 13,248 1,472 5,888 92K 360K 20 8 372 165 2,669K 8M\nXC3S1400AN 1400K 25,344 2,816 11,264 176K 576K 32 8 502 227 4,644K 16M\nNotes: \n1. By convention, one Kb is equivalent to 1, 024 bits and one Mb is equivalent to 1,024 Kb.\n2. Maximum supported by Xilinx tools. See the customer notice XCN14003 : Flash Wafer Fabrication Change and Gold  (Au) To Copper (Cu) Transition \nfor Spartan-3AN FPGA Devices .\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 3Architectural Overview\nThe Spartan-3AN FPGA architecture is compatible with that \nof the Spartan-3A FPGA. The architecture consists of five fundamental programmable functional elements:\n\x81Configurable Logic Blocks (CLBs)  contain flexible \nLook-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches.\n\x81Input/Output Blocks (IOBs)  control the flow of data \nbetween the I/O pins and the internal logic of the device. IOBs support bidirectional data flow plus 3-state operation. They support a variety of signal standards, including several high-performance differential standards. Double Data-Rate (DDR) \nregisters are included.\n\x81Block RAM  provides data storage in the form of \n18-Kbit dual-port blocks.\n\x81Multiplier Blocks  accept two 18-bit binary numbers as \ninputs and calculate the product.\x81Digital Clock Manager (DCM) Blocks  provide \nself-calibrating, fully digita l solutions for distributing, \ndelaying, multiplying, dividing, and phase-shifting clock signals.\nThese elements are organized as shown in Figure 1 . A dual \nring of staggered IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XC3S50AN, which has one column. Each RAM column consists of several 18-Kbit RA M blocks. Each block RAM is \nassociated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XC3S50AN has DCMs only at the top, while the XC3S700AN and XC3S1400AN add two DCMs in the middle of the two columns of block RAM and multipliers.\nThe Spartan-3AN FPGA features a rich network of traces \nthat interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.\nX-Ref Target - Figure 1\nFigure 1: Spartan-3AN Fami ly ArchitectureCLBBlock RAM\nMultiplierDCMIOBs\nIOBs\nDS557-1_01_122006IOBsIOBsDCM\nBlock RAM / MultiplierDCMCLBs\nIOBsOBs\nDCM\nNotes: \n1. The XC3S700AN and XC3S1400AN have two additional DCMs on both the left and right sides as indicated by the \ndashed lines. The XC3S50AN has only two DCMs at the top and only one Block RAM/Multiplier column.\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 4Configuration\nSpartan-3AN FPGAs are programmed by loading \nconfiguration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA’s configuration data is stored on-chip in nonvolatile Flash memory, or externally in a PROM or some other nonvolatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of seven different modes: \n\x81 Configure from internal SPI Flash memory ( Figure 2 )\n\x81 Completely self-contained\n\x81 Reduced board space\n\x81 Easy-to-use configuration interface\n\x81 Master Serial from a X ilinx Platform Flash PROM\n\x81 Serial Peripheral Interface (SPI) from an external \nindustry-standard SPI serial Flash\n\x81 Byte Peripheral Interface (BPI) Up from an \nindustry-standard x8 or x8/x16 parallel NOR Flash\n\x81 Slave Serial, typically downloaded from a processor\n\x81 Slave Parallel, typically downloaded from a processor\n\x81 Boundary-Scan (JTAG), typically downloaded from a \nprocessor or system tester\nThe MultiBoot feature stores mu ltiple configuration files in \nthe on-chip Flash, providing extended life with field upgrades. MultiBoot also supports multiple system solutions with a single boar d to minimize inventory and \nsimplify the addition of new features, even in the field. Flexibility is maintained to  do additional MultiBoot \nconfigurations via the external configuration method.\nThe Spartan-3AN device authentication protocol prevents \ncloning. Design cloning, unauthorized overbuilding, and complete reverse engineering have driven device security requirements to higher and higher levels. Authentication moves the security from bitstream protection to the next generation of design-level security protecting both the design and embedded microcode. The authentication algorithm is entirely user defined, implemented using FPGA logic. Every product, generation, or design can have a different algorithm and functionality to enhance security.In-System Flash Memory\nEach Spartan-3AN FPGA contains abundant integrated SPI serial Flash memory, shown in Table 3 , used primarily to \nstore the FPGA’s configuration bitstream. However, the Flash memory array is large enough to store at least two MultiBoot FPGA configuration bitstreams or nonvolatile data required by the FPGA application, such as code-shadowed MicroBlaze processor applications.\nAfter configuration, the FPGA design has full access to the \nin-system Flash memory via an internal SPI interface; the control logic is implemented wi th FPGA logic. Additionally, \nthe FPGA application itself can store nonvolatile data or provide live, in-system Flash updates.\nThe Spartan-3AN device in-system Flash memory supports \nleading-edge serial Flash features.\n\x81 Small page size (264 or 528 bytes) simplifies \nnonvolatile data storage\n\x81 Randomly accessible, byte addressable\x81 Up to 66 MHz serial data transfers\x81 SRAM page buffers\n\x81 Read Flash data while programming another Flash \npage\n\x81 EEPROM-like byte wr ite functionality\n\x81 Two buffers in most devices, one in XC3S50AN\n\x81 Page, Block, and Sector EraseX-Ref Target - Figure 2\nFigure 2: Spartan-3AN FPGA Configuration Interf ace from Internal SPI Flash MemoryM2\nM1\nM0VCCAUX\nINIT_B\nDONESpartan-3AN FPGA\n‘0’\n‘1’\n‘1’3.3V\nConfig ure \nfrom intern al \nflash memory Indic ates when \nconfig uration i s \nfinished\nDS557-1_06_0 82810\nTable  3: Spartan-3AN Device In-System Flash Memory\nPart NumberTotal Flash \nMemory \n(Bits)FPGA \nBitstream \n(Bits)Additional \nFlash \nMemory \n(Bits)(1)\nXC3S50AN 1,081,344(2) 437,312 642,048\nXC3S200AN 4,325,376 1,196,128 3,127,872XC3S400AN 4,325,376 1,886,560 2,437,248\nXC3S700AN 8,650,752 2,732,640 5,917,824\nXC3S1400AN 17,301,504 4,755,296 12,545,280\nNotes: \n1. Aligned to next available page location.\n2. Maximum supported by Xilinx tools.\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 5\x81 Sector-based data protection and security features\n\x81 Sector Protect: Write- and erase-protect a sector \n(changeable)\n\x81 Sector Lockdown: Sector data is unchangeable \n(permanent)\n\x81 128-byte Security Register\n\x81 Separate from FPGA’s unique Device DNA \nidentifier\n\x81 64-byte factory-programmed identifier unique to \nthe in-system Flash memory\n\x81 64-byte one-time programmable, \nuser-programmable field\n\x81 100,000 Program/Erase cycles\x81 20-year data retention\x81 Comprehensive programming support\n\x81 In-system prototype programming via JTAG using \nXilinx Platform Cable USB\n and iMPACT software\n\x81 Product programming support using BPM \nMicrosystems programmers with appropriate programming adapter\n\x81 Design examples demonstrating in-system \nprogramming from a Spartan-3AN FPGA applicationI/O Capabilities\nThe Spartan-3AN FPGA SelectIO interface supports many popular single-ended and differential standards. Table 4  \nshows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional, input-only pins as indicated in Table 4 .\nSpartan-3AN FPGAs support the following single-ended \nstandards: \n\x81 3.3V low-voltage TTL (LVTTL)\n\x81 Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, \n1.5V, or 1.2V\n\x81 3.3V PCI at 33 MHz or 66 MHz\x81 HSTL I, II, and III at 1.5V and 1.8V, commonly used in \nmemory applications\n\x81 SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used \nfor memory applications\nSpartan-3AN FPGAs support the following differential \nstandards:\n\x81 LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or \n3.3V\n\x81 Bus LVDS I/O at 2.5V\x81 TMDS I/O at 3.3V\x81 Differential HSTL and SSTL I/O\x81 LVPECL inputs at 2.5V or 3.3V\nTable  4: Available User I/Os and Differential (Diff) I/O Pairs\nPackage(1) TQ144\nTQG144FT256\nFTG256FG400\nFGG400FG484\nFGG484FG676\nFGG676\nBody Size (mm) 20 x 20(2)1 7x1 7 2 1x2 1 2 3x2 3 2 7x2 7\nDevice(3)User Diff User Diff User Diff User Diff User Diff\nXC3S50AN108(4)\n(7)50\n(24)144(5)\n(32)64(5)\n(32)– – – – – –\nXC3S200AN – –195\n(35)90\n(50)– – – – – –\nXC3S400AN – –195\n(35)90\n(50)311\n(63)142\n(78)– – – –\nXC3S700AN – – – – – –372\n(84)165\n(93)– –\nXC3S1400AN – – – – – –375(5)\n(87)165(5)\n(93)502\n(94)227\n(131)\nNotes: \n1. See Pb and Pb-Free Packaging, page 7  for details on Pb and Pb-free packaging options.\n2. The footprint for the TQ(G)144 (22 mm x 22 mm) package is larger than the package body.3. Each Spartan-3AN FPGA has a pin-compatible  Spartan-3A FPGA equivalent , although Spartan-3A FPGAs do  not have internal SPI fla sh \nand offer more part/package combinations.\n4. The number shown in bold  indicates the maximum number of I/O and input-only pins. The number shown in  (italics ) indicates the number \nof input-only pins. The differential (Diff) input-only pin coun t includes both differential pairs on input-only pins and differ ential pairs on I/O pins \nwithin I/O banks that are restricted to differential inputs.\n5. Xilinx has issued a discontinuation notice for these highlighted devices/packages. For more information see XCN13016\n: Product \nDiscontinuation Notice For Select ed Spartan-3AN FPGA Products .\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 6Package Marking\nFigure 3  provides a top marking example for Spartan-3AN \nFPGAs in the quad-flat packages. Figure 4  shows the top \nmarking for Spartan-3AN FPGAs in BGA packages. The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator. The “ 5C” and “ 4I” Speed Grade/Temperature Range part \ncombinations may be dual marked as “ 5C/4I ”. Devices \nwith the dual mark can be used as either -5C or -4I devices. Devices with a single mark are only guaranteed for the marked speed grade and temperature range.\nX-Ref Target - Figure 3\nFigure 3: Spartan-3AN FPGA QFP Package Marking Example\nX-Ref Target - Figure 4\nFigure 4: Spartan-3AN FPGA BGA Package Marking ExampleDate CodeMask Revision Code\nProcess Technology\nXC3S50ANTM\nTQG144AGQ0725\nD1234567A\n4CSPARTAN\nTemperature RangeFabrication Code\nPin P1Device Type\nPackage\nSpeed GradeR\nR\nDS557-1_02_080107Lot Code\nLot CodeDate CodeXC3S200ANTM\n4CSPARTAN\nDevice TypeBGA Ball A1\nPackage\nSpeed Grade\nTemperature RangeR\nR\nDS557-1_03_080107FTG256 A GQ0725\nD1234567AMask Revision Code\nProcess CodeFabrication Code\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 7Pb and Pb-Free Packaging\nSpartan-3AN FPGAs are available in both leaded (Pb) and Pb-free packaging options (see Table 5 ). The Pb-free packages \nare available for all devices and include a ‘G’ character in the ordering code. Leaded (non-Pb-free) packages are available \nfor selected devices. The ordering code for th e leaded devices does not have an extra ‘G’. Leaded and Pb-free devices have \nthe same pin-out.\nTable  5: Pb and Pb-Free Package Options\nPins 144 256 400 484 676\nType TQFP FTBGA FBGA FBGA FBGA\nMaterial Pb-Free Pb Pb-Free Pb Pb-Free Pb Pb-Free Pb Pb-Free Pb\nDevice Speed Range TQG144 TQ144 FTG256 FT256 FGG400 FG400 FGG484 FG484 FGG676 FG676\nXC3S50AN -4 C, I ✔ SCD4100(1)Note 3 Note 3\n-5 C ✔ Note 2 Note 3 Note 3\nXC3S200AN -4 C, I ✔✔\n-5 C ✔✔\nXC3S400AN -4 C, I ✔✔ ✔ ✔\n-5 C ✔✔ ✔ Note 2\nXC3S700AN -4 C, I ✔✔\n-5 C ✔ Note 2\nXC3S1400AN -4 C, I Note 3 Note 3 ✔✔\n-5 C Note 3 Note 3 ✔ Note 2\nNotes: \n1. To order a Pb package for the XC3S50AN -4 option, a ppend SCD4100 to the part number (XC3S50AN-4TQ144C4100).\n2. For Pb packaging for these options, contact your Xilinx sales representative.3. Xilinx has issued a discontinuation notice for these highlighted devices/packages. For more information see XCN13016\n: Product \nDiscontinuation Notice For Select ed Spartan-3AN FPGA Products .\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 8Ordering Information\nX-Ref Target - Figure 5\nFigure 5: Device Numbering Format\nDevice Speed Grade Package Type / Nu mber of Pins Temperature Range (TJ)\nXC3S50AN -4 Standard Performance TQ144/\nTQG144144-pin Thin Quad Flat Pack (TQFP) C Commercial (0°C to 85°C)\nXC3S200AN -5 High Performance(1) FT256/\nFTG256256-ball Fine-Pitch Thin Ball Grid Arra y (FTBGA) I Industrial (–40°C to 100°C)\nXC3S400AN FG400/\nFGG400400-ball Fine-Pitch Ball Grid Array (FBGA)\nXC3S700AN FG484/\nFGG484484-ball Fine-Pitch Ball Grid Array (FBGA)\nXC3S1400AN FG676/\nFGG676676-ball Fine-Pitch Ball Grid Array (FBGA)\nNotes: \n1. The -5 speed grade is exclusively available in the Commercial temperature range.\n2. See Table 4  and Table 5  for available package combinations.XC3S50AN -4 TQG144 C\nDevice Type\nSpeed Gr adeTemper ature R ange:\nPackage Type/N umber of Pin sExample:\nDS557-1_05_101109C = Commerci al (TJ = 0oC to 85oC)\nI = Ind ustrial (TJ = -40oC to 100oC)\nSend Feedback\nSpartan-3AN FPGA Family: Introduction and Ordering Information\nDS557(v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 9Revision History\nThe following table shows the revision history for this document.\nNotice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is prov ided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of data, profits, goodwill,  or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors cont ained in the Materials or to notify you of updates to the M aterials or to\nproduct specifications. You may not reproduc e, modify, distribute, or publicly displa y the Materials without prior written cons ent. Certain\nproducts are subject to the terms and conditions of Xilinx’s lim ited warranty, please refer to Xilinx’s Terms of Sale which can  be viewed at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx\nproducts are not designed or intended to be fail-safe or for us e in any application requiring fa il-safe performance; you assume  sole risk and\nliability for use of Xilinx products in such critical applications, please refer to Xili nx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICAT IONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE  NO T W ARRANTED FOR USE IN THE DEPLOYMENT OF\nAIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEH ICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY\nCONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUT OMOTIVE SAFETY STANDARD (“SAFETY DESIGN”).\nCUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THA T  INCORPORA TE PRODUCTS, THOROUGHLY TEST SUCH\nSYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLIC ATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK\nOF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GO VERNING LIMITATIONS ON PRODUCT LIABILITY .Date Version Revision\n02/26/2007 1.0 Initial release.\n08/16/2007 2.0 Updated for Producti on release of initial device.\n09/12/2007 2.0.1 Noted that only dual-mark dev ices are guaranteed for both -4I and -5C.\n12/12/2007 3.0 Updated to Production st atus with Production release of final family member, XC3S50AN. Noted that \nnon-Pb-free packages may be available for selected devices.\n06/02/2008 3.1 Minor updates.\n11/19/2009 3.2 Updated document throughout to reflect availab ility of Pb package options. Added references to the \nExtended Spartan-3A family. Removed table note 2 from Table 2 . In Table 4 , added Pb packages, \nadded table note 4, and updated table note 2. Added Table 5 . \n12/02/2010 4.0 Updated Notice of Disclaimer .\n04/01/2011 4.1 In Table 2 , revised the Maximum Differential I/O Pairs and Maximum User I/O values for the \nXC3S50AN. In Table 4 , added packages to the XC3S50AN, XC3S400AN, and XC3S1400AN. Updated \nPb and Pb-Free Packaging  section and Table 5  to include the new device/package combinations for \nthe XC3S50AN, XC3S400AN, and XC3S1400AN.\n06/11/2014 4.2 In Table 2 , revised the XC3S50AN values in Maximum User I/O  and Max Differential I/O Pairs  columns, \nand added Note 2  to the In-System Flash Bits  column. In Table 3 , added the same Note 2 . Descriptions \nof these changes and further links to the product changes are outlined in the customer notice XCN14003\n: Flash Wafer Fabrication Change and Gold (Au) To Copper (Cu) Transition for Spartan-3AN \nFPGA Devices .\nXilinx has issued a discontinuation notice for the XC3S50AN in the FT(G)256 package and the \nXC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products . This customer notice is highlighted in Table 4  and Table 5 .\nUpdated Notice of Disclaimer .\n01/09/2019 4.3 Updated for Lead-Frame Plating Composition Change For Legacy Eutectic Products (XCN18024 ).\nSend Feedback\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 10© Copyright 2007–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix,  ISE, Kintex, Spartan, Virtex , Vivado, Zynq, and other design ated brands included herein are trademarks of Xilinx \nin the United States and other countries. PCI and PCI-X are tra demarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.Spartan-3AN FPGA Design Documentation\nThe functionality of the Spartan®-3AN FPGA family is \ndescribed in the following documents. The topics covered in each guide are listed below:\n•DS706\n: Extended Spartan-3A Family Overview\n\x81UG331 : Spartan-3 Generation FPGA User Guide\n\x81 Clocking Resources\n\x81 Digital Clock Managers (DCMs)\n\x81 Block RAM\n\x81 Configurable Logic Blocks (CLBs)\n-Distributed RAM\n-SRL16 Shift Registers\n-Carry and Arithmetic Logic\n\x81 I/O Resources\n\x81 Embedded Multiplier Blocks\n\x81 Programmable Interconnect\x81I S E\n® Design Tools \n\x81I P  C o r e s\n\x81 Embedded Processing and Control Solutions\x81 Pin Types and Package Overview\n\x81 Package Drawings\n\x81 Powering FPGAs\x81 Power Management\n\x81UG332\n: Spartan-3 Generation Configuration\nUser Guide\n\x81 Configuration Overview\n-Configuration Pins and Behavior\n-Bitstream Sizes\n\x81 Detailed Descriptions by Mode\n-Master Serial Mode us ing Xilinx® Platform \nFlash \n-Master SPI Mode using SPI Serial Flash \nPROM\n-Internal Master SPI Mode\n-Master BPI Mode using Parallel NOR Flash \n-Slave Parallel (SelectMAP) using a Processor\n-Slave Serial using a Processor\n-JTAG Mode\n\x81 ISE iMPACT Programming Examples\n\x81 MultiBoot Reconfiguration\n\x81 Design Authentication using Device DNA\x81UG333 : Spartan-3AN FPGA In-System Flash User \nGuide\n\x81 For FPGA applications that write to or read from \nthe In-System Flash memory after configuration\n\x81 SPI_ACCESS interface\n\x81 In-System Flash memory architecture\x81 Read, program, and erase commands\n\x81 Status registers\n\x81 Sector Protection and Sector Lockdown features\x81 Security Register with Unique Identifier\nCreate a Xilinx user accoun t and sign up to receive \nautomatic e-mail notification whenever this data sheet or the associated user guides are updated.\n\x81Sign Up for Alerts on Xilinx.com\nhttps://secure.xilin x.com/webreg /register.do?group=my\nprofile&languageID=1\nSpartan-3AN FPGA Starter Kit\nFor specific hardware examples, please see the \nSpartan-3AN FPGA Starter Kit board web page, which has links to various design examples and the user guide.\n\x81Spartan-3AN FPGA Starter Kit Board Page\nhttp://www.xilinx.com/s3anstarter\n\x81UG334 : Spartan-3AN FPGA Starter Kit User Guide\nRelated Product Families\nThe Spartan-3AN FPGA family is generally compatible with \nthe Spartan-3A FPGA family.\n\x81DS529 : Spartan-3A FPGA Family Data Sheet11\nSpartan-3AN FPGA Family:\nFunctional Description\nDS557 (v4.3) January 9, 2019 Product Specification\nSend Feedback\nSpartan-3AN FPGA Family: Functional Description\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 11Revision History\nThe following table shows the revision history for this document.\nNotice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is prov ided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of data, profits, goodwill,  or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors cont ained in the Materials or to notify you of updates to the M aterials or to\nproduct specifications. You may not reproduc e, modify, distribute, or publicly displa y the Materials without prior written cons ent. Certain\nproducts are subject to the terms and conditions of Xilinx’s lim ited warranty, please refer to Xilinx’s Terms of Sale which can  be viewed at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx\nproducts are not designed or intended to be fail-safe or for us e in any application requiring fa il-safe performance; you assume  sole risk and\nliability for use of Xilinx products in such critical applications, please refer to Xili nx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICAT IONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE  NO T W ARRANTED FOR USE IN THE DEPLOYMENT OF\nAIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEH ICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY\nCONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUT OMOTIVE SAFETY STANDARD (“SAFETY DESIGN”).\nCUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THA T  INCORPORA TE PRODUCTS, THOROUGHLY TEST SUCH\nSYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLIC ATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK\nOF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GO VERNING LIMITATIONS ON PRODUCT LIABILITY .Date Version Revision\n02/26/2007 1.0 Initial release.\n08/16/2007 2.0 Updated for Producti on release of initial device.\n09/12/2007 2.0.1 Minor updates to text.\n09/24/2007 2.1 Added note that In-System Flash commands were not supported by simulation until ISE 10.1 software.\n12/12/2007 3.0 Updated to Production st atus with Production release of final family member, XC3S50AN. Noted that \nSPI_ACCESS simulation is supported in  ISE 10.1 softwar e. Updated links.\n06/02/2008 3.1 Minor updates.\n11/19/2009 3.2 In the Spartan-3AN FPGA Design Documentation  section, added link to DS706 , Extended Spartan-3A \nFamily Overview  and removed references to older software versions.\n12/02/2010 4.0 Updated link to sign up for Alerts and updated Notice of Disclaimer .\n04/01/2011 4.1 Added the FT(G)256 package selection for the XC3S50AN and XC3S400AN devices and the \nFG(G)484 package selection for the XC3S1400AN device throughout this data sheet.\n06/11/2014 4.2 Xilinx has issued a discontinuation notic e for the XC3S50AN in the FT(G)256 package and the \nXC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products . Updated Notice of Disclaimer .\n01/09/2019 4.3 Updated for Lead-Frame Plating Composition Change For Legacy Eutectic Products (XCN18024 ).\nSend Feedback\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 12© Copyright 2007–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix,  ISE, Kintex, Spartan, Virtex , Vivado, Zynq, and other design ated brands included herein are trademarks of Xilinx \nin the United States and other countries. PCI and PCI-X are tra demarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.DC Electrical Characteristics\nIn this section, specifications can be designated as \nAdvance, Preliminary, or Production. These terms are defined as follows:\nAdvance:  Initial estimates are based on simulation, early \ncharacterization, and/or extrapolation from the characteristics of other families.  Values are subject to \nchange. Use as estimates, not for production.\nPreliminary:  Based on characterization. Further changes \nare not expected.\nProduction:  These specifications are approved once the \nsilicon has been characterize d over numerous production \nlots. Parameter values are considered stable with no future changes expected.All parameter limits are representative of worst-case supply \nvoltage and junction temperature conditions. Unless \notherwise noted, the published parameter values apply to all Spartan ®-3AN devices.  AC and DC characteristics \nare specified using the same numbers for both commercial and industrial grades.\nAbsolute Maximum Ratings\nStresses beyond those listed under Table 6 : Absolute \nMaximum Ratings  might cause permanent damage to the \ndevice. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability. 70\nSpartan-3AN FPGA Family:\nDC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 Product Specification\nTable  6: Absolute Maximum Ratings\nSymbol Description Cond itions Min Max Units\nVCCINT Internal supply voltage –0.5 1.32 V\nVCCAUX Auxiliary supply voltage –0.5 3.75 V\nVCCO Output driver supply voltage –0.5 3.75 V\nVREF Input reference voltage –0.5 VCCO+0 . 5 V\nVINVoltage applied to all User I/O pins and \ndual-purpose pinsDriver in a high-impedance state –0.95 4.6 V\nVoltage applied to all Dedicated pins –0.5 4.6 V\nIIK Input clamp current per I/O pin –0.5V < VIN < (VCCO + 0.5V)(1)– ±100 mA\nVESDElectrostatic Discharge Voltage Human body model – ±2000 V\nCharged device model – ±500 V\nMachine model – ±200 V\nTJ Junction temperature –1 2 5 ° C\nTSTG Storage temperature –65 150 °C\nNotes: \n1. Upper clamp applies only when using PCI IOSTANDARDs.\n1. For soldering guidelines, see UG112 : Device Package User Guide and XAPP427 : Implementation and Solder Reflow Guidelines for Pb-Free \nPackages.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 13Power Supply Specifications\n Table  7: Supply Voltage Thresholds for Power-On Reset\nSymbol Description Min Max Units\nVCCINTT Threshold for the VCCINT  supply 0.4 1.0 V\nVCCAUXT Threshold for the VCCAUX  supply 1.0 2.0 V\nVCCO2T Threshold for the VCCO Bank 2 supply 1.0 2.0 V\nNotes: \n1. When configuring from the In-System Flash, VCCAUX  must be in the recommended operating range; on power-up make sure VCCAUX  \nreaches at least 3.0V before INIT_B goes High to indicate the start of configuration. VCCINT , VCCAUX , and VCCO supplies to the FPGA can \nbe applied in any order if this requirement is met. However, an external configuration source might have specific requirements.  Check the \ndata sheet for the attached configuration source. Apply VCCINT  last for lowest overall power consumption (see the chapter called “Powering \nSpartan-3 Generat ion FPGAs” in UG331  for more information).\n2. To ensure successful power-on, VCCINT , VCCO Bank 2, and VCCAUX  supplies must rise through their respective threshold-voltage ranges with \nno dips at any point.\nTable  8: Supply Voltage Ramp Rate\nSymbol Description Min Max Units\nVCCINTR Ramp rate from GND to valid VCCINT  supply level 0.2 100 ms\nVCCAUXR Ramp rate from GND to valid VCCAUX  supply level 0.2 100 ms\nVCCO2R Ramp rate from GND to valid VCCO Bank 2 supply level 0.2 100 ms\nNotes: \n1. When configuring from the In-System Flash, VCCAUX  must be in the recommended operating range; on power-up make sure VCCAUX  \nreaches at least 3.0V before INIT_B goes High to indicate the start of configuration. VCCINT , VCCAUX , and VCCO supplies to the FPGA can \nbe applied in any order if this requirement is met. However, an external configuration source might have specific requirements.  Check the \ndata sheet for the attached configuration source. Apply VCCINT  last for lowest overall power consumption (see the chapter called “Powering \nSpartan-3 Generat ion FPGAs” in UG331  for more information).\n2. To ensure successful power-on, VCCINT , VCCO Bank 2, and VCCAUX  supplies must rise through their respective threshold-voltage ranges with \nno dips at any point.\nTable  9: Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM Data\nSymbol Description Min Units\nVDRINT VCCINT  level required to retain CMOS Conf iguration Latch (CCL) and RAM data 1.0 V\nVDRAUX VCCAUX  level required to retain CMOS Configuration Latch (CCL) and RAM data 2.0 V\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 14General Recommended Op erating Conditions\nTable  10: General Recommended Operating Conditions\nSymbol Description Min Nominal Max Units\nTJ Junction temperature Commercial 0 –8 5 ° C\nIndustrial –40 –1 0 0 ° C\nVCCINT Internal supply voltage 1.14 1.20 1.26 V\nVCCO(1)Output driver supply voltage 1.10 –3 . 6 0 V\nVCCAUX Auxiliary supply voltage VCCAUX = 3.3V 3.00 3.30 3.60 V\nVIN(2) Input voltage PCI IOSTANDARD –0.5 –VCCO+0 . 5 V\nAll other \nIOSTANDARDsIP or IO_# –0.5 –4 . 1 0 V\nIO_Lxxy_#(3)–0.5 –4 . 1 0 V\nTIN Input signal transition time(4)– – 500 ns\nNotes: \n1. This VCCO range spans the lowest and highest operating voltages for all supported I/O standards. Table 13  lists the recommended VCCO \nrange specific to each of the single-ended I/O standards, and Table 15  lists that specific to the differential standards.\n2. See XAPP459 , Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3 Families .\n3. For single-ended signals that are placed on a differential-capable I/O, VIN of –0.2V to –0.5V is supported but can cause increased leakage \nbetween the two pins. See Parasitic Leakage  in UG331 , Spartan-3 Generation FPGA User Guide .\n4. Measured between 10% and 90% VCCO. Follow Signal Integrity  recommendations.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 15General DC Characteristics for I/O Pins\nTable  11: General DC Characteristics of User I/ O, Dual-Purpose, and Dedicated Pins\nSymbol Description Test Conditions Min Typ Max Units\nIL(2)Leakage current at User I/O, \nInput-only, Dual-Purpose, and \nDedicated pins, FPGA poweredDriver is in a high-impedance state, \nVIN=0 V  o r  VCCO max, sample-tested–10 – +10 µA\nIHS Leakage current on pins during \nhot socketing, FPGA unpowered All pins except INIT_B, PROG_B, DONE, and JTAG \npins when PUDC_B = 1.–10 – +10 µA\nINIT_B, PROG_B, DONE, and JTAG pins or other \npins when PUDC_B = 0.Add IHS + IRPU µA\nIRPU(3) Current through pull-up resistor \nat User I/O, Dual-Purpose, \nInput-only, and Dedicated pins. \nDedicated pins are powered by V\nCCAUX .(4) VIN = GND VCCO or VCCAUX  = \n3.0V to 3.6V–151 –315 –710 µA\nVCCO = 2.3V to 2.7V –82 –182 –437 µA\nVCCO = 1.7V to 1.9V –36 –88 –226 µA\nVCCO = 1.4V to 1.6V –22 –56 –148 µA\nVCCO = 1.14V to 1.26V –11 –31 –83 µA\nRPU(3) Equivalent pull-up resistor value \nat User I/O, Dual-Purpose, \nInput-only, and Dedicated pins \n(based on IRPU per Note 3)VIN = GND VCCO = 3.0V to 3.6V 5.1 11.4 23.9 k Ω\nVCCO = 2.3V to 2.7V 6.2 14.8 33.1 k Ω\nVCCO = 1.7V to 1.9V 8.4 21.6 52.6 k Ω\nVCCO = 1.4V to 1.6V 10.8 28.4 74.0 k Ω\nVCCO = 1.14V to 1.26V 15.3 41.1 119.4 k Ω\nIRPD(3)Current through pull-down \nresistor at User I/O, Dual-Purpose, Input-only, and \nDedicated pins V\nIN = VCCO VCCAUX  = 3.0V to 3.6V 167 346 659 µA\nRPD(3)Equivalent pull-down resistor \nvalue at User I/O, Dual-Purpose, \nInput-only, and Dedicated pins \n(based on IRPD per Note 3)VCCAUX  = 3.0V to 3.6V VIN = 3.0V to 3.6V 5.5 10.4 20.8 k Ω\nVIN = 2.3V to 2.7V 4.1 7.8 15.7 k Ω\nVIN = 1.7V to 1.9V 3.0 5.7 11.1 k Ω\nVIN = 1.4V to 1.6V 2.7 5.1 9.6 k Ω\nVIN = 1.14V to 1.26V 2.4 4.5 8.1 k Ω\nIREF VREF current per pin All VCCO levels –10 – +10 µA\nCIN Input capacitance – – –1 0 p F\nRDT Resistance of optional differential \ntermination circuit within a \ndifferential I/O pair. Not available on Input-only pairs.V\nCCO = 3.3V ± 10% LVDS_33, \nMINI_LVDS_33, \nRSDS_3390 100 115 Ω\nVCCO = 2.5V ± 10% LVDS_25, \nMINI_LVDS_25, \nRSDS_2590 110 – Ω\nNotes: \n1. The numbers in this table are based on the conditions set forth in Table 10 .\n2. For single-ended signals that are placed on a differential-capable I/O, VIN of –0.2V to –0.5V is supported but can cause increased leakage \nbetween the two pins. See Parasitic Leakage  in UG331 , Spartan-3 Generation FPGA User Guide .\n3. This parameter is based on characterization. The pull-up resistance RPU = VCCO / IRPU. The pull-down resistance RPD=VIN/IRPD.\n4. VCCAUX  must be 3.3V on Spartan-3AN FPGAs. VCCAUX  for Spartan-3A FPGAs can be either 3.3V or 2.5V.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 16Quiescent Current Requirements\nTable  12: Spartan-3AN FPGA Quiescent Supply Current Characteristics\nSymbol Description Device Typical(2) Commercial \nMaximum(2)Industrial \nMaximum(2) Units\nICCINTQ Quiescent VCCINT  supply current XC3S50AN 2 20 30 mA\nXC3S200AN 7 50 70 mA\nXC3S400AN 10 85 125 mAXC3S700AN 13 120 185 mAXC3S1400AN 24 220 310 mA\nI\nCCOQ Quiescent VCCO supply current XC3S50AN 0.2 2 3 mA\nXC3S200AN 0.2 2 3 mAXC3S400AN 0.3 3 4 mA\nXC3S700AN 0.3 3 4 mA\nXC3S1400AN 0.3 3 4 mA\nI\nCCAUXQ Quiescent VCCAUX  supply current XC3S50AN 3.1 8.1 10.1 mA\nXC3S200AN 5.1 12.1 15.1 mA\nXC3S400AN 5.1 18.1 24.1 mAXC3S700AN 6.1 28.1 34.1 mA\nXC3S1400AN 10.1 50.1 58.1 mA\nNotes: \n1. The numbers in this table are based on the conditions set forth in Table 10 . \n2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads \ndisabled. The internal SPI Flash is deselected (CSB = High); the internal SPI Flash current is consumed on the VCCAUX  supply rail. Typical \nvalues are characterized using typical devices at room temperature (TJ of 25°C at VCCINT  = 1.2V, VCCO = 3.3V, and VCCAUX  = 3.3V). The \nmaximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limit s with \nVCCINT  = 1.26V, VCCO = 3.6V, and VCCAUX  = 3.6V. The FPGA is programmed with a “blank” configuration data file (that is, a design with no \nfunctional elements instantiated). For conditions other than those described above (for example, a design including functional elements), \nmeasured quiescent current levels will be different than the values in the table. \n3. There are two recommended ways to estimate the total power c onsumption (quiescent plus dynamic) for a specific design: \n\x81 The Spartan-3AN FPGA Xilinx Power Estimator  provides quick, approximate, typical estimates, and does not require a netlist of the design. \n\x81 Xilinx Power Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates. For mor e \ninformation on power for the In-System Flash memory, see the Power Management chapter of UG333 .\n4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on suc cessfully.\n5. For information on the power-saving Suspend mode, see XAPP480 : Using Suspend Mode in S partan-3 Generation FPGAs . Suspend mode \ntypically saves 40% total power consumption compared to quiescent current.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 17Single-Ended I/O Standards\nTable  13: Recommended Operating Conditions for User  I/Os Using Single-Ended Standards\nIOSTANDARD \nAttributeVCCO for Drivers(2) VREF VIL VIH(3)\nMin (V) Nom (V) Max (V) Min (V) Nom (V) Max (V) Max (V) Min (V)\nLVTTL 3.0 3.3 3.6\nVREF is not used for\nthese I/O standards0.8 2.0\nLVCMOS33(4) 3.0 3.3 3.6 0.8 2.0\nLVCMOS25(4)(5) 2.3 2.5 2.7 0.7 1.7\nLVCMOS18 1.65 1.8 1.95 0.4 0.8\nLVCMOS15 1.4 1.5 1.6 0.4 0.8LVCMOS12 1.1 1.2 1.3 0.4 0.7\nPCI33_3\n(6)3.0 3.3 3.6 0.3 • VCCO 0.5• VCCO\nPCI66_3(6) 3.0 3.3 3.6 0.3 • VCCO 0.5• VCCO\nHSTL_I 1.4 1.5 1.6 0.68 0.75 0.9 VREF – 0.1 VREF + 0.1\nHSTL_III 1.4 1.5 1.6 – 0.9 – VREF – 0.1 VREF + 0.1\nHSTL_I_18 1.7 1.8 1.9 0.8 0.9 1.1 VREF – 0.1 VREF + 0.1\nHSTL_II_18 1.7 1.8 1.9 – 0.9 – VREF – 0.1 VREF + 0.1\nHSTL_III_18 1.7 1.8 1.9 – 1.1 – VREF – 0.1 VREF + 0.1\nSSTL18_I 1.7 1.8 1.9 0.833 0.900 0.969 VREF – 0.125 VREF + 0.125\nSSTL18_II 1.7 1.8 1.9 0.833 0.900 0.969 VREF – 0.125 VREF + 0.125\nSSTL2_I 2.3 2.5 2.7 1.13 1.25 1.38 VREF – 0.150 VREF + 0.150\nSSTL2_II 2.3 2.5 2.7 1.13 1.25 1.38 VREF – 0.150 VREF + 0.150\nSSTL3_I 3.0 3.3 3.6 1.3 1.5 1.7 VREF – 0.2 VREF + 0.2\nSSTL3_II 3.0 3.3 3.6 1.3 1.5 1.7 VREF – 0.2 VREF + 0.2\nNotes: \n1. Descriptions of the symbols used in this table are as follows:\nVCCO – the supply voltage for output drivers\nVREF – the reference voltage for setting the input switching threshold\nVIL – the input voltage that indicates a Low logic level \nVIH – the input voltage that indicates a High logic level \n2. In general, the VCCO rails supply only output drivers, not input circuits. The exceptions are for LVCMOS25 inputs and for PCI™ I/O standards.\n3. For device operation, the maximum signal voltage (VIH max) can be as high as VIN max. See Table 6 .\n4. There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.\n5. All Dedicated pins (PROG_B, DONE, SUSPEND, TC K, TDI, TDO, and TMS) draw power from the VCCAUX  rail and use the LVCMOS33 \nstandard. The Dual-Purpose configuration pins  use the LVCMOS standard before the User m ode. When using these pins as part of a \nstandard 2.5V configuration interface, apply 2.5V to the VCCO lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.\n6. For information on PCI IP solutions, see www.xilinx.com/pci . The PCI IOSTANDARD is not sup ported on input-only pins. The PCIX \nIOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 18Table  14: DC Characteristics of  User I/Os Using \nSingle-Ended Standards\nIOSTANDARD \nAttributeTest \nConditionsLogic Level \nCharacteristics\nIOL\n(mA)IOH\n(mA)VOL\nMax (V)VOH\nMin (V)\nLVTTL(3)22 – 2 0 . 4 2 . 444 – 466 – 688 – 8\n12 12 –12\n16 16 –1624 24 –24\nLVCMOS33\n(3)22 – 2 0 . 4 VCCO – 0.4\n44 – 466 – 6\n88 – 8\n12 12 –1216 16 –16\n24\n(5) 24 –24\nLVCMOS25(3) 22 – 2 0 . 4 VCCO – 0.4\n44 – 4\n66 – 6\n88 – 8\n12 12 –12\n16(5) 16 –16\n24(5) 24 –24\nLVCMOS18(3) 22 – 2 0 . 4 VCCO – 0.4\n44 – 4\n66 – 688 – 8\n12\n(5) 12 –12\n16(5)16 –16\nLVCMOS15(3) 22 – 2 0 . 4 VCCO – 0.4\n44 – 4\n66 – 6\n8(5) 8– 8\n12(5) 12 –12\nLVCMOS12(3)22 – 2 0 . 4 VCCO – 0.4\n4(5)4– 4\n6(5)6– 6\nPCI33_3(4)1.5 –0.5 10% VCCO 90% VCCO\nPCI66_3(4)1.5 –0.5 10% VCCO 90% VCCOHSTL_I(5) 8– 8 0 . 4 VCCO - 0.4\nHSTL_III(5) 24 –8 0.4 VCCO - 0.4\nHSTL_I_18 8 –8 0.4 VCCO - 0.4\nHSTL_II_18(5)16 –16 0.4 VCCO - 0.4\nHSTL_III_18 24 –8 0.4 VCCO - 0.4\nSSTL18_I 6.7 –6.7 VTT – 0.475 VTT + 0.475\nSSTL18_II(5)13.4 –13.4 VTT – 0.603 VTT + 0.603\nSSTL2_I 8.1 –8.1 VTT – 0.61 VTT + 0.61\nSSTL2_II(5) 16.2 –16.2 VTT – 0.81 VTT + 0.81\nSSTL3_I 8 –8 VTT – 0.6 VTT + 0.6\nSSTL3_II 16 –16 VTT – 0.8 VTT + 0.8\nNotes: \n1. The numbers in this table are based on the conditions set forth in \nTable 10  and Table 13 .\n2. Descriptions of the symbols used in this table are as follows:\nIOL – the output current condition under which VOL is tested\nIOH – the output current condition under which VOH is tested\nVOL – the output voltage that indicates a Low logic level \nVOH – the output voltage that indicates a High logic level \nVCCO – the supply voltage for output drivers\nVTT – the voltage applied to a resistor termination\n3. For the LVCMOS and LVTTL standards: the same VOL and VOH \nlimits apply for the Fast, Slow and QUIETIO slew attributes.\n4. Tested according to the relevant PCI specifications. For \ninformation on PCI IP solutions, see www.xilinx.com/products/\ndesign_resources/conn_central/protocols/pci_pcix.htm . The \nPCIX IOSTANDARD is available and has equivalent characteristics but no PCI-X IP is supported.\n5. These higher-drive output standards are supported only on \nFPGA banks 1 and 3. Inputs are unrestricted. See the chapter \n“Using I/O Resources” in UG331\n.Table  14: DC Characteristics of User I/Os Using \nSingle-Ended Standards (Cont’d)\nIOSTANDARD \nAttributeTest \nConditionsLogic Level \nCharacteristics\nIOL\n(mA)IOH\n(mA)VOL\nMax (V)VOH\nMin (V)\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 19Differential I/O Standards\nDifferential Input Pairs\nX-Ref Target - Figure 6\nFigure 6: Differential Input Voltages\nTable  15: Recommended Operating Conditions for User I/ Os Using Differential Signal Standards\nIOSTANDARD AttributeVCCO for Drivers(1) VID VICM(2)\nMin (V) Nom (V) Max (V) Min (mV) Nom (mV) Max (mV) Min (V) Nom (V) Max (V)\nLVDS_25(3)2.25 2.5 2.75 100 350 600 0.3 1.25 2.35\nLVDS_33(3) 3.0 3.3 3.6 100 350 600 0.3 1.25 2.35\nBLVDS_25(4) 2.25 2.5 2.75 100 300 –0 . 3 1 . 3 2 . 3 5\nMINI_LVDS_25(3)2.25 2.5 2.75 200 – 600 0.3 1.2 1.95\nMINI_LVDS_33(3) 3.0 3.3 3.6 200 – 600 0.3 1.2 1.95\nLVPECL_25(5) Inputs Only 100 800 1000 0.3 1.2 1.95\nLVPECL_33(5)Inputs Only 100 800 1000 0.3 1.2 2.8(6)\nRSDS_25(3) 2.25 2.5 2.75 100 200 – 0.3 1.2 1.5\nRSDS_33(3) 3.0 3.3 3.6 100 200 – 0.3 1.2 1.5\nTMDS_33(3), (4) , (7)3.14 3.3 3.47 150 – 1200 2.7 –3 . 2 3\nPPDS_25(3) 2.25 2.5 2.75 100 – 400 0.2 –2 . 3\nPPDS_33(3) 3.0 3.3 3.6 100 – 400 0.2 –2 . 3\nDIFF_HSTL_I_18(8) 1.7 1.8 1.9 100 – –0 . 8 –1 . 1\nDIFF_HSTL_II_18(8)(9) 1.7 1.8 1.9 100 – –0 . 8 –1 . 1\nDIFF_HSTL_III_18(8)1.7 1.8 1.9 100 – –0 . 8 –1 . 1\nDIFF_HSTL_I(8) 1.4 1.5 1.6 100 – –0 . 6 8 0.9\nDIFF_HSTL_III(8) 1.4 1.5 1.6 100 – – –0 . 9 –\nDIFF_SSTL18_I(8)1.7 1.8 1.9 100 – –0 . 7 –1 . 1\nDIFF_SSTL18_II(8)(9) 1.7 1.8 1.9 100 – –0 . 7 –1 . 1\nDIFF_SSTL2_I(8) 2.3 2.5 2.7 100 – –1 . 0 –1 . 5\nDIFF_SSTL2_II(8)(9) 2.3 2.5 2.7 100 – –1 . 0 –1 . 5\nDIFF_SSTL3_I(8)3.0 3.3 3.6 100 – –1 . 1 –1 . 9DS529- 3_10_012907VINN\nVINP\nGND level50%\nVICM\nVICM= Input common mode voltage =VIDVINP\nInternal\nLogicDifferential\nI/O Pair Pins\nVINNNP\n2VINP+VINN\nVID= Differential input voltage = VINP-VINN\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 20Differential Output PairsDIFF_SSTL3_II(8) 3.0 3.3 3.6 100 – –1 . 1 –1 . 9\nNotes: \n1. The VCCO rails supply only differential output drivers, not input circuits.\n2. VICM must be less than VCCAUX .\n3. These true differential output standards are supported only on FP GA banks 0 and 2. Inputs are unrestricted. See the “Using I/ O Resources” \nchapter in UG331 .\n4. See External Termination Requirements for Differential I/O, page 22 .\n5. LVPECL is supported on inputs  only, not outputs. Requires VCCAUX = 3.3V ± 10%.\n6. LVPECL_33 maximum VICM=VCCAUX –( VID / 2)\n7. Requires VCCAUX = 3.3V ± 10% for inputs. (VCCAUX  – 300 mV) ≤VICM ≤(VCCAUX  – 37 mV)\n8. VREF inputs are used for the DIFF_SSTL and DIFF_HSTL standards. The VREF settings are the same as for the single-ended versions in \nTable 13 . Other differential standards do not use VREF.\n9. These higher-drive output standards are supported only on FPGA bank s 1 and 3. Inputs are unrestricted. See the “Using I/O Res ources” \nchapter in UG331 .\nX-Ref Target - Figure 7\nFigure 7: Differential Output VoltagesTable  15: Recommended Operating Conditions for User I/ Os Using Differential Signal Standards (Cont’d)\nIOSTANDARD AttributeVCCO for Drivers(1)VID VICM(2)\nMin (V) Nom (V) Max (V) Min (mV) Nom (mV) Max (mV) Min (V) Nom (V) Max (V)\nVOUTN\nVOUTP\nGND level50%\nVOCM\nVOCMVOD\nVOLVOHVOUTP\nInternal\nLogicVOUTNNP\n= Output common mode voltage =\n2VOUTP+VOUTN\nVOD= Output differential voltage =\nVOH= Output voltage indicating a High logic level\nVOL= Output voltage indicating a Low logic levelVOUTP-VOUTNDifferential\nI/O Pair Pins\nDS529- 3_11_0 82810\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 21Table  16: DC Characteristics of User I/Os Using Differential Signal Standards\nIOSTANDARD AttributeVOD VOCM VOH VOL\nMin (mV) Typ (mV) Max (mV) Min (V) T yp (V) Max (V) Min (V) Max (V)\nLVDS_25 247 350 454 1.125 –1 . 3 7 5 – –\nLVDS_33 247 350 454 1.125 –1 . 3 7 5 – –\nBLVDS_25 240 350 460 –1 . 3 0 – – –\nMINI_LVDS_25 300 –6 0 0 1 . 0 –1 . 4 – –\nMINI_LVDS_33 300 –6 0 0 1 . 0 –1 . 4 – –\nRSDS_25 100 –4 0 0 1 . 0 –1 . 4 – –\nRSDS_33 100 –4 0 0 1 . 0 –1 . 4 – –\nTMDS_33 400 –8 0 0 VCCO – 0.405 –VCCO – 0.190 – –\nPPDS_25 100 – 400 0.5 0.8 1.4 – –\nPPDS_33 100 – 400 0.5 0.8 1.4 – –\nDIFF_HSTL_I_18 – – – – – –VCCO – 0.4 0.4\nDIFF_HSTL_II_18 – – – – – –VCCO – 0.4 0.4\nDIFF_HSTL_III_18 – – – – – –VCCO – 0.4 0.4\nDIFF_HSTL_I – – – – – –VCCO – 0.4 0.4\nDIFF_HSTL_III – – – – – –VCCO – 0.4 0.4\nDIFF_SSTL18_I – – – – – –VTT + 0.475 VTT – 0.475\nDIFF_SSTL18_II – – – – – –VTT + 0.475 VTT – 0.475\nDIFF_SSTL2_I – – – – – –VTT + 0.61 VTT – 0.61\nDIFF_SSTL2_II – – – – – –VTT + 0.81 VTT – 0.81\nDIFF_SSTL3_I – – – – – –VTT + 0.6 VTT – 0.6\nDIFF_SSTL3_II – – – – – –VTT + 0.8 VTT – 0.8\nNotes: \n1. The numbers in this table are based on the conditions set forth in Table 10  and Table 15 .\n2. See External Termination Requirements for Differential I/O, page 22 .\n3. Output voltage measurements for all differential standards are made with a termination resistor (RT) of 100 Ω across the N and P pins of the \ndifferential signal pair.\n4. At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS_25, R SDS_25, \nMINI_LVDS_25, PPDS_25 when VCCO=2.5V, or LVDS_33, RSDS_33, MINI_LVDS_33, TMDS_33, PPDS_33 when VCCO=3 . 3 V\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 22External Termination Requirements for Differential I/O\nLVDS, RSDS, MINI_LVDS, and PPDS I/O Standards\nBLVDS_25 I/O Standard\nTMDS_33 I/O StandardX-Ref Target - Figure 8\nFigure 8: External Input Termination for LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards\nX-Ref Target - Figure 9\nFigure 9: External Output and Input Termination Resistors for BLVDS_25 I/O Standard100Ω\nDS529-3_09_080307a) Input-only Differential Pairs or Pairs not Using DIFF_TERM=Yes Constraint\nZ0 = 50Ω\nZ0 = 50ΩZ0 = 50ΩZ0 = 50Ω\nb) Differential Pairs Using DIFF_TERM=Yes ConstraintDIFF_TERM=No\nDIFF_TERM=YesLVDS_33, \nMINI_LVDS_33,RSDS_33, PPDS_33 LVDS_33, LVDS_25,\nMINI_LVDS_33,MINI_LVDS_25, \nRSDS_33, RSDS_25,PPDS_33, PPDS_25CAT16-PT4F4Part Number 1/4th of Bourns\nVCCO = 3.3V  \nLVDS_25, \nMINI_LVDS_25,RSDS_25, PPDS_25 VCCO = 2.5V  \nLVDS_33, \nMINI_LVDS_33,RSDS_33, PPDS_33 VCCO = 3.3V  \nLVDS_25, \nMINI_LVDS_25,RSDS_25, PPDS_25 VCCO = 2.5V  No V CCO Restrictions  \nRLVDS_33, \nMINI_LVDS_33,RSDS_33, PPDS_33 VCCO = 3.3V  \nLVDS_25, \nMINI_LVDS_25,RSDS_25, PPDS_25 VCCO = 2.5V  \nDTBank 0\nBank 2Bank 0\nBank 2Bank 3Bank 1Bank 0 and 2 Any Bank\n140Ω165Ω\n165Ω100ΩVCCO = 2.5V No V CCO Requirement\nDS529-3_07_080307BLVDS_25 BLVDS_25CAT16-LV4F12Part Number\nCAT16-PT4F4Part Number 1/4th of Bourns  1/4th of BournsBank 0\nBank 2Bank 3Bank 1Any Bank\nBank 0\nBank 2Bank 3Bank 1Any Bank\nZ0 = 50ΩZ0 = 50Ω\nX-Ref Target - Figure 10\nFigure 10: External Input Resistors Required for TMDS_33 I/O Standard50Ω\nVCCO = 3.3V VCCAUX  = 3.3V\nDS529- 3_08_020107 DVI/HDMI c able50Ω3.3V\nTMD S_33 TMD S_33Bank 0\nBank 2Bank 0 and 2\nBank 0\nBank 2Bank 3Bank 1Any B ank\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 23Device DNA Read Endurance\nIn-System Flash Memory Data Retention, Program/Write EnduranceTable  17: Device DNA Identifier Memory Characteristics\nSymbol Descripti on Minimum Units\nDNA_CYCLESNumber of READ operations  or JTAG ISC_DNA read operations. Unaffected by \nHOLD or SHIFT operations30,000,000Read \ncycles\nTable  18: In-System Flash (ISF) Memory Characteristics\nSymbol Description Minimum(1)Units\nISF_RETENTION Data retention 20 Years\nISF_ACTIVETime that the ISF memory is selected and active. SPI_ACCESS design primitive \npins CSB = Low, CLK toggling2Y e a r s\nISF_PAGE_CYCLES Number of program/erase cycles, per ISF memory page 100,000 Cycles\nISF_PAGE_REWRITENumber of cumulative random (non-s equential) page erase/program operations \nwithin a sector before pages must be rewritten10,000 Cycles\nISF_SPR_CYCLES Number of program/erase cycles for Sector Protection Register 10,000 Cycles\nISF_SEC_CYCLESNumber of program cycles for Sector  Lockdown Register per sector, \nuser-programmable field in Security Register, and Power-of-2 Page Size 1C y c l e\nNotes: \n1. Minimum value at which functionality is still guaranteed. Do not exceed these values.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 24Switching Characteristics\nAll Spartan-3AN FPGAs ship in two speed grades: -4 and \nthe higher performance -5. Switching characteristics in this document are designated as Preview, Advance, Preliminary, or Production, as shown in Table 19 . Each \ncategory is defined as follows:\nPreview : These specifications are based on estimates only \nand should not be used for timing analysis.\nAdvance : These specifications are based on simulations \nonly and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under- reporting might still occur.\nPreliminary : These specifications are based on complete \nearly silicon characterization . Devices and speed grades \nwith this designation are intended to give a better indication of the expected performanc e of production silicon. The \nprobability of under-r eporting preliminary delays is greatly \nreduced compared to Advance data.\nProduction : These specifications are approved once \nenough production s ilicon of a particul ar device family \nmember has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.\nSoftware Version Requirements\nProduction-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION \nstatus. FPGA designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed \nfiles designated as Preview, Advance, or Preliminary should \nnot be used in a production-quality system.\nWhenever a speed file designation changes, as a device \nmatures toward Production stat us, rerun the la test Xilinx® \nISE® software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.\nIn some cases, a particular family member (and speed \ngrade) is released to Production at a different time than when the speed file is releas ed with the Production label. \nAny labeling discrepancies are corrected in subsequent speed file releases. See Table 19  for devices that can be \nconsidered to have the Production label.\nAll parameter limits are representative of worst-case supply \nvoltage and junction temperature conditions. Unless \notherwise noted, the published parameter values apply to all Spartan-3AN devices.  AC and DC characteristics \nare specified using the same numbers for both commercial and industrial grades.  Create a Xilinx user accoun t and sign up to receive \nautomatic e-mail notification whenever this data sheet or the associated user guides are updated.\n\x81 Sign Up for Alertshttps://secure.xilinx.com/webr eg/register.do ?group=myprofi\nle&languageID=1\nTiming parameters and their representative values are \nselected for inclusion either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3AN speed files (v1.41), part of the Xilinx De velopment Software, \nare the original source for many but not all of the values. The speed grade designations for these files are shown in Table 19 . For more complete, more precise, and worst-case \ndata, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilin x development software) and \nback-annotated to the simulation netlist.\nTable 20  provides the recent history of the Spartan-3AN \nspeed files.Table  19: Spartan-3AN Family v1.41 Speed Grade \nDesignations\nDevice Preview Advance Preliminary Production\nXC3S50AN -4, -5\nXC3S200AN -4, -5\nXC3S400AN -4, -5\nXC3S700AN -4, -5\nXC3S1400AN -4, -5\nTable  20: Spartan-3AN Speed File Version History\nVersionISE\nReleaseDescription\n1.41 ISE 10.1.03Updated for Spartan-3A family. No \nchange to data for Spartan-3AN family.\n1.40 ISE 10.1.02Updated for Spartan-3A family. No \nchange to data for Spartan-3AN family.\n1.39 ISE 10.1Updated for Spartan-3A family. No \nchange to data for Spartan-3AN family.\n1.38 ISE 9.2.03iUpdated to Production. No change to \ndata.\n1.37 ISE 9.2.01iUpdated pin-to-pin setup and hold \ntimes, TMDS output adjustment, \nmultiplier setup/hold times, and block \nRAM clock width.\n1.36 ISE 9.2iAdded -5 speed grade, updated to \nAdvance.\n1.34 ISE 9.1.03i Updated pin-to-pin timing.\n1.32 ISE 9.1.01i Preview speed files for -4 speed grade.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 25I/O Timing\nPin-to-Pin Clock-to-Output Times\nTable  21: Pin-to-Pin Clock-to-Output Times for the IOB Output Path\nSymbol Description Conditions DeviceSpeed Grade\nUnits -5 -4\nMax Max\nClock-to-Output Times\nTICKOFDCM When reading from the Output \nFlip-Flop (OFF), the time from the active transition on the Global \nClock pin to data appearing at the \nOutput pin. The DCM is in use.LVCMOS25\n(2), 12 mA \noutput drive, Fast slew rate, with DCM\n(3)XC3S50AN 3.18 3.42 ns\nXC3S200AN 3.21 3.27 nsXC3S400AN 2.97 3.33 ns\nXC3S700AN 3.39 3.50 ns\nXC3S1400AN 3.51 3.99 ns\nT\nICKOF When reading from OFF, the time \nfrom the active transition on the \nGlobal Clock pin to data appearing at the Output pin.  The DCM is not \nin use.LVCMOS25\n(2), 12 mA \noutput drive, Fast slew \nrate, without DCMXC3S50AN 4.59 5.02 ns\nXC3S200AN 4.88 5.24 ns\nXC3S400AN 4.68 5.12 nsXC3S700AN 4.97 5.34 ns\nXC3S1400AN 5.06 5.69 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This clock-to-output time requires adjustment whenever a signal  standard other than LVCMOS25 is assigned to the Global Clock Input or a \nstandard other than LVCMOS25 with 12 mA dr ive and Fast slew rate is assigned to the data Output. If the former is true, add the appropriate \nInput adjustment from Table 26 . If the latter is true, add the appropriate Output adjustment from Table 29 .\n3. DCM output jitter is included in all measurements.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 26Pin-to-Pin Setup and Hold Times\nTable  22: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)\nSymbol Description Conditions DeviceSpeed Grade\nUnits -5 -4\nMin Min\nSetup Times\nTPSDCM When writing to the Input \nFlip-Flop (IFF), th e time from the \nsetup of data at the Input pin to the active transition at a Global \nClock pin. The DCM is in use. No \nInput Delay is programmed.LVCMOS25\n(2),\nIFD_DELAY_VALUE = 0, \nwith DCM(4)XC3S50AN 2.45 2.68 ns\nXC3S200AN 2.59 2.84 ns\nXC3S400AN 2.38 2.68 nsXC3S700AN 2.38 2.57 ns\nXC3S1400AN 1.91 2.17 ns\nT\nPSFD When writing to IFF, the time from \nthe setup of data at the Input pin \nto an active transition at the \nGlobal Clock pin. The DCM is not in use. The Input Delay is \nprogrammed.LVCMOS25\n(2), \nIFD_DELAY_VALUE = 5, \nwithout DCMXC3S50AN 2.55 2.76 ns\nXC3S200AN 2.32 2.76 ns\nXC3S400AN 2.21 2.60 ns\nXC3S700AN 2.28 2.63 nsXC3S1400AN 2.33 2.41 ns\nHold Times\nT\nPHDCM When writing to IFF, the time from \nthe active transiti on at the Global \nClock pin to the point when data \nmust be held at the Input pin. The \nDCM is in use. No Input Delay is programmed.LVCMOS25\n(3), \nIFD_DELAY_VALUE = 0, with DCM\n(4)XC3S50AN –0.36 –0.36 ns\nXC3S200AN –0.52 –0.52 nsXC3S400AN –0.33 –0.29 ns\nXC3S700AN –0.17 –0.12 ns\nXC3S1400AN –0.07 0.00 ns\nT\nPHFD When writing to IFF, the time from \nthe active transiti on at the Global \nClock pin to the point when data must be held at the Input pin. The \nDCM is not in use. The Input \nDelay is programmed.LVCMOS25\n(3), \nIFD_DELAY_VALUE = 5, \nwithout DCMXC3S50AN –0.63 –0.58 ns\nXC3S200AN –0.56 –0.56 ns\nXC3S400AN –0.42 –0.42 nsXC3S700AN –0.80 –0.75 ns\nXC3S1400AN –0.69 –0.69 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or t he data \nInput. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 26 . If this is true of the data Input, add the \nappropriate Input adjustment from the same table.\n3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or th e data \nInput. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 26 . If this is true of the data Input, subtract the \nappropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock’s active \nedge.\n4. DCM output jitter is included in all measurements.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 27Input Setup and Hold Times\nTable  23: Setup and Hold Times for the IOB Input Path\nSymbol Description ConditionsIFD_\nDELAY_\nVALUEDeviceSpeed Grade\nUnits -5 -4\nMin Min\nSetup Times\nTIOPICK Time from the setup of data at the \nInput pin to the active transition at the \nICLK input of the Input Flip-Flop (IFF). No Input Delay is programmed.LVCMOS25\n(2)0 XC3S50AN 1.56 1.58 ns\nXC3S200AN 1.71 1.81 ns\nXC3S400AN 1.30 1.51 ns\nXC3S700AN 1.34 1.51 ns\nXC3S1400AN 1.36 1.74 ns\nTIOPICKD Time from the setup of data at the \nInput pin to the active transition at the \nICLK input of the Input Flip-Flop (IFF). \nThe Input Delay is programmed.LVCMOS25(2) 1 XC3S50AN 2.16 2.18 ns\n23 . 1 0 3 . 1 2 ns\n33 . 5 1 3 . 7 6 ns\n44 . 0 4 4 . 3 2 ns\n53 . 8 8 4 . 2 4 ns\n64 . 7 2 5 . 0 9 ns\n75 . 4 7 5 . 9 4 ns\n85 . 9 7 6 . 5 2 ns\n1 XC3S200AN 2.05 2.20 ns\n22 . 7 2 2 . 9 3 ns\n33 . 3 8 3 . 7 8 ns\n43 . 8 8 4 . 3 7 ns\n53 . 6 9 4 . 2 0 ns\n64 . 5 6 5 . 2 3 ns\n75 . 3 4 6 . 1 1 ns\n85 . 8 5 6 . 7 1 ns\n1 XC3S400AN 1.79 2.02 ns\n22 . 4 3 2 . 6 7 ns\n33 . 0 2 3 . 4 3 ns\n43 . 4 9 3 . 9 6 ns\n53 . 4 1 3 . 9 5 ns\n64 . 2 0 4 . 8 1 ns\n74 . 9 6 5 . 6 6 ns\n85 . 4 4 6 . 1 9 ns\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 28TIOPICKD Time from the setup of data at the \nInput pin to the active transition at the \nICLK input of the Input Flip-Flop (IFF). The Input Delay is programmed.LVCMOS25\n(2)1 XC3S700AN 1.82 1.95 ns\n22 . 6 2 2 . 8 3 ns\n33 . 3 2 3 . 7 2 ns\n43 . 8 3 4 . 3 1 ns\n53 . 6 9 4 . 1 4 ns\n64 . 6 0 5 . 1 9 ns\n75 . 3 9 6 . 1 0 ns\n85 . 9 2 6 . 7 3 ns\n1 XC3S1400AN 1.79 2.17 ns\n22 . 5 5 2 . 9 2 ns\n33 . 3 8 3 . 7 6 ns\n43 . 7 5 4 . 3 2 ns\n53 . 8 1 4 . 1 9 ns\n64 . 3 9 5 . 0 9 ns\n75 . 1 6 5 . 9 8 ns\n85 . 6 9 6 . 5 7 ns\nHold Times\nTIOICKP Time from the active transition at the \nICLK input of the In put Flip-Flop (IFF) \nto the point where data must be held at the Input pin. No Input Delay is \nprogrammed.LVCMOS25\n(3)\n0XC3S50AN –0.66 –0.64 ns\nXC3S200AN –0.85 –0.65 ns\nXC3S400AN –0.42 –0.42 ns\nXC3S700AN –0.81 –0.67 ns\nXC3S1400AN –0.71 –0.71 ns\nTIOICKPD Time from the active transition at the \nICLK input of the In put Flip-Flop (IFF) \nto the point where data must be held \nat the Input pin. The Input Delay is programmed.LVCMOS25\n(3) 1 XC3S50AN –0.88 –0.88 ns\n2 –1.33 –1.33 ns\n3 –2.05 –2.05 ns\n4 –2.43 –2.43 ns\n5 –2.34 –2.34 ns\n6 –2.81 –2.81 ns\n7 –3.03 –3.03 ns\n8 –3.83 –3.57 ns\n1 XC3S200AN –1.51 –1.51 ns\n2 –2.09 –2.09 ns\n3 –2.40 –2.40 ns\n4 –2.68 –2.68 ns\n5 –2.56 –2.56 ns\n6 –2.99 –2.99 ns\n7 –3.29 –3.29 ns\n8 –3.61 –3.61 nsTable  23: Setup and Hold Times for the IOB Input Path (Cont’d)\nSymbol Description ConditionsIFD_\nDELAY_\nVALUEDeviceSpeed Grade\nUnits -5 -4\nMin Min\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 29TIOICKPD Time from the active transition at the \nICLK input of the In put Flip-Flop (IFF) \nto the point where data must be held at the Input pin. The Input Delay is programmed.LVCMOS25\n(3)1 XC3S400AN –1.12 –1.12 ns\n2 –1.70 –1.70 ns\n3 –2.08 –2.08 ns\n4 –2.38 –2.38 ns\n5 –2.23 –2.23 ns\n6 –2.69 –2.69 ns\n7 –3.08 –3.08 ns\n8 –3.35 –3.35 ns\n1 XC3S700AN –1.67 –1.67 ns\n2 –2.27 –2.27 ns\n3 –2.59 –2.59 ns\n4 –2.92 –2.92 ns\n5 –2.89 –2.89 ns\n6 –3.22 –3.22 ns\n7 –3.52 –3.52 ns\n8 –3.81 –3.81 ns\n1 XC3S1400AN –1.60 –1.60 ns\n2 –2.06 –2.06 ns\n3 –2.46 –2.46 ns\n4 –2.86 –2.86 ns\n5 –2.88 –2.88 ns\n6 –3.24 –3.24 ns\n7 –3.55 –3.55 ns\n8 –3.89 –3.89 ns\nSet/Reset Pulse Width\nTRPW_IOB Minimum pulse width to SR control \ninput on IOB–– A l l 1 . 3 3 1 . 6 1 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This setup time requires adjustment whenever a signal standard  other than LVCMOS25 is assigned to the data Input. If this is true, add the \nappropriate Input adjustment from Table 26 . \n3. These hold times require adjustment whenever a signal standar d other than LVCMOS25 is assigned to the data Input. If this is true, subtract \nthe appropriate Input adjustment from Table 26 . When the hold time is negative, it is possible to change the data before the clock’s active \nedge.\nTable  24: Sample Window (Source Synchronous)\nSymbol Description Maximum Units\nTSAMP Setup and hold capture \nwindow of an IOB flip-flop.The input capture sample window value is highly sp ecific to a particular application, device, \npackage, I/O standard, I/O placement, DCM usage, and clock buffer.psTable  23: Setup and Hold Times for the IOB Input Path (Cont’d)\nSymbol Description ConditionsIFD_\nDELAY_\nVALUEDeviceSpeed Grade\nUnits -5 -4\nMin Min\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 30Input Propagation Times\n Table  25: Propagation Times for the IOB Input Path\nSymbol Description Condit ions DELAY_VALUE DeviceSpeed \nGrade\nUnits-5 -4\nMax Max\nPropagation Times\nTIOPI The time it takes for data to travel \nfrom the Input pin to the I output with no input delay programmed LVCMOS25\n(2) IBUF_DELAY_VALUE=0 XC3S50AN 1.04 1.12 ns\nXC3S200AN 0.87 0.87 nsXC3S400AN 0.65 0.72 ns\nXC3S700AN 0.92 0.92 ns\nXC3S1400AN 0.96 1.21 ns\nT\nIOPID The time it takes for data to travel \nfrom the Input pin to the I output \nwith the input delay programmedLVCMOS25(2)1 XC3S50AN 1.79 2.07 ns\n2 2.13 2.46 ns\n3 2.36 2.71 ns4 2.88 3.21 ns\n5 3.11 3.46 ns\n6 3.45 3.84 ns7 3.75 4.19 ns\n8 4.00 4.47 ns\n9 3.61 4.11 ns\n10 3.95 4.50 ns\n11 4.18 4.67 ns\n12 4.75 5.20 ns13 4.98 5.44 ns\n14 5.31 5.95 ns\n15 5.62 6.28 ns16 5.86 6.57 ns\n1 XC3S200AN 1.57 1.65 ns\n2 1.87 1.97 ns3 2.16 2.33 ns\n4 2.68 2.96 ns\n5 2.87 3.19 ns6 3.20 3.60 ns\n7 3.57 4.02 ns\n8 3.79 4.26 ns9 3.42 3.86 ns\n10 3.79 4.25 ns\n11 4.02 4.55 ns\n12 4.62 5.24 ns13 4.86 5.53 ns\n14 5.18 5.94 ns\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 31TIOPID The time it takes for data to travel \nfrom the Input pin to the I output with the input delay programmedLVCMOS25\n(2)15 XC3S200AN 5.43 6.24 ns\n16 5.75 6.59 ns\n1 XC3S400AN 1.32 1.43 ns2 1.67 1.83 ns\n3 1.90 2.07 ns\n4 2.33 2.52 ns5 2.60 2.91 ns\n6 2.94 3.20 ns\n7 3.23 3.51 ns8 3.50 3.85 ns\n9 3.18 3.55 ns\n10 3.53 3.95 ns11 3.76 4.20 ns\n12 4.26 4.67 ns\n13 4.51 4.97 ns14 4.85 5.32 ns\n15 5.14 5.64 ns\n16 5.40 5.95 ns\n1 XC3S700AN 1.84 1.87 ns\n2 2.20 2.27 ns\n3 2.46 2.60 ns4 2.93 3.15 ns\n5 3.21 3.45 ns\n6 3.54 3.80 ns7 3.86 4.16 ns\n8 4.13 4.48 ns\n9 3.82 4.19 ns\n10 4.17 4.58 ns\n11 4.43 4.89 ns\n12 4.95 5.49 ns13 5.22 5.83 ns\n14 5.57 6.21 ns\n15 5.89 6.55 ns16 6.16 6.89 ns\n1 XC3S1400AN 1.95 2.18 ns\n2 2.29 2.59 ns\n3 2.54 2.84 ns4 2.96 3.30 nsTable  25: Propagation Times for the IOB Input Path (Cont’d)\nSymbol Description Condit ions DELAY_VALUE DeviceSpeed \nGrade\nUnits-5 -4\nMax Max\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 32TIOPID The time it takes for data to travel \nfrom the Input pin to the I output with the input delay programmedLVCMOS25\n(2)5 XC3S1400AN 3.17 3.52 ns\n6 3.52 3.92 ns7 3.82 4.18 ns8 4.10 4.57 ns\n9 3.84 4.31 ns\n10 4.20 4.79 ns11 4.46 5.06 ns\n12 4.87 5.51 ns\n13 5.07 5.73 ns14 5.43 6.08 ns\n15 5.73 6.33 ns\n16 6.01 6.77 ns\nTIOPLI The time it takes for data to travel \nfrom the Input pin through the IFF \nlatch to the I output with no input delay programmedLVCMOS25(2) IFD_DELAY_VALUE=0 XC3S50AN 1.70 1.81 ns\nXC3S200AN 1.85 2.04 ns\nXC3S400AN 1.44 1.74 ns\nXC3S700AN 1.48 1.74 ns\nXC3S1400AN 1.50 1.97 nsTable  25: Propagation Times for the IOB Input Path (Cont’d)\nSymbol Description Condit ions DELAY_VALUE DeviceSpeed \nGrade\nUnits-5 -4\nMax Max\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 33TIOPLID The time it takes for data to travel \nfrom the Input pin through the IFF latch to the I output with the input delay programmedLVCMOS25(2)1 XC3S50AN 2.30 2.41 ns\n2 3.24 3.35 ns\n3 3.65 3.98 ns\n4 4.18 4.55 ns\n5 4.02 4.47 ns\n6 4.86 5.32 ns\n7 5.61 6.17 ns\n8 6.11 6.75 ns\n1 XC3S200AN 2.19 2.43 ns\n2 2.86 3.16 ns\n3 3.52 4.01 ns\n4 4.02 4.60 ns\n5 3.83 4.43 ns\n6 4.70 5.46 ns\n7 5.48 6.33 ns\n8 5.99 6.94 ns\n1 XC3S400AN 1.93 2.25 ns\n2 2.57 2.90 ns\n3 3.16 3.66 ns\n4 3.63 4.19 ns\n5 3.55 4.18 ns\n6 4.34 5.03 ns\n7 5.09 5.88 ns\n8 5.58 6.42 ns\n1 XC3S700AN 1.96 2.18 ns\n2 2.76 3.06 ns\n3 3.45 3.95 ns\n4 3.97 4.54 ns\n5 3.83 4.37 ns\n6 4.74 5.42 ns\n7 5.53 6.33 ns\n8 6.06 6.96 nsTable  25: Propagation Times for the IOB Input Path (Cont’d)\nSymbol Description Condit ions DELAY_VALUE DeviceSpeed \nGrade\nUnits-5 -4\nMax Max\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 34TIOPLID The time it takes for data to travel \nfrom the Input pin through the IFF latch to the I output with the input delay programmedLVCMOS25\n(2)1 XC3S1400AN 1.93 2.40 ns\n2 2.69 3.15 ns\n3 3.52 3.99 ns\n4 3.89 4.55 ns\n5 3.95 4.42 ns\n6 4.53 5.32 ns\n7 5.30 6.21 ns\n8 5.83 6.80 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is \ntrue, add the appropriate Input adjustment from Table 26 .Table  25: Propagation Times for the IOB Input Path (Cont’d)\nSymbol Description Condit ions DELAY_VALUE DeviceSpeed \nGrade\nUnits-5 -4\nMax Max\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 35Input Timing Adjustments\n Table  26: Input Timing Adjust ments by IOSTANDARD\nConvert Input Time from \nLVCMOS25 to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSingle-Ended Standards\nLVTTL 0.62 0.62 ns\nLVCMOS33 0.54 0.54 nsLVCMOS25 0 0 ns\nLVCMOS18 0.83 0.83 ns\nLVCMOS15 0.60 0.60 nsLVCMOS12 0.31 0.31 ns\nPCI33_3 0.41 0.41 ns\nPCI66_3 0.41 0.41 nsHSTL_I 0.72 0.72 ns\nHSTL_III 0.77 0.77 ns\nHSTL_I_18 0.69 0.69 nsHSTL_II_18 0.69 0.69 ns\nHSTL_III_18 0.79 0.79 ns\nSSTL18_I 0.71 0.71 nsSSTL18_II 0.71 0.71 ns\nSSTL2_I 0.68 0.68 ns\nSSTL2_II 0.68 0.68 nsSSTL3_I 0.78 0.78 ns\nSSTL3_II 0.78 0.78 nsDifferential Standards\nLVDS_25 0.76 0.76 ns\nLVDS_33 0.79 0.79 ns\nBLVDS_25 0.79 0.79 ns\nMINI_LVDS_25 0.78 0.78 nsMINI_LVDS_33 0.79 0.79 ns\nLVPECL_25 0.78 0.78 ns\nLVPECL_33 0.79 0.79 nsRSDS_25 0.79 0.79 ns\nRSDS_33 0.77 0.77 ns\nTMDS_33 0.79 0.79 nsPPDS_25 0.79 0.79 ns\nPPDS_33 0.79 0.79 ns\nDIFF_HSTL_I_18 0.74 0.74 nsDIFF_HSTL_II_18 0.72 0.72 ns\nDIFF_HSTL_III_18 1.05 1.05 ns\nDIFF_HSTL_I 0.72 0.72 nsDIFF_HSTL_III 1.05 1.05 ns\nDIFF_SSTL18_I 0.71 0.71 ns\nDIFF_SSTL18_II 0.71 0.71 nsDIFF_SSTL2_I 0.74 0.74 ns\nDIFF_SSTL2_II 0.75 0.75 ns\nDIFF_SSTL3_I 1.06 1.06 nsDIFF_SSTL3_II 1.06 1.06 ns\nNotes: \n1. The numbers in this table are tested using the methodology \npresented in Table 30  and are based on the operating conditions \nset forth in Table 10 , Table 13 , and Table 15 .\n2. These adjustments are used to convert input path times originally \nspecified for the LVCMOS25 standard to times that correspond to other signal standards. Table  26: Input Timing Adjustments by IOSTANDARD \nConvert Input Time from \nLVCMOS25 to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 36Output Propagation Times\nTable  27: Timing for the IOB Output Path\nSymbol Description Conditions DeviceSpeed Grade\nUnits -5 -4\nMax Max\nClock-to-Output Times\nTIOCKP When reading from the Output \nFlip-Flop (OFF), the time from the \nactive transition at the OCLK input to data appearing at the Output pinLVCMOS25\n(2), 12 mA output \ndrive, Fast slew rateAll 2.87 3.13 ns\nPropagation Times\nTIOOP The time it takes for data to travel from \nthe IOB’s O input to the Output pinLVCMOS25(2), 12 mA output \ndrive, Fast slew rateAll 2.78 2.91 ns\nSet/Reset Times\nTIOSRP Time from asserting the OFF’s SR \ninput to setting/resetting data at the \nOutput pinLVCMOS25(2), 12 mA output \ndrive, Fast slew rateAll 3.63 3.89 ns\nTIOGSRQ Time from asserting the Global Set \nReset (GSR) input on the \nSTARTUP_SPARTAN3A primitive to setting/resetting data at the Output pin8.62 9.65 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data \nOutput. When this is true, add the appropriate Output adjustment from Table 29 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 37Three-State Output Propagation Times\nTable  28: Timing for the IOB Three-State Path\nSymbol Description Conditions DeviceSpeed Grade\nUnits -5 -4\nMax Max\nSynchronous Output Enable/Disable Times\nTIOCKHZ Time from the active transition at the OTCLK \ninput of the Three-state Flip-Flop (TFF) to when \nthe Output pin enters the high-impedance stateLVCMOS25, 12 mA \noutput drive, Fast slew \nrateAll 0.63 0.76 ns\nTIOCKON(2) Time from the active transition at TFF’s OTCLK \ninput to when the Output pin drives valid dataAll 2.80 3.06 ns\nAsynchronous Output Enable/Disable Times\nTGTS Time from asserting the Global Three State \n(GTS) input on the STARTUP_SPARTAN3A \nprimitive to when the Output pin enters the \nhigh-impedance stateLVCMOS25, 12 mA \noutput drive, Fast slew \nrateAll 9.47 10.36 ns\nSet/Reset Times\nTIOSRHZ Time from asserting TFF’s SR input to when the \nOutput pin enters a high-impedance stateLVCMOS25, 12 mA \noutput drive, Fast slew \nrateAll 1.61 1.86 ns\nTIOSRON(2) Time from asserting TFF’s SR input at TFF to \nwhen the Output pin drives valid dataAll 3.57 3.82 ns\nNotes: \n1. The numbers in this table are tested using the methodology presented in Table 30  and are based on the operating conditions set forth in \nTable 10  and Table 13 .\n2. This time requires adjustment whenever a signal standard othe r than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the \ndata Output. When this is true, add the appropriate Output adjustment from Table 29 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 38Output Timing Adjustments\nTable  29: Output Timing Adjustments for IOB\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSingle-Ended Standards\nLVTTL Slow 2 mA 5.58 5.58 ns\n4 mA 3.16 3.16 ns6 mA 3.17 3.17 ns\n8 mA 2.09 2.09 ns\n12 mA 1.62 1.62 ns16 mA 1.24 1.24 ns\n24 mA 2.74\n(3) 2.74(3) ns\nFast 2 mA 3.03 3.03 ns\n4 mA 1.71 1.71 ns\n6 mA 1.71 1.71 ns\n8 mA 0.53 0.53 ns\n12 mA 0.53 0.53 ns\n16 mA 0.59 0.59 ns\n24 mA 0.60 0.60 ns\nQuietIO 2 mA 27.67 27.67 ns\n4 mA 27.67 27.67 ns\n6 mA 27.67 27.67 ns8 mA 16.71 16.71 ns\n12 mA 16.67 16.67 ns\n16 mA 16.22 16.22 ns24 mA 12.11 12.11 nsLVCMOS33 Slow 2 mA 5.58 5.58 ns\n4 mA 3.17 3.17 ns\n6 mA 3.17 3.17 ns\n8 mA 2.09 2.09 ns\n12 mA 1.24 1.24 ns\n16 mA 1.15 1.15 ns\n24 mA 2.55(3)2.55(3)ns\nFast 2 mA 3.02 3.02 ns\n4 mA 1.71 1.71 ns\n6 mA 1.72 1.72 ns8 mA 0.53 0.53 ns\n12 mA 0.59 0.59 ns\n16 mA 0.59 0.59 ns24 mA 0.51 0.51 ns\nQuietIO 2 mA 27.67 27.67 ns\n4 mA 27.67 27.67 ns6 mA 27.67 27.67 ns\n8 mA 16.71 16.71 ns\n12 mA 16.29 16.29 ns16 mA 16.18 16.18 ns\n24 mA 12.11 12.11 nsTable  29: Output Timing Adjustments for IOB  (Cont’d)\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 39LVCMOS25 Slow 2 mA 5.33 5.33 ns\n4 mA 2.81 2.81 ns6 mA 2.82 2.82 ns8 mA 1.14 1.14 ns\n12 mA 1.10 1.10 ns\n16 mA 0.83 0.83 ns24 mA 2.26\n(3)2.26(3)ns\nFast 2 mA 4.36 4.36 ns\n4 mA 1.76 1.76 ns6 mA 1.25 1.25 ns\n8 mA 0.38 0.38 ns\n12 mA 0 0 ns16 mA 0.01 0.01 ns\n24 mA 0.01 0.01 ns\nQuietIO 2 mA 25.92 25.92 ns\n4 mA 25.92 25.92 ns\n6 mA 25.92 25.92 ns\n8 mA 15.57 15.57 ns\n12 mA 15.59 15.59 ns\n16 mA 14.27 14.27 ns\n24 mA 11.37 11.37 nsTable  29: Output Timing Adjustments for IOB  (Cont’d)\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nLVCMOS18 Slow 2 mA 4.48 4.48 ns\n4 mA 3.69 3.69 ns6 mA 2.91 2.91 ns8 mA 1.99 1.99 ns\n12 mA 1.57 1.57 ns\n16 mA 1.19 1.19 ns\nFast 2 mA 3.96 3.96 ns\n4 mA 2.57 2.57 ns\n6 mA 1.90 1.90 ns8 mA 1.06 1.06 ns\n12 mA 0.83 0.83 ns\n16 mA 0.63 0.63 ns\nQuietIO 2 mA 24.97 24.97 ns\n4 mA 24.97 24.97 ns\n6 mA 24.08 24.08 ns8 mA 16.43 16.43 ns\n12 mA 14.52 14.52 ns\n16 mA 13.41 13.41 ns\nLVCMOS15 Slow 2 mA 5.82 5.82 ns\n4 mA 3.97 3.97 ns\n6 mA 3.21 3.21 ns8 mA 2.53 2.53 ns\n12 mA 2.06 2.06 ns\nFast 2 mA 5.23 5.23 ns\n4 mA 3.05 3.05 ns\n6 mA 1.95 1.95 ns\n8 mA 1.60 1.60 ns\n12 mA 1.30 1.30 ns\nQuietIO 2 mA 34.11 34.11 ns\n4 mA 25.66 25.66 ns6 mA 24.64 24.64 ns\n8 mA 22.06 22.06 ns\n12 mA 20.64 20.64 nsTable  29: Output Timing Adjustments for IOB  (Cont’d)\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 40LVCMOS12 Slow 2 mA 7.14 7.14 ns\n4 mA 4.87 4.87 ns6 mA 5.67 5.67 ns\nFast 2 mA 6.77 6.77 ns\n4 mA 5.02 5.02 ns\n6 mA 4.09 4.09 ns\nQuietIO 2 mA 50.76 50.76 ns\n4 mA 43.17 43.17 ns\n6 mA 37.31 37.31 ns\nPCI33_3 0.34 0.34 ns\nPCI66_3 0.34 0.34 ns\nHSTL_I 0.78 0.78 nsHSTL_III 1.16 1.16 ns\nHSTL_I_18 0.35 0.35 ns\nHSTL_II_18 0.30 0.30 nsHSTL_III_18 0.47 0.47 ns\nSSTL18_I 0.40 0.40 ns\nSSTL18_II 0.30 0.30 nsSSTL2_I 0 0 ns\nSSTL2_II\n–0.05 –0.05 ns\nSSTL3_I 0 0 nsSSTL3_II 0.17 0.17 nsTable  29: Output Timing Adjustments for IOB  (Cont’d)\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nDifferential Standards\nLVDS_25 1.16 1.16 ns\nLVDS_33 0.46 0.46 ns\nBLVDS_25 0.11 0.11 nsMINI_LVDS_25 0.75 0.75 ns\nMINI_LVDS_33 0.40 0.40 ns\nLVPECL_25\nInput Only\nLVPECL_33RSDS_25 1.42 1.42 ns\nRSDS_33 0.58 0.58 nsTMDS_33 0.46 0.46 ns\nPPDS_25 1.07 1.07 ns\nPPDS_33 0.63 0.63 nsDIFF_HSTL_I_18 0.43 0.43 ns\nDIFF_HSTL_II_18 0.41 0.41 ns\nDIFF_HSTL_III_18 0.36 0.36 nsDIFF_HSTL_I 1.01 1.01 ns\nDIFF_HSTL_III 0.54 0.54 ns\nDIFF_SSTL18_I 0.49 0.49 nsDIFF_SSTL18_II 0.41 0.41 ns\nDIFF_SSTL2_I 0.82 0.82 ns\nDIFF_SSTL2_II 0.09 0.09 nsDIFF_SSTL3_I 1.16 1.16 ns\nDIFF_SSTL3_II 0.28 0.28 ns\nNotes: \n1. The numbers in this table are tested using the methodology \npresented in Table 30  and are based on the operating conditions \nset forth in Table 10 , Table 13 , and Table 15 .\n2. These adjustments are used to convert output- and \nthree-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.\n3. Note that 16 mA drive is faster than 24 mA drive for the Slow slew \nrate.Table  29: Output Timing Adjustments for IOB  (Cont’d)\nConvert Output Time from \nLVCMOS25 with 12 mA Drive \nand Fast Slew Rate to the \nFollowing Signal Standard \n(IOSTANDARD)Add the \nAdjustment Below\nUnitsSpeed Grade\n-5 -4\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 41Timing Measurem ent Methodology\nWhen measuring timing parameters at the programmable \nI/Os, different signal standards call for different test conditions. Table 30  lists the conditions to use for each \nstandard. \nThe method for measuring Input timing is as follows: A \nsignal that swings between a Low logic level of V\nL and a \nHigh logic level of VH is applied to the Input under test. \nSome standards also require the application of a bias voltage to the V\nREF pins of a given bank to properly set the \ninput-switching threshold. The measurement point of the Input signal (V\nM) is commonly located halfway between VL \nand VH.\nThe Output test setup is shown in Figure 11 . A termination \nvoltage VT is applied to the termination resistor RT, the other \nend of which is connected to the Output. For each standard, R\nT and VT generally take on the standard values \nrecommended for minimizing signal reflections. If the standard does not ordinarily use terminations (for example, LVCMOS, LVTTL), then R\nT is set to 1M Ω to indicate an \nopen connection, and VT is set to zero. The same \nmeasurement point (VM) that was used at the Input is also \nused at the Output.\nX-Ref Target - Figure 11\nFigure 11: Output Test SetupFPGA OutputVT (VREF)\nRT (RREF)\nVM (VMEAS)\nCL (CREF)\nDS312-3_04_102406\nNotes: \n1. The names shown in parentheses are \nused in the IBIS file.\nTable  30: Test Methods for Timing Measurement at I/Os\nSignal Standard\n(IOSTANDARD)Inputs Outputs(2) Inputs and \nOutputs\nVREF (V) VL (V) VH (V) RT (Ω)VT (V) VM (V) \nSingle-Ended\nLVTTL – 0 3.3 1M 0 1.4\nLVCMOS33 – 0 3.3 1M 0 1.65\nLVCMOS25 – 0 2.5 1M 0 1.25\nLVCMOS18 – 0 1.8 1M 0 0.9\nLVCMOS15 – 0 1.5 1M 0 0.75\nLVCMOS12 – 0 1.2 1M 0 0.6\nPCI33_3 Rising\n–N o t e  3 Note 325 0 0.94\nFalling 25 3.3 2.03\nPCI66_3 Rising\n–N o t e  3 Note 325 0 0.94\nFalling 25 3.3 2.03\nHSTL_I 0.75 VREF – 0.5 VREF + 0.5 50 0.75 VREF\nHSTL_III 0.9 VREF – 0.5 VREF + 0.5 50 1.5 VREF\nHSTL_I_18 0.9 VREF – 0.5 VREF + 0.5 50 0.9 VREF\nHSTL_II_18 0.9 VREF – 0.5 VREF + 0.5 25 0.9 VREF\nHSTL_III_18 1.1 VREF – 0.5 VREF + 0.5 50 1.8 VREF\nSSTL18_I 0.9 VREF – 0.5 VREF + 0.5 50 0.9 VREF\nSSTL18_II 0.9 VREF – 0.5 VREF + 0.5 25 0.9 VREF\nSSTL2_I 1.25 VREF – 0.75 VREF + 0.75 50 1.25 VREF\nSSTL2_II 1.25 VREF – 0.75 VREF + 0.75 25 1.25 VREF\nSSTL3_I 1.5 VREF – 0.75 VREF + 0.75 50 1.5 VREF\nSSTL3_II 1.5 VREF – 0.75 VREF + 0.75 25 1.5 VREF\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 42The capacitive load (CL) is connected between the output \nand GND. The Output timing for all standards, as published \nin the speed files and the data sheet, is always based on a C\nL value of zero. High-impedance probes (less than 1 pF) \nare used for all measurements. Any delay that the test fixture might contribute to test measurements is subtracted from those measurements to produce the final timing numbers as published in the speed files and data sheet.Differential\nLVDS_25 –VICM – 0.125 VICM + 0.125 50 1.2 VICM\nLVDS_33 –VICM – 0.125 VICM + 0.125 50 1.2 VICM\nBLVDS_25 –VICM – 0.125 VICM + 0.125 1M 0 VICM\nMINI_LVDS_25 –VICM – 0.125 VICM + 0.125 50 1.2 VICM\nMINI_LVDS_33 –VICM – 0.125 VICM + 0.125 50 1.2 VICM\nLVPECL_25 –VICM – 0.3 VICM + 0.3 N/A N/A VICM\nLVPECL_33 –VICM – 0.3 VICM + 0.3 N/A N/A VICM\nRSDS_25 –VICM – 0.1 VICM + 0.1 50 1.2 VICM\nRSDS_33 –VICM – 0.1 VICM + 0.1 50 1.2 VICM\nTMDS_33 –VICM – 0.1 VICM + 0.1 50 3.3 VICM\nPPDS_25 –VICM – 0.1 VICM + 0.1 50 0.8 VICM\nPPDS_33 –VICM – 0.1 VICM + 0.1 50 0.8 VICM\nDIFF_HSTL_I –VICM – 0.5 VICM + 0.5 50 0.75 VICM\nDIFF_HSTL_III –VICM – 0.5 VICM + 0.5 50 1.5 VICM\nDIFF_HSTL_I_18 –VICM – 0.5 VICM + 0.5 50 0.9 VICM\nDIFF_HSTL_II_18 –VICM – 0.5 VICM + 0.5 50 0.9 VICM\nDIFF_HSTL_III_18 –VICM – 0.5 VICM + 0.5 50 1.8 VICM\nDIFF_SSTL18_I –VICM – 0.5 VICM + 0.5 50 0.9 VICM\nDIFF_SSTL18_II –VICM – 0.5 VICM + 0.5 50 0.9 VICM\nDIFF_SSTL2_I –VICM – 0.5 VICM + 0.5 50 1.25 VICM\nDIFF_SSTL2_II –VICM – 0.5 VICM + 0.5 50 1.25 VICM\nDIFF_SSTL3_I –VICM – 0.5 VICM + 0.5 50 1.5 VICM\nDIFF_SSTL3_II –VICM – 0.5 VICM + 0.5 50 1.5 VICM\nNotes: \n1. Descriptions of the relevant symbols are as follows:\nVREF – The reference voltage for setting the input switching threshold\nVICM – The common mode input voltage\nVM – Voltage of measurement point on signal transition\nVL – Low-level test voltage at Input pin\nVH – High-level test voltage at Input pin\nRT – Effective termination resistance, which takes on a value of 1 M Ω when no parallel termination is required\nVT – Termination voltage\n2. The load capacitance (CL) at the Output pin is 0 pF for all signal standards.\n3. According to the PCI specification. For information on PCI IP solutions, see \nwww.xilinx.com/products/design_resources/conn_central/protocols/pci_pcix.htm . The PCIX IOSTANDARD is available and has equivalent \ncharacteristics but no PCI-X IP is supported. Table  30: Test Methods for Timing Measurement at I/Os (Cont’d)\nSignal Standard\n(IOSTANDARD)Inputs Outputs(2) Inputs and \nOutputs\nVREF (V) VL (V) VH (V) RT (Ω)VT (V) VM (V) \nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 43Using IBIS Models to Simulate Load \nConditions in Application\nIBIS models permit the most accurate prediction of timing \ndelays for a given application. The parameters found in the IBIS model (V\nREF, RREF, and VMEAS ) correspond directly \nwith the parameters used in Table 30  (VT, RT, and VM). Do \nnot confuse VREF (the termination voltage) from the IBIS \nmodel with VREF (the input-switching threshold) from the \ntable. A fourth parameter, CREF, is always zero. The four \nparameters describe all relevant output test conditions. IBIS models are found in the Xilinx development software as well \nas at the following link:\nwww.xilinx.com/support/download/index.htm\nDelays for a given application are simulated according to its \nspecific load cond itions as follows:\n1. Simulate the desired signal standard with the output \ndriver connected to the test setup shown in Figure 11 . \nUse parameter values VT, RT, and VM from Table 30 . \nCREF is zero. \n2. Record the time to VM.\n3. Simulate the same signal standard with the output \ndriver connected to the PCB trace with load. Use the appropriate IBIS model (including V\nREF, RREF, CREF, \nand VMEAS values) or capacitive value to represent the \nload.\n4. Record the time to VMEAS .\n5. Compare the results of steps 2 and 4. Add (or subtract) \nthe increase (or decrease) in delay to (or from) the appropriate Output standard adjustment ( Table 29 ) to \nyield the worst-case delay of the PCB trace.\nSimultaneously Switching Output \nGuidelines\nThis section provides guidelines for the recommended \nmaximum allowable number of Simultaneous Switching Outputs (SSOs). These guidelines describe the maximum number of user I/O pins of a given output signal standard that should simultaneously s witch in the sa me direction, \nwhile maintaining a safe level of switching noise. Meeting \nthese guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of ground and power bounce.\nGround or power bounce occurs when a large number of \noutputs simultaneously switch in the same direction. The output drive transistors all conduct current to a common voltage rail. Low-to-High transitions conduct to the V\nCCO \nrail; High-to-Low tr ansitions conduct to the GND rail. The \nresulting cumulative current transient induces a voltage difference across the inductance that exists between the die pad and the power supply or ground return. The inductance is associated with bonding wires, the package lead frame, and any other signal routing inside the package. Other \nvariables contribute to SSO noise levels, including stray inductance on the PCB as well as capacitive loading at receivers. Any SSO-induced voltage consequently affects internal switching noise marg ins and ultimately signal \nquality.\nTable 31 and Table 32  provide the essential SSO guidelines. \nFor each device/package combination, Table 31 provides \nthe number of equivalent V\nCCO/GND pairs. The equivalent \nnumber of pairs is based on characterization and may not match the physical number of pairs. For each output signal standard and drive strength, Table 32  recommends the \nmaximum number of SSOs, switch ing in the same direction, \nallowed per V\nCCO/GND pair within an I/O bank. The \nguidelines in Table 32  are categorized by package style, \nslew rate, and output drive current. Furthermore, the number of SSOs is specified by I/O bank. Generally, the left and right I/O banks (Banks 1 and 3) support higher output drive current.\nMultiply the appropriate numbers from Table 31 and \nTable 32  to calculate the maximum number of SSOs \nallowed within an I/O bank. Exceeding these SSO guidelines might result in increased power or ground bounce, degraded signal integrity, or increased system jitter.\nSSO\nMAX/IO Bank = Table 31  x Table 32\nThe recommended maximum SSO values assumes that the \nFPGA is soldered on the printed circuit board and that the board uses sound design practices. The SSO values do not apply for FPGAs mounted in sockets, due to the lead inductance introduced by the socket.\nThe number of SSOs allowed for quad-flat packages (TQ) is \nlower than for ball grid array packages (FG) due to the larger lead inductance of the quad-flat packages. Ball grid array packages are recommended for applications with a \nlarge number of simultaneously switching outputs.\n Table  31: Equivalent VCCO/GND Pairs per Bank\nDevicePackage Style\nTQG144 FTG256 FGG400 FGG484 FGG676\nXC3S50AN 2 3 – – –\nXC3S200AN –4 – – –\nXC3S400AN –45 – –\nXC3S700AN – – –5 –\nXC3S1400AN – – –69\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 44Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair \nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nSingle-Ended Standards\nLVTTL Slow 2 20 20 60 60\n41 0 1 0 4 1 4 1\n61 0 1 0 2 9 2 9\n86 6 2 2 2 2\n12 6 6 13 13\n16 5 5 11 11\n24 4 4 9 9\nFast 2 10 10 10 10\n46 6 6 6\n65 5 5 5\n83 3 3 3\n12 3 3 3 3\n16 3 3 3 3\n24 2 2 2 2\nQuietIO 2 40 40 80 80\n42 4 2 4 4 8 4 8\n62 0 2 0 3 6 3 681 6 1 6 2 7 2 7\n12 12 12 16 16\n16 9 9 13 1324 9 9 12 12LVCMOS33 Slow 2 24 24 76 76\n41 4 1 4 4 6 4 6\n61 1 1 1 2 7 2 781 0 1 0 2 0 2 0\n12 9 9 13 13\n16 8 8 10 1024\n–8 –9\nFast 2 10 10 10 10\n48 8 8 865 5 5 584 4 4 4\n12 4 4 4 4\n16 2 2 2 224\n–2 –2\nQuietIO 2 36 36 76 76\n43 2 3 2 4 6 4 662 4 2 4 3 2 3 2\n81 6 1 6 2 6 2 6\n12 16 16 18 1816 12 12 14 14\n24\n–1 0 –1 0Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair  (Cont’d)\nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 45LVCMOS25 Slow 2 16 16 76 76\n41 0 1 0 4 6 4 6\n68 8 3 3 3 387 7 2 4 2 4\n12 6 6 18 18\n16\n–6 –1 1\n24 –5 –7\nFast 2 12 12 18 18\n41 0 1 0 1 4 1 468 8 6 686 6 6 6\n12 3 3 3 3\n16\n–3 –3\n24 –2 –2\nQuietIO 2 36 36 76 76\n43 0 3 0 6 0 6 062 4 2 4 4 8 4 8\n82 0 2 0 3 6 3 6\n12 12 12 36 3616\n–1 2 –3 6\n24 –8 –8Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair  (Cont’d)\nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nLVCMOS18 Slow 2 13 13 64 64\n48 8 3 4 3 4\n68 8 2 2 2 287 7 1 8 1 8\n12\n–5 –1 3\n16 –5 –1 0\nFast 2 13 13 18 18\n48 8 9 9\n67 7 7 784 4 4 4\n12\n–4 –4\n16 –3 –3\nQuietIO 2 30 30 64 64\n42 4 2 4 6 4 6 4\n62 0 2 0 4 8 4 8\n81 6 1 6 3 6 3 6\n12 –1 2 –3 6\n16 –1 2 –2 4\nLVCMOS15 Slow 2 12 12 55 55\n47 7 3 1 3 1\n67 7 1 8 1 8\n8 –6 –1 5\n12 –5 –1 0\nFast 2 10 10 25 25\n47 7 1 0 1 066 6 6 6\n8\n–4 –4\n12 –3 –3\nQuietIO 2 30 30 70 70\n42 1 2 1 4 0 4 0\n61 8 1 8 3 1 3 18\n–1 2 –3 1\n12 –1 2 –2 0Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair  (Cont’d)\nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 46LVCMOS12 Slow 2 17 17 40 40\n4 –1 3 –2 5\n6 –1 0 –1 8\nFast 2 12 9 31 31\n4 –9 –1 3\n6 –9 –9\nQuietIO 2 36 36 55 55\n4 –3 3 –3 6\n6 –2 7 –3 6\nPCI33_3 9 9 16 16PCI66_3\n–9 –1 3\nHSTL_I –1 1 –2 0\nHSTL_III –7 –8\nHSTL_I_18 13 13 17 17\nHSTL_II_18 –5 –5\nHSTL_III_18 8 8 10 8SSTL18_I 7 13 7 15\nSSTL18_II\n–9 –9\nSSTL2_I 10 10 18 18SSTL2_II\n–6 –9\nSSTL3_I 7 8 8 10\nSSTL3_II 5 6 6 7\nDifferential Standards (Number of I/O Pairs  or Channels)\nLVDS_25 8 –2 2 –\nLVDS_33 8 –2 7 –\nBLVDS_25 1 1 4 4MINI_LVDS_25 8\n–2 2 –\nMINI_LVDS_33 8 –2 7 –\nLVPECL_25 Input Only\nLVPECL_33 Input Only\nRSDS_25 8 –2 2 –\nRSDS_33 8 –2 7 –\nTMDS_33 8 –2 7 –\nPPDS_25 8 –2 2 –Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair  (Cont’d)\nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nPPDS_33 8 –2 7 –\nDIFF_HSTL_I –5 –1 0\nDIFF_HSTL_III –3 –4\nDIFF_HSTL_I_18 6 6 8 8\nDIFF_HSTL_II_18 –2 –2\nDIFF_HSTL_III_18 4 4 5 4DIFF_SSTL18_I 3 6 3 7\nDIFF_SSTL18_II\n–4 –4\nDIFF_SSTL2_I 5 5 9 9DIFF_SSTL2_II\n–3 –4\nDIFF_SSTL3_I 3 4 4 5\nDIFF_SSTL3_II 2 3 3 3\nNotes: \n1. Not all I/O standards are supported on all I/O banks. The left and \nright banks (I/O banks 1 and 3) support higher output drive current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS, RSDS, PPDS, miniLVDS, and TMDS, are only supported in top or bottom banks (I/O banks 0 and 2). Refer to UG331\n: Spartan-3 \nGeneration FPGA User Guide  for additional information.\n2. The numbers in this table are recommendations that assume \nsound board lay out practice. Test limits are the VIL/VIH voltage \nlimits for the respective I/O standard.\n3. If more than one signal standard is assigned to the I/Os of a given \nbank, refer to XAPP689 : Managing Ground Bounce in Large \nFPGAs  for information on how to perform weighted average SSO \ncalculations.Table  32: Recommended Number of Simultaneously \nSwitching Outputs per VCCO-GND Pair  (Cont’d)\nSignal Standard\n(IOSTANDARD)Package Type\nTQG144FTG256, \nFGG400, \nFGG484, \nFGG676\nTop, \nBottom  \nBanks 0,2Left, \nRight \nBanks 1,3Top, \nBottom \nBanks 0,2Left, \nRight \nBanks 1,3\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 47Configurable Logic Block (CLB) Timing\nTable  33: CLB (SLICEM) Timing\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nClock-to-Output Times\nTCKO When reading from the FFX (FFY) Flip-Flop, the time \nfrom the active transition at the CLK input to data appearing at the XQ (YQ) output –0 . 6 0 –0 . 6 8 n s\nSetup Times\nTAS Time from the setup of data at the F or G input to the \nactive transition at t he CLK input of the CLB0.18 –0 . 3 6 –n s\nTDICK Time from the setup of data at the BX or BY input to \nthe active transition at the CLK input of the CLB 1.58 –1 . 8 8 –n s\nHold Times\nTAH Time from the active transition at the CLK input to the \npoint where data is last held at the F or G input0 –0 –n s\nTCKDI Time from the active transition at the CLK input to the \npoint where data is last held at the BX or BY input0 –0 –n s\nClock Timing\nTCH The High pulse width of the CLB’s CLK signal 0.63 –0 . 7 5 –n s\nTCL The Low pulse width of the CLK signal 0.63 –0 . 7 5 –n s\nFTOG Toggle frequency (for export control) 0 770 0 667 MHz\nPropagation Times\nTILO The time it takes for data to travel from the CLB’s F \n(G) input to the X (Y) output –0 . 6 2 –0 . 7 1 n s\nSet/Reset Pulse Width\nTRPW_CLB The minimum allowable pulse width, High or Low, to \nthe CLB’s SR input1.33 –1 . 6 1 –n s\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 48Table  34: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nClock-to-Output Times\nTSHCKO Time from the active edge at the CLK input to data appearing on \nthe distributed RAM output–1 . 6 9 –2 . 0 1 n s\nSetup Times\nTDS Setup time of data at the BX or BY input before the active \ntransition at the CLK input of the distributed RAM–0.07 – –0.02 –n s\nTAS Setup time of the F/G address inputs before the active transition \nat the CLK input of the distributed RAM0.18 –0 . 3 6 –n s\nTWS Setup time of the write enable inpu t before the active transition at \nthe CLK input of the distributed RAM0.30 –0 . 5 9 –n s\nHold Times\nTDH Hold time of the BX and BY data inputs after the active transition \nat the CLK input of the distributed RAM0.13 –0 . 1 3 –n s\nTAH, TWH Hold time of the F/G address inputs or the write enable input after \nthe active transition at the CLK input of the distributed RAM0.01 –0 . 0 1 –n s\nClock Pulse Width\nTWPH, TWPL Minimum High or Low pulse width at CLK input 0.88 –1 . 0 1 –n s\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\nTable  35: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nClock-to-Output Times\nTREG Time from the active edge at the CLK input to data appearing on \nthe shift register output–4 . 1 1 –4 . 8 2 n s\nSetup Times\nTSRLDS Setup time of data at the BX or BY input before the active \ntransition at the CLK input of the shift register 0.13 –0 . 1 8 –n s\nHold Times\nTSRLDH Hold time of the BX or BY data inpu t after the active transition at \nthe CLK input of the shift register 0.16 –0 . 1 6 –n s\nClock Pulse Width\nTWPH, TWPL Minimum High or Low pulse width at CLK input 0.90 –1 . 0 1 –n s\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 49Clock Buffer/Multiplexer S witching Characteristics\nTable  36: Clock Distribution Switching Characteristics\nDescription Sy mbol MinimumMaximum\nUnits Speed Grade\n-5 -4\nGlobal clock buffer (BUFG, BU FGMUX, BUFGCE) I input to \nO-output delayTGIO –0 . 2 2 0 . 2 3 n s\nGlobal clock multiplexer (BUFGMUX) select S-input setup to I0 and \nI1 inputs. Same as BUFGCE enable CE-inputTGSI –0 . 5 6 0 . 6 3 n s\nFrequency of signals distributed on global buffers (all sides) FBUFG 03 5 0 3 3 4 M H z\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 5018 x 18 Embedded Multiplier Timing\nTable  37: 18 x 18 Embedded Multiplier Timing\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nCombinatorial Delay\nTMULT Combinational multiplier propagation delay from the A and B inputs \nto the P outputs, assuming 18-bi t inputs and a 36-bit product \n(AREG, BREG, and PREG registers unused)–4 . 3 6 –4 . 8 8 n s\nClock-to-Output Times\nTMSCKP_P Clock-to-output delay from the active  transition of the CLK input to \nvalid data appearing on the P outputs when using the PREG register\n(2)(3)–0 . 8 4 –1 . 3 0 n s\nTMSCKP_A\nTMSCKP_BClock-to-output delay from the active  transition of the CLK input to \nvalid data appearing on the P out puts when using either the AREG \nor BREG register(2)(4)–4 . 4 4 –4 . 9 7 n s\nSetup Times\nTMSDCK_P Data setup time at the A or B input before the active transition at the \nCLK when using only the PREG ou tput register (AREG, BREG \nregisters unused)(3)3.56 –3 . 9 8 –n s\nTMSDCK_A Data setup time at the A input befo re the active transition at the CLK \nwhen using the AREG input register(4) 0.00 –0 . 0 0 –n s\nTMSDCK_B Data setup time at the B input befo re the active transition at the CLK \nwhen using the BREG input register(4) 0.00 –0 . 0 0 –n s\nHold Times\nTMSCKD_P Data hold time at the A or B input after the active transition at the \nCLK when using only the PREG ou tput register (AREG, BREG \nregisters unused)(3)0.00 –0 . 0 0 –n s\nTMSCKD_A Data hold time at the A input after the active transition at the CLK \nwhen using the AREG input register(4) 0.35 –0 . 4 5 –n s\nTMSCKD_B Data hold time at the B input after the active transition at the CLK \nwhen using the BREG input register(4) 0.35 –0 . 4 5 –n s\nClock Frequency\nFMULT Internal operating frequency for a two-stage 18x18 multiplier using \nthe AREG and BREG input regi sters and the PREG output \nregister(5)0 280 0 250 MHz\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\n2. The PREG register is typically used in both single-s tage and two-stage pipelined multiplier implementations.\n3. The PREG register is typically used when inferring a single-stage multiplier.\n4. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.5. Combinational delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 51Block RAM Timing\nTable  38: Block RAM Timing\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nClock-to-Output Times\nTRCKO When reading from block RAM, the delay from the active \ntransition at the CLK input to data appearing at the DOUT output –2 . 0 6 –2 . 4 9 n s\nSetup Times\nTRCCK_ADDR Setup time for the ADDR inputs before the active transition at \nthe CLK input of the block RAM0.32 –0 . 3 6 –n s\nTRDCK_DIB Setup time for data at the DIN inputs before the active \ntransition at the CLK input of the block RAM0.28 –0 . 3 1 –n s\nTRCCK_ENB Setup time for the EN input befor e the active transition at the \nCLK input of the block RAM0.69 –0 . 7 7 –n s\nTRCCK_WEB Setup time for the WE input befor e the active transition at the \nCLK input of the block RAM1.12 –1 . 2 6 –n s\nHold Times\nTRCKC_ADDR Hold time on the ADDR inputs after the active transition at the \nCLK input0 –0 –n s\nTRCKD_DIB Hold time on the DIN inputs afte r the active transition at the \nCLK input0 –0 –n s\nTRCKC_ENB Hold time on the EN input after th e active transition at the CLK \ninput0 –0 –n s\nTRCKC_WEB Hold time on the WE input after the active transition at the CLK \ninput0 –0 –n s\nClock Timing\nTBPWH High pulse width of the CLK signal 1.56 –1 . 7 9 –n s\nTBPWL Low pulse width of the CLK signal 1.56 –1 . 7 9 –n s\nClock Frequency\nFBRAM Block RAM clock frequency 0 320 0 280 MHz\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 52Digital Clock Manager (DCM) Timing\nFor specification purposes, th e DCM consists of three key \ncomponents: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).\nAspects of DLL operation play a role in all DCM \napplications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the \nDLL tables ( Table 39  and Table 40 ) apply to any application \nthat only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables (Table 41  through Table 44 ) supersede any corresponding \nones in the DLL tables. DLL specifications that do not change with the addition of DFS or PS functions are presented in Table 39  and Table 40 .\nPeriod jitter and cycle-cycle jit ter are two of many different \nways of specifying clock jitter. Both specifications describe \nstatistical variation from a mean value.Period jitter is the worst-case deviation from the ideal clock \nperiod over a collection of millions of sa mples. In a \nhistogram of period jitter, the mean value is the clock period.\nCycle-cycle jitter is the worst-ca se difference in clock period \nbetween adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.\nSpread Spectrum\nDCMs accept typical spread spectrum clocks as long as they meet the inpu t requirements. The DLL will track the \nfrequency changes created by the spread spectrum clock to drive the global clocks to the FPGA logic. See XAPP469\n: \nSpread-Spectrum Clocking Reception for Displays  for \ndetails. \nDelay-Locked Loop (DLL)\nTable  39: Recommended Operating Conditions for the DLL\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nInput Frequency Ranges\nFCLKIN CLKIN_FREQ_DLL Frequency of the CLKIN clock input 5(2) 280(3) 5(2) 250(3) MHz\nInput Pulse Requirements\nCLKIN_PULSE CLKIN pulse width as a \npercentage of the CLKIN \nperiodFCLKIN  < 150 MHz 40% 60% 40% 60% %\nFCLKIN  > 150 MHz 45% 55% 45% 55% %\nInput Clock Jitter Tolerance and Delay Path Variation(4)\nCLKIN_CYC_JITT_DLL _LF Cycle-to-cycle jitter at the \nCLKIN inputFCLKIN  < 150 MHz –± 3 0 0 –± 3 0 0 p s\nCLKIN_CYC_JITT_DLL_HF FCLKIN  > 150 MHz –± 1 5 0 –± 1 5 0 p s\nCLKIN_PER_JITT_DLL Period jitter at the CLKIN input –± 1 –± 1 n s\nCLKFB_DELAY_VAR_EXT Allowable variation of off-chip feedback delay \nfrom the DCM output to the CLKFB input–± 1 –± 1 n s\nNotes: \n1. DLL specifications apply when any of the DLL outputs (CLK0, CL K90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.\n2. The DFS, when operating independently of the DL L, supports lower FCLKIN frequencies. See Table 41 .\n3. The CLKIN_DIVIDE_BY_2 attribute can be used to increase the effective input frequency range up to FBUFG . When set to TRUE, \nCLKIN_DIVIDE_BY_2 divides the incoming clock frequency by two as it enters the DCM.\n4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.\n5. The DCM specifications are guaranteed when both adjacent DCMs are locked.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 53Table  40: Switching Characteristics for the DLL\nSymbol Description DeviceSpeed Grade\nUnits -5 -4\nMin Max Min Max\nOutput Frequency Ranges\nCLKOUT_FREQ_CLK0 Frequency for the CLK0  and CLK180 outputs All 5 280 5 250 MHz\nCLKOUT_FREQ_CLK90 Frequency for the CLK90 and CLK270 outputs 5 200 5 200 MHz\nCLKOUT_FREQ_2X Frequency for the CLK2X and CLK2X180 outputs 10 334 10 334 MHz\nCLKOUT_FREQ_DV Frequency for the CLKDV output 0.3125 186 0.3125 166 MHz\nOutput Clock Jitter(2)(3)(4)\nCLKOUT_PER_JITT_0 Period jitter at the CLK0 output All –± 1 0 0 –± 1 0 0 p s\nCLKOUT_PER_JITT_90 Period jitter at the CLK90 output –± 1 5 0 –± 1 5 0 p s\nCLKOUT_PER_JITT_180 Period jitter at the CLK180 output –± 1 5 0 –± 1 5 0 p s\nCLKOUT_PER_JITT_270 Period jitter at the CLK270 output –± 1 5 0 –± 1 5 0 p s\nCLKOUT_PER_JITT_2X Period jitter at  the CLK2X and CLK2X180 outputs – ±[0.5% \nof \nCLKIN \nperiod\n+ 100]– ±[0.5% \nof \nCLKIN \nperiod\n+ 100]ps\nCLKOUT_PER_JITT_DV1 Period jitter at the CLKDV output when performing \ninteger division–± 1 5 0 –± 1 5 0 p s\nCLKOUT_PER_JITT_DV2 Period jitter at the CLKDV output when performing \nnon-integer division– ±[0.5% \nof \nCLKIN \nperiod\n+ 100]– ±[0.5% \nof \nCLKIN \nperiod\n+ 100]ps\nDuty Cycle(4)\nCLKOUT_DUTY_CYCLE_DLL Duty cycle variation for t he CLK0, CLK90, CLK180, \nCLK270, CLK2X, CLK2X180, and CLKDV outputs, \nincluding the BUFGMUX and clock tree duty-cycle distortionAll\n–± [ 1 %  o f  \nCLKIN \nperiod\n+ 350]–± [ 1 %  o f  \nCLKIN \nperiod\n+ 350]ps\nPhase Alignment(4)\nCLKIN_CLKFB_PHASE Phase offset between the CLKIN and CLKFB inputs All –± 1 5 0 –± 1 5 0 p s\nCLKOUT_PHASE_DLL Phase offset between DLL \noutputsCLK0 to CLK2X\n(not CLK2X180)–± [ 1 %  o f  \nCLKIN \nperiod\n+ 100]–± [ 1 %  o f  \nCLKIN \nperiod\n+ 100]ps\nAll others –± [ 1 %  o f  \nCLKIN \nperiod\n+ 150]–± [ 1 %  o f  \nCLKIN \nperiod\n+ 150]ps\nLock Time\nLOCK_DLL(3)When using the DLL alone: \nThe time from deassertion at the DCM’s Reset input to the rising transition at its LOCKED \noutput. When the DCM is \nlocked, the CLKIN and CLKFB signals are in phase5 MHz <\n FCLKIN  < \n15 MHzAll –5 –5 m s\nFCLKIN  > 15 MHz – 600 – 600 µs\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 54Digital Frequency Synthesizer (DFS)Delay Lines\nDCM_DELAY_STEP(5) Finest delay resolution, average over all taps All 15 35 15 35 ps\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10  and Table 39 .\n2. Indicates the maximum amount of output jitter that th e DCM adds to the jitter on the CLKIN input.\n3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.\n4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, the data sheet specifies a maximum jitter \nof “±[1% of CLKIN period + 150]”. Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0 .1 ns \nor 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250 ps.\n5. The typical delay step size is 23 ps.\nTable  41: Recommended Operating Conditions for the DFS\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nInput Frequency Ranges(2)\nFCLKIN CLKIN_FREQ_FX Frequency for the CLKIN input 0.200 333(3) 0.200 333(3) MHz\nInput Clock Jitter Tolerance(4)\nCLKIN_CYC_JITT_FX_LF Cycle-to-cycle jitter at the \nCLKIN input, based on CLKFX \noutput frequencyFCLKFX  < 150 MHz –± 3 0 0 –± 3 0 0 p s\nCLKIN_CYC_JITT_FX_HF FCLKFX  > 150 MHz –± 1 5 0 –± 1 5 0 p s\nCLKIN_PER_JITT_FX Period jitter at the CLKIN input –± 1 –± 1 n s\nNotes: \n1. DFS specifications apply when either of th e DFS outputs (CLKFX or CLKFX180) are used.\n2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 39 .\n3. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the  incoming \nclock frequency by two as it enters the DCM.\n4. CLKIN input jitter beyond these limits may cause the DCM to lose lock.Table  40: Switching Characteristics for the DLL (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits -5 -4\nMin Max Min Max\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 55Table  42: Switching Characteristics for the DFS\nSymbol Description DeviceSpeed Grade\nUnits -5 -4\nMin Max Min Max\nOutput Frequency Ranges\nCLKOUT_FREQ_FX Frequency for the CLKFX and CLKFX180 outputs All 5 350 5 320 MHz\nOutput Clock Jitter(2)(3)\nCLKOUT_PER_JITT_FX Period jitter at the CLKFX and \nCLKFX180 outputs.CLKIN \n≤ 20 MHzAll Typ Max Typ Max\nUse the Spartan-3A Jitter \nCalculator:\nwww.xilinx.com/support/documenta\ntion/data_sheets/s3a_jitter_calc.zipps\nCLKIN\n> 20 MHz±[1% of \nCLKFX \nperiod\n+ 100]±[1% of \nCLKFX \nperiod\n+ 200]±[1% of \nCLKFX \nperiod\n+ 100]±[1% of \nCLKFX \nperiod\n+ 200]ps\nDuty Cycle(4)(5)\nCLKOUT_DUTY_CYCLE_FX Duty cycle precision for the CLKFX and CLKFX180 \noutputs, including the BUFGMUX and clock tree duty-cycle distortionAll\n–± [ 1 %  o f  \nCLKFX \nperiod\n+ 350]–± [ 1 %  o f  \nCLKFX \nperiod\n+ 350]ps\nPhase Alignment(5)\nCLKOUT_PHASE_FX Phase offset  between the DFS CLKFX \noutput and the DLL CLK0 output when \nboth the DFS and DLL are usedAll –± 2 0 0 –± 2 0 0 p s\nCLKOUT_PHASE_FX180 Phase offset between the DFS \nCLKFX180 output and the DLL CLK0 \noutput when both the DFS and DLL \nare usedAll –± [ 1 %  o f  \nCLKFX \nperiod\n+ 200]–± [ 1 %  o f  \nCLKFX \nperiod\n+ 200]ps\nLock Time\nLOCK_FX(2)The time from deassertion at the \nDCM’s Reset input to the rising \ntransition at its LOCKED output. The DFS asserts LOCKED when the \nCLKFX and CLKFX180 signals are \nvalid. If using both the DLL and the DFS, use the longer locking time.5 MHz <\n FCLKIN  \n< 15 MHzAll –5 –5 m s\nFCLKIN  > \n15 MHz–4 5 0 – 450 µs\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10  and Table 41 .\n2. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.3. Maximum output jitter is characterized within a reasonable noise environment (40 SSOs and 25% CLB switching) on an XC3S1400A FPGA. \nOutput jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CL B switching \nactivities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system applicatio n.\n4. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.\n5. Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, the data sheet spe cifies a \nmaximum CLKFX jitter of “±[1% of CLKFX period + 200]”. Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX perio d \nis 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 200 ps] = ±300 ps.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 56Phase Shifter (PS)\nMiscellaneous DCM TimingTable  43: Recommended Operating Conditions for the PS in Variable Phase Mode\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nOperating Frequency Ranges\nPSCLK_FREQ (FPSCLK ) Frequency for the PSCLK input 1 167 1 167 MHz\nInput Pulse Requirements\nPSCLK_PULSE PSCLK pulse width as a percentage of the PSCLK period 40% 60% 40% 60% %\nTable  44: Switching Characteristics for the PS in Variable Phase Mode\nSymbol Description Pha se Shift Amount Units\nPhase Shifting Range\nMAX_STEPS(2)(3) Maximum allowed number of \nDCM_DELAY_STEP steps for a given \nCLKIN clock period, where T = CLKIN clock period in ns. If using \nCLKIN_DIVIDE_BY_2 = TRUE, double \nthe clock effective clock period.CLKIN < 60 MHz ±[INTEGER(10 • (T\nCLKIN  – 3 ns))] steps\nCLKIN ≥ 60 MHz ±[INTEGER(15 • (TCLKIN  – 3 ns))]\nFINE_SHIFT_RANGE_MIN Minimum guaranteed delay for variable phase shifting ±[MAX_STEPS • \nDCM_DELAY_STEP_MIN]ns\nFINE_SHIFT_RANGE_MAX Maximum guaranteed delay for variable phase shifting ±[MAX_STEPS • \nDCM_DELAY_STEP_MAX]ns\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10  and Table 43 .\n2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, that is , the \nPHASE_SHIFT attribute is set to 0.\n3. The DCM_DELAY_STEP values are provided at the bottom of Table 40 .\nTable  45: Miscellaneous DCM Timing\nSymbol Description Min Max Units\nDCM_RST_PW_MIN Minimum duration of a RST pulse width 3 –C L K I N\ncycles\nDCM_RST_PW_MAX(2) Maximum duration of a RST pulse width N/A N/A seconds\nN/A N/A seconds\nDCM_CONFIG_LAG_TIME(3)Maximum duration from VCCINT  applied to FPGA configuration \nsuccessfully completed (DONE pin goes High) and clocks applied to DCM DLLN/A N/A minutes\nN/A N/A minutes\nNotes: \n1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV ). \nThe DCM DFS outputs (CLKFX, CLKFX180) are unaffected.\n2. This specification is equivalent to the Virtex ™-4 FPGA DCM_RESET specificat ion. This specification does not apply for Spartan-3AN \nFPGAs.\n3. This specification is equivalent to the Virtex-4 FPGA TCONFIG  specification. This specification does not apply for Spartan-3AN FPGAs.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 57DNA Port Timing\nInternal SPI Access Port TimingTable  46: DNA_PORT Interface Timing\nSymbol Description Min Max Units\nTDNASSU Setup time on SHIFT before the rising edge of CLK 1.0 –n s\nTDNASH Hold time on SHIFT after the rising edge of CLK 0.5 –n s\nTDNADSU Setup time on DIN before the rising edge of CLK 1.0 –n s\nTDNADH Hold time on DIN after the rising edge of CLK 0.5 –n s\nTDNARSU Setup time on READ before the rising edge of CLK 5.0 10,000 ns\nTDNARH Hold time on READ after the rising edge of CLK 0 –n s\nTDNADCKO Clock-to-output delay on DOUT af ter rising edge of CLK 0.5 1.5 ns\nTDNACLKF CLK frequency 0 100 MHz\nTDNACLKH CLK High time 1.0 ∞ ns\nTDNACLKL CLK Low time 1.0 ∞ ns\nNotes: \n1. The minimum READ pulse width is 5 ns, the maximum READ pulse width is 10 µ s.\nTable  47: SPI_ACCESS Interface Timing\nSymbol DescriptionSpeed Grade\nUnits -5 -4\nMin Max Min Max\nTSPICCK_MOSI Setup time on MOSI before the active edge of CLK 4.47 –5 . 0 –n s\nTSPICKC_MOSI Hold time on MOSI after the active edge of CLK 4.03 –4 . 5 –n s\nTCSB CSB High time 50 –5 0 –n s\nTSPICCK_CSB Setup time on CSB before the active edge of CLK 7.15 –8 . 0 –n s\nTSPICCK_CSB Hold time on CSB after the active edge of CLK 7.15 –8 . 0 –n s\nTSPICKO_MISO Clock-to-output delay on MISO after active edge of CLK –1 4 . 3 – 16.0 ns\nFSPICLK CLK frequency –5 0 –5 0 M H z\nFSPICAR1 CLK frequency for Continuous Array Read command –5 0 –5 0 M H z\nFSPICAR1 CLK frequency for Continuous Array Read command, \nreduced initial latency–3 3 –3 3 M H z\nTSPICLKL CLK High time – ∞ – ∞ ns\nTSPICLKH CLK Low time 6.8 ∞ 6.8 ∞ ns\nNotes: \n1. For details on using SPI_ACCESS and the In-System Flash memory, see UG333  Spartan-3AN FPGA In-Syst em Flash User Guide .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 58In-System Flash (ISF) Memory Timing\nTable  48: In-System Flash (ISF) Memory Operations\nSymbol Description Device Typical(1)Max Units\nTXFER Page to Buffer transfer time All – 400 µs\nTCOMP Page to Buffer compare time All – 400 µs\nTPP Page Programming time XC3S50AN\nXC3S200ANXC3S400AN24 m s\nXC3S700AN\nXC3S1400AN36 m s\nT\nPE Page Erase time XC3S50AN\nXC3S200AN\nXC3S400AN13 32 ms\nXC3S700AN(2)\nXC3S1400AN15 35 ms\nTPEP Page Erase and Programming time XC3S50AN\nXC3S200ANXC3S400AN\nXC3S700AN\n(3)14 35 ms\nXC3S1400AN 17 40 ms\nTBE Block Erase time XC3S50AN 15 35 ms\nXC3S200AN\nXC3S400AN30 75 ms\nXC3S700AN\nXC3S1400AN45 100 ms\nTSE Sector Erase time XC3S50AN 0.8 2.5 s\nXC3S200AN\nXC3S400AN\nXC3S700ANXC3S1400AN1.6 5 s\nNotes: \n1. Typical values can vary with process and other conditions.\n2. XC3S700AN TPE maximum is 50 ms for Flash devices manufactured using the UMC process. For more information, see the Xilinx customer \nnotice XCN14003 : Flash Wafer Fabrication Change and Gold (Au) To Co pper (Cu) Transition for Spartan-3AN FPGA Devices .\n3. XC3S700AN TPEP maximum is 55 ms for Flash devices manufactured using the UMC process. For more information, see the Xilinx \ncustomer notice XCN14003 : Flash Wafer Fabrication Change and Gold (Au) To  Copper (Cu) Transition for Spartan-3AN FPGA \nDevices .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 59Suspend Mode Timing\nX-Ref Target - Figure 12\nFigure 12: Suspend Mode Timing\nTable  49: Suspend Mode Timing Parameters\nSymbol Description Min Typ Max Units\nEntering Suspend Mode\nTSUSPENDHIGH_AWAKE Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter \n(suspend_filter:No )–7 –n s\nTSUSPENDFILTER Adjustment to SUSPEND pin rising edge para meters when glitch filter enabled \n(suspend_filter:Yes )+160 +300 +600 ns\nTSUSPEND_GTS Rising edge of SUSPEND pin until FPGA output pins drive their defined \nSUSPEND constraint behavior–1 0 –n s\nTSUSPEND_GWE Rising edge of SUSPEND pin to write-protect lock on all writable clocked \nelements–< 5 –n s\nTSUSPEND_DISABLE Rising edge of the SUSPEND pin to FPGA input pins and interconnect \ndisabled– 340 –n s\nExiting Suspend Mode\nTSUSPENDLOW_AWAKE Falling edge of the SUSPEND pin to rising edge of the AWAKE pin\nDoes not include DCM lock time– 4 to 108 –µ s\nTSUSPEND_ENABLE Falling edge of the SUSPEND pin to FPGA input pins and interconnect \nre-enabled– 3.7 to 109 –µ s\nTAWAKE_GWE1 Rising edge of the AWAKE pin until write- protect lock released on all writable \nclocked elements, using  sw_clk:InternalClock  and sw_gwe_cycle:1–6 7 –n s\nTAWAKE_GWE512 Rising edge of the AWAKE pin until write- protect lock released on all writable \nclocked elements, using sw_clk:InternalClock  and sw_gwe_cycle:512–1 4 –µ s\nTAWAKE_GTS1 Rising edge of the AWAKE pin until outputs return to the behavior described \nin the FPGA application, using sw_clk:InternalClock  and sw_gts_cycle:1–5 7 –n s\nTAWAKE_GTS512 Rising edge of the AWAKE pin until outputs return to the behavior described \nin the FPGA application, using sw_clk:InternalClock  and sw_gts_cycle:512–1 4 –µ s\nNotes: \n1. These parameters based on characterization.\n2. For information on using the Spartan-3AN Suspend feature, see XAPP480 : Using Suspend Mode in Spartan-3 Generation FPGAs .DS610-3_08_061207BlockedtSUSPEND_DISABLEtSUSPEND_GWEtSUSPENDHIGH_AWAKE\ntAWAKE_GWE\ntAWAKE_GTS tSUSPEND_GTSSUSPEND Input\nAWAKE Output\nFlip-Flops, Block RAM,\nDistributed RAM\nFPGA Outputs\nFPGA Inputs,InterconnectWrite Protected\nDefined by SUSPEND constraintEntering Suspend Mode Exiting Suspend Mode\nsw_gts_cyclesw_gwe_cycle\ntSUSPEND_ENABLEtSUSPENDLOW_AWAKE\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 60Configuration and JTAG Timing\nGeneral Configuration Power-On/Reconfigure Timing\n \nX-Ref Target - Figure 13\nFigure 13: Waveforms for Power-On and the Beginning of Configuration\nTable  50: Power-On Timing and the Beginning of Configuration\nSymbol Description DeviceAll Speed Grades\nUnits\nMin Max\nTPOR(2)The time from the application of VCCINT , VCCAUX , and VCCO \nBank 2 supply voltage ramps (whichever occurs last) to the \nrising transition of the INIT_B pinAll –1 8 m s\nTPROG The width of the low-going pulse on the PROG_B pin All 0.5 –µ s\nTPL(2)The time from the rising edge of the PROG_B pin to the \nrising transition on the INIT_B pinXC3S50AN –0 . 5 m s\nXC3S200AN –0 . 5 m s\nXC3S400AN –1 m s\nXC3S700AN –2 m s\nXC3S1400AN –2 m s\nTINIT Minimum Low pulse width on INIT_B output All 250 –n s\nTICCK(3) The time from the rising edge of the INIT_B pin to the \ngeneration of the configuration clock signal at the CCLK \noutput pinAll 0.5 4 µs\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 . This means power must be applied to all VCCINT , VCCO, \nand VCCAUX  lines. \n2. Power-on reset and the clearing of configuration memory occurs during this period.\n3. This specification applies only to the Master Serial, SPI, and BPI modes.\n4. For details on configuration, see UG332  Spartan-3 Generation Conf iguration User Guide .VCCINT\n(Supply)\n(Supply)(Supply)V\nCCAUX\nVCCO Bank 2\nPROG_B\n(Output)(Open-Drain)(Input)\nINIT_B\nCCLK\nDS557-3_01_0529081.2V\nTICCKTPROGTPLTPOR1.0V\n2.0V2.0V3.3V\n3.3V2.5V\nor\nNotes: \n1. When configuring from the In-System Flash, VCCAUX  must be in the recommended operating range; on power-up make \nsure VCCAUX  reaches at least 3.0V before INIT_B goes High to indicate the start of configuration. VCCINT , VCCAUX , and \nVCCO supplies to the FPGA can be applied in any order if this requirement is met.\n2. The Low-going pulse on PROG_B is optional after power-on but necessary for reconfiguration without a power cycle.\n3. The rising edge of INIT_B samples the voltage levels applied to the mode pins (M0 - M2).\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 61Configuration Clock (CCLK) Characteristics\nTable  51: Master Mode CCLK Output Period by ConfigRate  Option Setting\nSymbol DescriptionConfigRate\nSetting(1)Temperature \nRangeMinimum Maximum Units\nTCCLK1CCLK clock period by \nConfigRate  setting1\n(power-on value)Commercial 1,254\n2,500ns\nIndustrial 1,180 ns\nTCCLK3 3Commercial 413\n833ns\nIndustrial 390 ns\nTCCLK66\n(default )Commercial 207\n417ns\nIndustrial 195 ns\nTCCLK7 7Commercial 178\n357ns\nIndustrial 168 ns\nTCCLK8 8Commercial 156\n313ns\nIndustrial 147 ns\nTCCLK10 10Commercial 123\n250ns\nIndustrial 116 ns\nTCCLK12 12Commercial 103\n208ns\nIndustrial 97 ns\nTCCLK13 13Commercial 93\n192ns\nIndustrial 88 ns\nTCCLK17 17Commercial 72\n147ns\nIndustrial 68 ns\nTCCLK22 22Commercial 54\n114ns\nIndustrial 51 ns\nTCCLK25 25Commercial 47\n100ns\nIndustrial 45 ns\nTCCLK27 27Commercial 44\n93ns\nIndustrial 42 ns\nTCCLK33 33Commercial 36\n76ns\nIndustrial 34 ns\nTCCLK44 44Commercial 26\n57ns\nIndustrial 25 ns\nTCCLK50 50Commercial 22\n50ns\nIndustrial 21 ns\nTCCLK100 100Commercial 11.2\n25ns\nIndustrial 10.6 ns\nNotes: \n1. Set the ConfigRate  option value when generating a configuration bitstream.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 62Table  52: Master Mode CCLK Output Frequency by ConfigRate  Option Setting\nSymbol DescriptionConfigRate\nSettingTemperature \nRangeMinimum Maximum Units\nFCCLK1Equivalent CCLK clock frequency \nby ConfigRate  setting1\n(power-on value)Commercial\n0.4000.797 MHz\nIndustrial 0.847 MHz\nFCCLK3 3Commercial\n1.202.42 MHz\nIndustrial 2.57 MHz\nFCCLK66\n(default )Commercial\n2.404.83 MHz\nIndustrial 5.13 MHz\nFCCLK7 7Commercial\n2.805.61 MHz\nIndustrial 5.96 MHz\nFCCLK8 8Commercial\n3.206.41 MHz\nIndustrial 6.81 MHz\nFCCLK10 10Commercial\n4.008.12 MHz\nIndustrial 8.63 MHz\nFCCLK12 12Commercial\n4.809.70 MHz\nIndustrial 10.31 MHz\nFCCLK13 13Commercial\n5.2010.69 MHz\nIndustrial 11.37 MHz\nFCCLK17 17Commercial\n6.8013.74 MHz\nIndustrial 14.61 MHz\nFCCLK22 22Commercial\n8.8018.44 MHz\nIndustrial 19.61 MHz\nFCCLK25 25Commercial\n10.0020.90 MHz\nIndustrial 22.23 MHz\nFCCLK27 27Commercial\n10.8022.39 MHz\nIndustrial 23.81 MHz\nFCCLK33 33Commercial\n13.2027.48 MHz\nIndustrial 29.23 MHz\nFCCLK44 44Commercial\n17.6037.60 MHz\nIndustrial 40.00 MHz\nFCCLK50 50Commercial\n20.0044.80 MHz\nIndustrial 47.66 MHz\nFCCLK100 100Commercial\n40.0088.68 MHz\nIndustrial 94.34 MHz\nTable  53: Master Mode CCLK Output Minimum Low and High Time\nSymbol DescriptionConfigRate  SettingUnits\n1 3 6 7 8 1 01 21 31 72 22 52 73 34 45 0 1 0 0\nTMCCL,\nTMCCHMaster Mode \nCCLK \nMinimum \nLow and High \nTimeCommercial 595 196 98.3 84.5 74.1 58.4 48.9 44.1 34.2 25.6 22.3 20.9 17.1 12.3 10.4 5.3 ns\nIndustrial 560 185 92.6 79.8 69.8 55.0 46.0 41.8 32.3 24.2 21.4 20.0 16.2 11.9 10.0 5.0 ns\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 63Master Serial and Slave Serial Mode TimingTable  54: Slave Mode CCLK Input Low and High Time\nSymbol Description Min Max Units\nTSCCL,\nTSCCHCCLK Low and High time 5 ∞ ns\nX-Ref Target - Figure 14\nFigure 14: Waveforms for Master Serial and Slave Serial Configuration\nTable  55: Timing for the Master Serial and Slave Serial Configuration Modes\nSymbol DescriptionSlave/\nMasterAll Speed Grades\nUnits\nMin Max\nClock-to-Output Times\nTCCO The time from the falling transition on the CCLK pin to data appearing at the \nDOUT pinBoth 1.5 10 ns\nSetup Times\nTDCC The time from the setup of data at t he DIN pin to the rising transition at the \nCCLK pinBoth 7 –n s\nHold Times\nTCCD The time from the rising transition at the CCLK pin to the point when data is \nlast held at the DIN pinMaster 0\n–ns\nSlave 1.0\nClock Timing\nTCCH High pulse width at the CCLK input pin Master See Table 53\nSlave See Table 54\nTCCL Low pulse width at the CCLK input pin Master See Table 53\nSlave See Table 54\nFCCSER Frequency of the clock signal at the \nCCLK input pin(2)No bitstream compression Slave 0 100 MHz\nWith bitstream compression 0 100 MHz\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\n2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.DS312-3_05_103105Bit 0 Bit 1 Bit n Bit n+1\nBit n-64 Bit n-631/FCCSERTSCCL\nTDCC TCCDTSCCH\nTCCOPROG_B\n(Input)\nDIN\n(Input)\nDOUT\n(Output)(Open-Drain)INIT_B\n(Input/Output)CCLKTMCCLTMCCH\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 64Slave Parallel Mode Timing\nX-Ref Target - Figure 15\nFigure 15: Waveforms for Slave Parallel Configuration\nTable  56: Timing for the Slave Parallel Configuration Mode\nSymbol DescriptionAll Speed Grades\nUnits\nMin Max\nSetup Times\nTSMDCC The time from the setup of data at the D0-D7 pins to the rising transition at the CCLK pin 7 –n s\nTSMCSCC Setup time on the CSI_B pin before t he rising transition at the CCLK pin 7 –n s\nTSMCCW(2)Setup time on the RDWR_B pin before the rising transition at the CCLK pin 15 –n s\nHold Times\nTSMCCD The time from the rising transition at the CCLK pin to the point when data is last held at \nthe D0-D7 pins1.0 –n s\nTSMCCCS The time from the rising transition at the CCLK pin to the point when a logic level is last \nheld at the CSO_B pin0 –n s\nTSMWCC The time from the rising transition at the CCLK pin to the point when a logic level is last \nheld at the RDWR_B pin0 –n s\nClock Timing\nTCCH The High pulse width at the CCLK input pin 5 –n s\nTCCL The Low pulse width at the CCLK input pin 5 –n s\nFCCPAR Frequency of the clock signal \nat the CCLK input pinNo bitstream compression 0 80 MHz\nWith bitstream compression 0 80 MHz\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\n2. Some Xilinx documents refer to Parallel modes as SelectMAP modes.DS529- 3_02_051607Byte 0 Byte 1 Byte n Byte n+1TSMWCC\n1/FCCPARTSMCCC S\nTSCCHTSMCCW\nTSMCCDTSMCSCC\nTSMDCCPROG_B\n(Input)\n(Open-Dr ain)INIT_B\n(Input)CSI_B\nRDWR_B\n(Input)\n(Input)CCLK\n(Inputs)D0 - D7TMCCH\nTSCCLTMCCL\nNotes: \n1. It is possible to abort configuration by pulling CSI_B Low in a given CCLK cycle, then switching RDWR_B Low or High in any su bsequent \ncycle for which CSI_B remains Low. The RDWR_B pin asynchronously  controls the driver impedance of the D0–D7 bus. When RDWR_B \nswitches High, be careful to avoid contention on the D0–D7 bus.\n2. To pause configuration, pause CCLK instead of de-asserting CSI_B. See UG332 , Chapter 7, section “Non-Continuous SelectMAP Data \nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 65External Serial Peripheral Interface (SPI) Configuration Timing\n X-Ref Target - Figure 16\nFigure 16: Waveforms for External Serial Peripheral Interface (SPI) Configuration\nTable  57: Timing for External Seri al Peripheral Interface (SPI) Configuration Mode\nSymbol Description Mi nimum Maximum Units\nTCCLK1 Initial CCLK clock period See Table 51\nTCCLK n CCLK clock period after FPGA loads ConfigRate  bitstream option setting See Table 51\nTMINIT Setup time on VS[2:0] variant-select pi ns and M[2:0] mode pins before the \nrising edge of INIT_B50 –n s\nTINITM Hold time on VS[2:0] variant-select pins and M[2:0] mode pins after the \nrising edge of INIT_B0 –n s\nTCCO MOSI output valid delay after CCLK falling clock edge See Table 55\nTDCC Setup time on the DIN data input before CCLK rising clock edge See Table 55\nTCCD Hold time on the DIN data input after CCLK rising clock edge See Table 55TDHTDSUCommand\n(msb)TV\nTCSS<1:1:1>\nINIT_BM[2:0]\nTMINITTINITM\nDINCCLK(Input)\nTCCLK n\nTCCLK1VS[2:0]\n(Input)\nNew ConfigRate  active Mode input pins M[2:0] and variant select input pins VS[2:0] are sampled when INIT_B\ngoes High.  After this point, input values do not matter until DONE goes High, at whichpoint these pins become user-I/O pins.\n<0:0:1>\nPin initially pulled High by internal pull-up resistor if PUDC_B input is Low.\nPin initially high-impedance (Hi-Z) if PUDC_B input is High. External pull-up resistor required on CSO_B.TCCLK1TMCCL n\nTMCCH n\n(Input)Data Data Data Data\nCSO_B\nMOSITCCOTMCCL1TMCCH1\nTDCCTCCD(Input)PROG_B\nPUDC_B\n(Input)PUDC_B must be stable before INIT_B goes High and constant throughout the configuration process.\nDS529-3_06_102506(Open-Drain)\nShaded values indicate specifications on attached SPI Flash PROM.Command\n(msb-1)\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 66Byte Peripheral Interface (BPI) Configuration TimingTable  58: Configuration Timing Requirements for Attached SPI Serial Flash\nSymbol Description Requirement Units\nTCCS SPI serial Flash PROM chip-select time ns\nTDSU SPI serial Flash PROM data input setup time ns\nTDH SPI serial Flash PROM data input hold time ns\nTV SPI serial Flash PROM da ta clock-to-output time ns\nfC or fR Maximum SPI serial Flash PROM clock frequency (also depends on \nspecific read command used)MHz\nNotes: \n1. These requirements are for successful FPGA configuration in  SPI mode, where the FPGA g enerates the CCLK signal. The \npost-configuration timing can be different to support the specific needs of the application loaded into the FPGA.\n2. Subtract additional printed circuit board routing delay as required by the application.\nX-Ref Target - Figure 17\nFigure 17: Waveforms for Byte-wide Peripheral Interface (BPI) ConfigurationTCCSTMCCL 1TCCO– ≤\nTDSUTMCCL 1TCCO– ≤\nTDHTMCCH 1≤\nTVTMCCLnTDCC– ≤\nfC1\nTCCLKn min ()---------------------------------≥\n(Input)PUDC_B must be stable before INIT_B goes High and constant throughout the configuration process.\nData Data DataAddress Address\nDataAddress\nByte 0000_0000INIT_B<0:1:0>M[2:0]\nTMINITTINITM\nLDC[2:0]\nHDC\nCSO_B\nByte 1000_0001CCLK\nA[25:0]\nD[7:0]TDCCTCCDTAVQVTCCLK1(Input)\nTINITADDRTCCLK nTCCLK1\nTCCOPUDC_B\nNew ConfigRate  active Pin initially pulled High by internal pull-up resistor if PUDC_B input is Low.\nPin initially high-impedance (Hi-Z) if PUDC_B input is High.Mode input pins M[2:0] are sampled when INIT_B goes High.  After this point,\ninput values do not matter until DONE goes High, at which point the mode pins\nbecome user-I/O pins.\n(Input)PROG_B\n(Input)\nDS557-3_16_032009(Open-Drain)\nShaded values indicate specifications on attached parallel NOR Flash PROM.\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 67IEEE 1149.1/1532 JTAG Test Access Port TimingTable  59: Timing for Byte-wide Peripheral Interface (BPI) Configuration Mode\nSymbol Description Mi nimum Maximum Units\nTCCLK1 Initial CCLK clock period See Table 51\nTCCLK n CCLK clock period after FPGA loads ConfigRate setting See Table 51\nTMINIT Setup time on M[2:0] mode pins before the rising edge of INIT_B 50 –n s\nTINITM Hold time on M[2:0] mode pins after the rising edge of INIT_B 0 –n s\nTINITADDR Minimum period of initial A[25:0] address cycle; LDC[2:0] and HDC are asserted \nand valid55 TCCLK1 \ncycles\nTCCO Address A[25:0] outputs valid after CCLK falling edge See Table 55\nTDCC Setup time on D[7:0] data inputs before CCLK rising edge See TSMDCC  in Table 56\nTCCD Hold time on D[7:0] data inputs after CCLK rising edge 0 –n s\nTable  60: Configuration Timing Requirements for Attached Parallel NOR Flash\nSymbol Description Requirement Units\nTCE\n(tELQV )Parallel NOR Flash PROM chip-select time ns\nTOE\n(tGLQV )Parallel NOR Flash PROM output-enable time ns\nTACC\n(tAVQV )Parallel NOR Flash PROM read access time ns\nTBYTE\n(tFLQV, tFHQV )For x8/x16 PROMs only: BYTE# to output valid time(3) ns\nNotes: \n1. These requirements are for successful FPGA configuration in  BPI mode, where the FPGA g enerates the CCLK signal. The \npost-configuration timing can be different to support the specific needs of the application loaded into the FPGA.\n2. Subtract additional printed circuit board routing delay as required by the application.3. The initial BYTE# timing can be extended using an external, appr opriately sized pull-down resistor on the FPGA’s LDC2 pin. Th e resistor \nvalue also depends on whether the FPGA’s PUDC_B pin is High or Low.\nX-Ref Target - Figure 18\nFigure 18: JTAG WaveformsTCETINITADDR≤\nTOETINITADDR≤\nTACC0.5TCCLKn min ()TCCOTDCCPCB– – – ≤\nTBYTETINITADDR≤\nTCK\nTTMSTCK\nTMS\nTDI\nTDO(Input)(Input)(Input)\n(Output)TTCKTM S\nTTCKTDI\nTTCKTDOTTDITCK\nDS557_1 3_083110TCCH TCCL\n1/FTCK\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 68Table  61: Timing for the JTAG(2) Test Access Port\nSymbol DescriptionAll Speed \nGradesUnits\nMin Max\nClock-to-Output Times\nTTCKTDO The time from the falling transition on the TCK pin to data appearing at the TDO pin 1.0 11.0 ns\nSetup Times\nTTDITCK The time from the se tup of data at the \nTDI pin to the rising transition at the TCK pinAll devices and functions e xcept those shown below 7.0\n–n s\nBoundary-Scan commands (INTEST, EXTEST, \nSAMPLE) on XC3S700AN and XC3S1400AN FPGAs11.0\nTTMSTCK The time from the setup of a logi c level at the TMS pin to the ri sing transition at the TCK pin 7.0 –n s\nHold Times\nTTCKTDI The time from the rising transition at \nthe TCK pin to the point when data is \nlast held at the TDI pinAll functions except those shown below 0 –n s\nConfiguration commands (CFG_IN, ISC_PROGRAM) 2.0\nTTCKTMS The time from the rising transitio n at the TCK pin to the point when a logic level is last held at the \nTMS pin0 –n s\nClock Timing\nTCCH The High pulse width at the TCK pin A ll functions except ISC_DNA command 5 –n s\nTCCL The Low pulse width at the TCK pin 5 –n s\nTCCHDNA The High pulse width at the TCK pi n During ISC_DNA command 10 10,000 ns\nTCCLDNA The Low pulse width at the TCK pin 10 10,000 ns\nFTCK Frequency of the TCK signal All operations on XC3S50AN, XC3S200AN, and \nXC3S400AN FPGAs an d for BYPASS or HIGHZ \ninstructions on all FPGAs03 3 M H z\nAll operations on XC3S700AN and XC3S1400AN \nFPGAs, except for BYPASS or HIGHZ instructions20\nNotes: \n1. The numbers in this table are based on the operating conditions set forth in Table 10 .\n2. For details on JTAG, see Chapter 9, “JTAG Configuration Mode and Boundary-Scan” in UG332  Spartan-3 Generation Configuration User \nGuide .\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 69Revision History\nThe following table shows the revision history for this document.\nDate Version Revision\n02/26/2007 1.0 Initial release.\n08/16/2007 2.0 Updated for Production release of initial dev ice (XC3S200AN). Timing specifications updated for v1.38 \nspeed files. DC specifications updated with production values. Other changes throughout.\n08/31/2007 2.0.1 Updated for Producti on release of XC3S1400AN. Improved tPEP for XC3S700AN in Table 48 .\n09/12/2007 2.0.2 Updated for Pr oduction release of XC3S700AN.\n09/24/2007 2.1 Updated for Production release of XC3S400AN. Updated Software Version Requirements  to note that \nProduction speed files are availabl e as of Service Pack 3. Removed PCIX IOSTANDARD due to limited \nPCIX interface support. Added note that SPI_ACCESS (In-System Flash) is not currently supported in \nsimulation.\n12/12/2007 3.0 Updated to Production st atus with Production release of final family member, XC3S50AN. Noted that \nSPI_ACCESS simulation is support ed in ISE 10.1 software. Remove d DNA_RETENTION limit of 10 \nyears in Table 17  since number of Read cycles is the onl y unique limit. Updat ed Setup, Hold, and \nPropagation Times for the IOB Input Path to show values by device in Table 23  and Table 25 . Increased \nSSO recommendation for SSTL18_II in Table 32 . Updated Figure 17  and Table 59  to show BPI data \nsynchronous to CCLK rising edge. Updated links.\n06/02/2008 3.1 Improved VCCAUXT and VCCO2T POR minimum in Table 7 and updated VCCO POR levels in Figure 13 . \nClarified power sequencing in Note 1 of Table 7 , Table 8 , and Figure 13 . Added VIN to Recommended \nOperating Conditions in Table 10  and added reference to XAPP459 , “Eliminating I/O Coupling Effects \nwhen Interfacing Large-Swing Single-Ended Signals to User I/O Pins.” Reduced typical ICCINTQ  and \nICCAUXQ  quiescent current values by 12%-58% in Table 12 . Noted latest speed file v1.39 in ISE 10.1 \nsoftware in Table 19 . Added reference to Sample Window in Table 24 . Changed Internal SPI interface \nmax frequency to 50 MHz and updated other Internal  SPI timing parameters to match names and \nvalues from speed file in Table 47 . Restored Units column to Table 49 . Updated CCLK output maximum \nperiod in Table 51  to match minimum frequency in Table 52 . Added references to User Guides.\n11/19/2009 3.2 Updated selected I/O standard DC characteri stics. Changed typical quiescent current temperature \nfrom ambient to junction. Removed references to older software versions. Updated column 3 header \nof Table 17  and Table 18 . Added table note to Table 18 . Added TIOPI and TIOPID  propagation times in \nTable 25 . Updated TIOCKHZ  and TIOCKON  synchronous output enable/disable times in Table 28 . \nRemoved VREF requirements for differential HSTL and differential SSTL in Table 30 . Improved \nDIFF_SSTL18_II SSO limits in Table 32 . Updated table note 3 in Table 39 . Removed references to old \nsoftware versions from Table 47  and Table 48 . Added description of spread spectrum in Spread \nSpectrum  section. Updated BPI configuration waveforms in Figure 17 . Updated TACC equation in \nTable 60 . \n12/02/2010 4.0 Added IIK to Table 6 . Updated VIN in Table 10  and added a footnote to IL in Table 11  to note potential \nleakage between pins of a differential pair. Added note 6 to Table 13 . Corrected CLK High and Low \nTime symbol in Table 46 . Corrected symbols for TSUSPEND_GTS  and TSUSPEND_GWE  in Table 49 . \nUpdated link to sign up for Alerts and updated Notice of Disclaimer .\n04/01/2011 4.1 In Table 31 , added the equivalent pairs per bank for the XC3S50AN and XC3S400AN in the FT(G)256 \npackage and the XC3S1400AN in the FG(G)484 package.\n06/11/2014 4.2 Clarified and updated the maximum description in Table 24 .\nAdded Note 1 , Note 2 , and Note 3  to Table 48 . These changes are outlined in the customer notice \nXCN14003 : Flash Wafer Fabrication Change and Gold (Au) To Copper (Cu) Transition for Spartan-3AN \nFPGA Devices .\nXilinx has issued a discontinuation notice for the XC3S50AN in the FT(G)256 package and the \nXC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products . Updated Notice of Disclaimer .\n01/09/2019 4.3 Updated for Lead-Frame Plating Composition Ch ange For Legacy Eutectic Products (XCN18024 ).\nSend Feedback\nSpartan-3AN FPGA Family: DC and Switching Characteristics\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 70Notice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is prov ided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of data, profits, goodwill,  or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors cont ained in the Materials or to notify you of updates to the M aterials or to\nproduct specifications. You may not reproduc e, modify, distribute, or publicly displa y the Materials without prior written cons ent. Certain\nproducts are subject to the terms and conditions of Xilinx’s lim ited warranty, please refer to Xilinx’s Terms of Sale which can  be viewed at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx\nproducts are not designed or intended to be fail-safe or for us e in any application requiring fa il-safe performance; you assume  sole risk and\nliability for use of Xilinx products in such critical applications, please refer to Xili nx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICAT IONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE  NO T W ARRANTED FOR USE IN THE DEPLOYMENT OF\nAIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEH ICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY\nCONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUT OMOTIVE SAFETY STANDARD (“SAFETY DESIGN”).\nCUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THA T  INCORPORA TE PRODUCTS, THOROUGHLY TEST SUCH\nSYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLIC ATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK\nOF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GO VERNING LIMITATIONS ON PRODUCT LIABILITY.\nSend Feedback\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 71© Copyright 2007–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix,  ISE, Kintex, Spartan, Virtex , Vivado, Zynq, and other design ated brands included herein are trademarks of Xilinx \nin the United States and other countries. PCI and PCI-X are tra demarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.5\nIntroduction\nThis section describes how the various pins on a Spartan® -3AN FPGA connect within the supported component packages, \nand provides device-specific thermal c haracteristics. For general information on the pin functions and the package \ncharacteristics, see the Packaging section of UG331:\n\x81UG331: Spartan-3 Generation FPGA User Guide\nhttp://www.xilinx.com/supp ort/documentation/us er_guides/ug331.pdf\nSpartan-3AN FPGAs are available in Pb-free, RoHS packages, indicated by a “G” in the middle of the package code. Leaded \n(Pb) packages are available for selected devices, with the same pinout and without the “G” in the ordering code (see Table 5, \npage 7 ). The Pb-free package code can be selected in the softwa re for the Pb packages since the pinouts are identical. \nReferences to the Pb-free package code in this document apply also to the Pb package.\nPin Types\nMost pins on a Spartan-3AN FPGA are general-purpose, user- defined I/O pins. There are, however, up to 12 different \nfunctional types of pins on Spartan-3AN FPGA packages, as outlined in Table 62 . In the package footprint drawings that \nfollow, the individual pins are color-coded according to pin type as in the table.123\nSpartan-3AN FPGA Family:\nPinout Descriptions\nDS557 (v4.3) January 9, 2019 Product Specification\nTable  62: Types of Pins on Spartan-3AN FPGAs\nType with \nColor CodeDescriptionPin Name(s) in \nType(1)\nI/O Unrestricted, general-purpose user-I/O pin. Most pins can be paired together to form differential \nI/Os. IO_#IO_Lxxy_# \nINPUTUnrestricted, general-purpose input-only pin. Th is pin does not have an  output structure, \ndifferential termination resistor, or PCI™ clamp diode.IP_#IP_Lxxy_#\nDUALDual-purpose pin used in some configuration mo des during the configuration process and then \nusually available as a user I/O after configuration. If the pin is not used dur ing configuration, this \npin behaves as an I/O-type pin. See UG332 : Spartan-3 Generation Configuration User Guide  for \nadditional information on these signals.M[2:0]PUDC_B\nCCLK\nMOSI/CSI_BD[7:1]\nD0/DIN\nDOUTCSO_B\nRDWR_B\nINIT_BA[25:0]\nVS[2:0]\nLDC[2:0]HDC\nVREFDual-purpose pin that is either a user-I/O pin or Input-only pin, or, along with all other VREF pins \nin the same bank, provides a reference voltage input for certain I/O standards. If used for a reference voltage within a bank, all VREF pins within the bank must be connected.IP/VREF_# \nIP_Lxx_#/VREF_#IO/VREF_# \nIO_Lxx_#/VREF_#\nCLKEither a user-I/O pin or an input to a specific clock buffer driver. Most packages have 16 global \nclock inputs that optionally clock the entire device.  The exceptions are all devices in the TQG144 \npackage and the XC3S50AN in the FTG256 package.  The RHCLK inputs optionally clock the \nright half of the device. The LHCLK inputs optiona lly clock the left half of the device. See the \nUsing Global Clock Resources chapter in UG331 : Spartan-3 Generation FPGA User Guide for \nadditional information on these signals.IO_Lxx_#/GCLK[15:0],IO_Lxx_#/LHCLK[7:0],IO_Lxx_#/RHCLK[7:0]\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 72Package Pins by Type\nEach package has three separate voltage supply inputs—VCCINT, VCCAUX, and VCCO—and a common ground return, \nGND. The numbers of pins dedicated to these functions vary by package, as shown in Table 63 .\nA majority of package pins are user-defined I/O or input pins. However, the numbers and characteristics of these I/Os \ndepend on the device type and the package in which it is available, as shown in Table 64 . The table shows the maximum \nnumber of single-ended I/O pins available, assuming that all I/O-, INPUT -, DUAL -, VREF -, and CLK-type pins are used as \ngeneral-purpose I/O. AWAKE is co unted here as a dual-p urpose I/O pin. Likewise, the ta ble shows the maximum number of \ndifferential pin-pairs available on the package. Finally, the table shows how the total maximum user-I/Os are distributed by pin type, including the number of unconnected—N.C.—pins on the device. \nNot all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive \ncurrent than the top and bottom banks (I/O banks 0 and 2). Sim ilarly, true differential output standards, such as LVDS, \nRSDS, PPDS, miniLVDS, and TMDS, are only supported in the top or bottom banks (I/O banks 0 and 2). Inputs are unrestricted. For more details, see the “Using I/O Resources” chapter in UG331\n.CONFIG Dedicated configuration pin, two per device. Not available as a user-I/O pin. Every package has \ntwo dedicated configuration pins. Thes e pins are powered by VCCAUX. See UG332 : Spartan-3 \nGeneration Configuration User Guide  for additional information  on the DONE and PROG_B \nsignals. DONE, PROG_B\nPWR \nMGMTControl and status pins for the power-saving Suspend mode. SUSPEND is a dedicated pin and \nis powered by VCCAUX. AWAKE is a dual-purpose pi n. Unless Suspend mode  is enabled in the \napplication, AWAKE is avai lable as a user-I/O pin.SUSPEND, AWAKE\nJTAG  Dedicated JTAG pin - 4 per device. Not availabl e as a user-I/O pin. Every package has four \ndedicated JTAG pins. These pins are powered by VCCAUX. TDI, TMS, TCK, TDO \nGND  Dedicated ground pin. The number of GND pi ns depends on the package used. All must be \nconnected. GND\nVCCAUX Dedicated auxiliary power supply pin. The number of VCCAUX pins depends on the package \nused. The In-System Flash memory is powered by VCCAUX. All must be connected to +3.3V.VCCAUX\nVCCINT  Dedicated internal core logic power supply pin. The number of VCCINT pins depends on the \npackage used. All must be connected to +1.2V. VCCINT\nVCCO Along with all the other VCCO pins in the same bank, this pin supplies power to the output buffers \nwithin the I/O bank and sets the input threshold voltage for some I/O standards. All must be \nconnected.VCCO_#\nN.C. This package pin is not connected in th is specific device/package combination. N.C. \nNotes: \n1. # = I/O bank number, an integer between 0 and 3.Table  62: Types of Pins on Spartan-3AN FPGAs (Cont’d)\nType with \nColor CodeDescriptionPin Name(s) in \nType(1)\nTable  63: Power and Ground Supply Pins by Package\nPackage VCCINT VCCAUX VCCO GND\nTQG144 4 4 8 13\nFTG256 6 4 16 28\nFGG400 9 8 22 43\nFGG484 15 10 24 53\nFGG676 23 14 36 77\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 73Electronic versions of the package pino ut tables and foot-prints are available for download fr om the Xilinx website at:\nhttp://www.xilinx.com/supp ort/documentation/dat a_sheets/s3a_pin.zip\nUsing a spreadsheet program, the data can be sorted and reformatted according to any specific needs. Similarly, the \nASCII-text file is easily parsed by most scripting programs.\nPackage Overview\nTable 65  shows the five low-cost, space-saving producti on package styles for the Spartan-3AN family.\nEach package style is available in an environmentally friendl y lead-free (Pb-free) option. The Pb-free packages include an \nextra “G” in the package style name. For example, the standard “CS484” package becomes “CSG484” when ordered as the Pb-free option. Leaded (Pb) packages are available for selected devices, with the same pinout and without the “G” in the ordering code; See Table 5, page 7  for more information. The mechanical dimensions of the Pb and Pb-free packages are \nsimilar. Package drawings and package material de claration data sheets (MDDS) are available on www.xilinx.com.\nFor additional package information, see UG112 : Device Package User Guide .Table  64: Maximum User I/O by Package\nDevice PackageMaximum \nUser I/Os \nand \nInput-OnlyMaximum \nInput-\nOnlyMaximum \nDifferential \nPairsAll Possible I/Os by Type\nI/O INPUT DUAL VREF(1)CLK N.C.\nXC3S50ANTQG144 108 7 50 42 2 26 8 30 0\nFTG256(2)144 32 64 53 20 26 15 30 51\nXC3S200AN FTG256 195 35 90 69 21 52 21 32 0\nXC3S400ANFTG256 195 35 90 69 21 52 21 32 0\nFGG400 311 63 142 155 46 52 26 32 0\nXC3S700AN FGG484 372 84 165 194 61 52 33 32 3\nXC3S1400ANFGG484(2) 375 87 165 195 62 52 34 32 0\nFGG676 502 94 227 313 67 52 38 32 17\nNotes: \n1. Some VREFs are on INPUT pins. See pinout tables for details.\n2. Xilinx has issued a discontinuation notice for these highlighted devices/packages. For more information see XCN13016 : Product \nDiscontinuation Notice For Select ed Spartan-3AN FPGA Products .\nTable  65: Spartan-3AN Family Package Options(1)\nPackage Leads Type Maximum I/OsLead Pitch \n(mm)Body Area \n(mm)Height \n(mm)\nTQ144/TQG144 144 Thin Quad Flat Pack (TQFP) 108 0.5 20 x 20 1.60\nFT256/FTG256 256 Fine-pitch Thin Ball Grid Array (FBGA) 195 1.0 17 x 17 1.55\nFG400/FGG400 400 Fine-pitch Ball Grid Array (FBGA) 311 1.0 21 x 21 2.43\nFG484/FGG484 484 Fine-pitch Ball Grid Array (FBGA) 375 1.0 23 x 23 2.60FG676/FGG676 676 Fine-pitch Ball Grid Array (FBGA) 502 1.0 27 x 27 2.60\nNotes: \n1. See the package material declaration data sheet for package mass.\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 74Mechanical Drawings\nPackage drawings and package material declaration data sheets (MDDS) are available on www.xilinx.com.\nPackage Thermal Characteristics\nThe power dissipated by an FPGA application has implicatio ns on package selection and system design. The power \nconsumed by a Spartan-3AN FPGA is reported using either the Xilinx Power Estimator  or the Xilinx Power Analyzer \ncalculator integrated in the X ilinx® ISE® develo pment software. Table 66  provides the thermal characteristics for the various \nSpartan-3AN FPGA packages. This information is also available using the Thermal Query tool at \nhttp://www.xilinx.co m/cgi-bin/thermal/thermal.pl .\nThe junction-to-case thermal resistance ( θJC) indicates the difference between the temperature measured on the package \nbody (case) and the junction temperature per wa tt of power consumption. The junction-to-board ( θJB) value similarly reports \nthe difference between the board and junction temperature. The junction-to-ambient ( θJA) value reports the temperature \ndifference between the ambient environment and the junction temperature. The θJA value is reported at different air \nvelocities, measured in linear fe et per minute (LFM). The “Still Air (0 LFM)” column shows the θJA value in a system without \na fan. The thermal resistance drops with increasing air flow.\nTable  66: Spartan-3AN FPGA Package Thermal Characteristics\nDevice Package(1) Junction-to-Case \n(θJC)Junction-to-Board \n(θJB)Junction-to-Ambient ( θJA) \nat Different Air Flows\nUnits\nStill Air \n(0 LFM)250 LFM 500 LFM 750 LFM\nXC3S50ANTQG144 13.4 32.8 38.9 3 2.8 32.5 31.7 °C/Watt\nFTG256(3) °C/Watt\nXC3S200AN FTG256 7.4 23.3 29.0 23.8 23.0 22.3 °C/Watt\nXC3S400ANFTG256  5.9 13.6 25.9 21.7 20.2 19.3 °C/Watt\nFGG400 6.2 12.9 22.5 1 6.7 15.6 15.0 °C/Watt\nXC3S700AN FGG484 5.3 11.5 19.4 15.0 13.9 13.4 °C/Watt\nXC3S1400ANFGG484(3) °C/Watt\nFGG676 4.3 10.9 17.7 1 3.7 12.6 12.1 °C/Watt\nNotes: \n1. Thermal characteristics are similar for leaded (non-Pb-free) packages.\n2. Use the Thermal Query tool at http://www.xilinx.com/cgi-bin/thermal/thermal.pl  for specific device information.\n3. Xilinx has issued a discontinuation notice for these highlighted devices/packages. For more information see XCN13016 : Product \nDiscontinuation Notice For Select ed Spartan-3AN FPGA Products .\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 75TQG144: 144-lead Thin  Quad Flat Package\nThe XC3S50AN is available in the 144-lead thin quad flat package, TQG144.\nTable 67  lists all the package pins. They are sorted by bank number  and then by pin name. Pins that form a differential I/O \npair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in Table 62 ). \nThe XC3S50AN does not support the addres s output pins for the Byte-wide Periph eral Interface (BPI) configuration mode.\nAn electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: \nwww.xilinx.com/support/documenta tion/data_shee ts/s3a_pin.zip .\nPinout Table\nTable  67: Spartan-3AN TQG144 Pinout\nBank Pin Name Pin Type\n0 IO_0 P142 I/O\n0 IO_L01N_0 P111 I/O0 IO_L01P_0 P110 I/O\n0 IO_L02N_0 P113 I/O\n0 IO_L02P_0/VREF_0 P112 VREF0 IO_L03N_0 P117 I/O\n0 IO_L03P_0 P115 I/O\n0 IO_L04N_0 P116 I/O0 IO_L04P_0 P114 I/O\n0 IO_L05N_0 P121 I/O\n0 IO_L05P_0 P120 I/O0 IO_L06N_0/GCLK5 P126 GCLK\n0 IO_L06P_0/GCLK4 P124 GCLK\n0 IO_L07N_0/GCLK7 P127 GCLK0 IO_L07P_0/GCLK6 P125 GCLK\n0 IO_L08N_0/GCLK9 P131 GCLK\n0 IO_L08P_0/GCLK8 P129 GCLK0 IO_L09N_0/GCLK11 P132 GCLK\n0 IO_L09P_0/GCLK10 P130 GCLK\n0 IO_L10N_0 P135 I/O0 IO_L10P_0 P134 I/O\n0 IO_L11N_0 P139 I/O\n0 IO_L11P_0 P138 I/O0 IO_L12N_0/PUDC_B P143 DUAL\n0 IO_L12P_0/VREF_0 P141 VREF\n0 IP_0 P140 INPUT0 IP_0/VREF_0 P123 VREF\n0 VCCO_0 P119 VCCO\n0 VCCO_0 P136 VCCO\n1 IO_1 P79 I/O\n1 IO_L01N_1/LDC2 P78 DUAL1 IO_L01P_1/HDC P76 DUAL\n1 IO_L02N_1/LDC0 P77 DUAL1 IO_L02P_1/LDC1 P75 DUAL1 IO_L03N_1 P84 I/O\n1 IO_L03P_1 P82 I/O1 IO_L04N_1/RHCLK1 P85 RHCLK\n1 IO_L04P_1/RHCLK0 P83 RHCLK\n1 IO_L05N_1/TRDY1/RHCLK3 P88 RHCLK1 IO_L05P_1/RHCLK2 P87 RHCLK\n1 IO_L06N_1/RHCLK5 P92 RHCLK\n1 IO_L06P_1/RHCLK4 P90 RHCLK1 IO_L07N_1/RHCLK7 P93 RHCLK\n1 IO_L07P_1/IRDY1/RHCLK6 P91 RHCLK\n1 IO_L08N_1 P98 I/O1 IO_L08P_1 P96 I/O\n1 IO_L09N_1 P101 I/O\n1 IO_L09P_1 P99 I/O1 IO_L10N_1 P104 I/O\n1 IO_L10P_1 P102 I/O\n1 IO_L11N_1 P105 I/O1 IO_L11P_1 P103 I/O\n1 IP_1/VREF_1 P80 VREF\n1 IP_1/VREF_1 P97 VREF1 VCCO_1 P86 VCCO\n1 VCCO_1 P95 VCCO\n2 IO_2/MOSI/CSI_B P62 DUAL2 IO_L01N_2/M0 P38 DUAL\n2 IO_L01P_2/M1 P37 DUAL\n2 IO_L02N_2/CSO_B P41 DUAL\n2 IO_L02P_2/M2 P39 DUAL\n2 IO_L03N_2/VS1 P44 DUAL2 IO_L03P_2/RDWR_B P42 DUAL\n2 IO_L04N_2/VS0 P45 DUAL\n2 IO_L04P_2/VS2 P43 DUAL2 IO_L05N_2/D7 P48 DUALTable  67: Spartan-3AN TQG144 Pinout (Cont’d)\nBank Pin Name Pin Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 762 IO_L05P_2 P46 I/O\n2 IO_L06N_2/D6 P49 DUAL\n2 IO_L06P_2 P47 I/O2 IO_L07N_2/D4 P51 DUAL\n2 IO_L07P_2/D5 P50 DUAL\n2 IO_L08N_2/GCLK15 P55 GCLK\n2 IO_L08P_2/GCLK14 P54 GCLK\n2 IO_L09N_2/GCLK1 P59 GCLK2 IO_L09P_2/GCLK0 P57 GCLK\n2 IO_L10N_2/GCLK3 P60 GCLK\n2 IO_L10P_2/GCLK2 P58 GCLK2 IO_L11N_2/DOUT P64 DUAL\n2 IO_L11P_2/AWAKE P63 PWR MGMT\n2 IO_L12N_2/D3 P68 DUAL2 IO_L12P_2/INIT_B P67 DUAL\n2 IO_L13N_2/D0/DIN/MISO P71 DUAL\n2 IO_L13P_2/D2 P69 DUAL2 IO_L14N_2/CCLK P72 DUAL\n2 IO_L14P_2/D1 P70 DUAL\n2 IP_2/VREF_2 P53 VREF2 VCCO_2 P40 VCCO\n2 VCCO_2 P61 VCCO\n3 IO_L01N_3 P6 I/O3 IO_L01P_3 P4 I/O\n3 IO_L02N_3 P5 I/O\n3 IO_L02P_3 P3 I/O3 IO_L03N_3 P8 I/O\n3 IO_L03P_3 P7 I/O\n3 IO_L04N_3/VREF_3 P11 VREF3 IO_L04P_3 P10 I/O\n3 IO_L05N_3/LHCLK1 P13 LHCLK\n3 IO_L05P_3/LHCLK0 P12 LHCLK3 IO_L06N_3/IRDY2/LHCLK3 P16 LHCLK\n3 IO_L06P_3/LHCLK2 P15 LHCLK\n3 IO_L07N_3/LHCLK5 P20 LHCLK3 IO_L07P_3/LHCLK4 P18 LHCLK\n3 IO_L08N_3/LHCLK7 P21 LHCLK\n3 IO_L08P_3/TRDY2/LHCLK6 P19 LHCLK\n3 IO_L09N_3 P25 I/O\n3 IO_L09P_3 P24 I/O3 IO_L10N_3 P29 I/O\n3 IO_L10P_3 P27 I/OTable  67: Spartan-3AN TQG144 Pinout (Cont’d)\nBank Pin Name Pin Type\n3 IO_L11N_3 P30 I/O\n3 IO_L11P_3 P28 I/O\n3 IO_L12N_3 P32 I/O3 IO_L12P_3 P31 I/O\n3 IP_L13N_3/VREF_3 P35 VREF\n3 IP_L13P_3 P33 INPUT\n3 VCCO_3 P14 VCCO\n3 VCCO_3 P23 VCCO\nGND GND P9 GND\nGND GND P17 GND\nGND GND P26 GNDGND GND P34 GND\nGND GND P56 GND\nGND GND P65 GNDGND GND P81 GND\nGND GND P89 GND\nGND GND P100 GNDGND GND P106 GND\nGND GND P118 GND\nGND GND P128 GNDGND GND P137 GND\nVCCAUX SUSPEND P74 PWR MGMT\nVCCAUX DONE P73 CONFIGVCCAUX PROG_B P144 CONFIG\nVCCAUX TCK P109 JTAG\nVCCAUX TDI P2 JTAGVCCAUX TDO P107 JTAG\nVCCAUX TMS P1 JTAG\nVCCAUX VCCAUX P36 VCCAUXVCCAUX VCCAUX P66 VCCAUX\nVCCAUX VCCAUX P108 VCCAUX\nVCCAUX VCCAUX P133 VCCAUX\nVCCINT VCCINT P22 VCCINT\nVCCINT VCCINT P52 VCCINT\nVCCINT VCCINT P94 VCCINTVCCINT VCCINT P122 VCCINTTable  67: Spartan-3AN TQG144 Pinout (Cont’d)\nBank Pin Name Pin Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 77User I/Os by Bank\nTable 68  indicates how the 108 available user-I/O pins are distri buted between the four I/O banks on the TQG144 package. \nThe AWAKE pin is counted as a dual-purpose I/O.\nFootprint Migration Differences\nThe XC3S50AN FPGA is the only Spar tan-3AN device offered in the TQG144 pa ckage. The XC3S50AN FPGA is pin \ncompatible with the Spartan-3A XC3S50A FPGA in the TQ(G)144 package, although the Spartan-3A FPGA requires an external configuration source.Table  68: User I/Os Per Bank for the XC3S50AN in the TQG144 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 27 14 1 1 3 8\nRight 1 25 11 0 4 2 8\nBottom 2 30 2 0 21 1 6\nLeft 3 26 15 1 0 2 8\nTotal 108 42 2 26 8 30\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 78TQG144 Footprint\nNote: Pin 1 indicator in top-left corner and logo orientation.\nX-Ref Target - Figure 19\nFigure 19: XC3S50AN FPGA in TQG144 Package Footprint (Top View)\n42I/O: Unrestricted, general-purpose \nuser I/O25DUAL:  Configuration pins, then \npossible user I/O8VREF:  User I/O or input voltage \nreference for bank\n2INPUT:  Unrestricted, \ngeneral-purpose input pin30CLK:  User I/O, input, or global \nbuffer input8VCCO:  Output voltage supply for \nbank\n2CONFIG:  Dedicated configuration \npins4JTAG:  Dedicated JTAG port pins4VCCINT:  Internal core supply \nvoltage (+1.2V)\n0 N.C.:  Not connected 13 GND:  Ground 4 VCCAUX:  Auxiliary supply voltage\n2SUSPEND:  Dedicated SUSPEND \nand dual-purpose AWAKE Power \nManagement pins\nPROG_B\nIO_L12N_0/PUDC_BIO_0IO_L12P_0/VREF_0\nIP_0IO_L11N_0IO_L11P_0GNDVCCO_0\nIO_L10N_0\nIO_L10P_0\nVCCAUXIO_L09N_0/GCLK11IO_L0 8N_0/GCLK9\nIO_L09P_0/GCLK10\nIO_L0 8P_0/GCLK 8\nGND\nIO_L07N_0/GCLK7\nIO_L06N_0/GCLK5\nIO_L07P_0/GCLK6\nIO_L06P_0/GCLK4IP_0/VREF_0VCCINT\nIO_L05N_0\nIO_L05P_0\nVCCO_0\nGND\nIO_L0 3N_0\nIO_L04N_0\nIO_L0 3P_0\nIO_L04P_0\nIO_L02N_0\nIO_L02P_0/VREF_0\nIO_L01N_0\nIO_L01P_0TCK144\n143\n142\n141\n140139\n138\n137\n136\n135\n134\n133\n132\n131\n130\n129128\n127126125124\n123\n122\n121120\n119\n118\n117\n116\n115\n114\n113\n112\n111\n110\n109TMS 1 108VCCAUX\nTDI 2 107TDO\nIO_L02P_ 33X106GND\nIO_L01P_ 3 4 105 IO_L11N_1\nIO_L02N_ 3 5 104 IO_L10N_1\nIO_L01N_ 3 6 103IO_L11P_1\nIO_L0 3P_3 7 102 IO_L10P_1\nIO_L0 3N_38 101 IO_L09N_1\nGND 9 100GND\nIO_L04P_ 310 99 IO_L09P_1\nIO_L04N_ 3/VREF_ 311 98IO_L0 8N_1\nIO_L05P_ 3/LHCLK 012 97 IP_1/VREF_1\nIO_L05N_ 3/LHCLK1 13 96 IO_L0 8P_1\nVCCO_ 314 95 VCCO_1\nIO_L06P_ 3/LHCLK2 15 94VCCINT\nIO_L06N_ 3/LHCLK 316 93IO_L07N_1/RHCLK 7\nGND 17 92IO_L06N_1/RHCLK 5\nIO_L07P_ 3/LHCLK 418 91IO_L07P_1/RHCLK 6\nIO_L0 8P_3/LHCLK 619 90IO_L06P_1/RHCLK 4\nIO_L07N_ 3/LHCLK 520 89GND\nIO_L0 8N_3/LHCLK 721 88IO_L05N_1/RHCLK 3\nVCCINT 22 87IO_L05P_1/RHCLK2\nVCCO_ 323 86 VCCO_1\nIO_L09P_ 324 85IO_L04N_1/RHCLK1\nIO_L09N_ 325 84 IO_L0 3N_1\nGND 26 83IO_L04P_1/RHCLK 0\nIO_L10P_ 327 82 IO_L0 3P_1\nIO_L11P_ 328 81GND\nIO_L10N_ 329 80 IP_1/VREF_1\nIO_L11N_ 33 0 79 IO_1\nIO_L12P_ 33 1 78IO_L01N_1/LDC2\nIO_L12N_ 33 2 77 IO_L02N_1/LDC 0\nIP_L1 3P_33 3 76 IO_L01P_1 /HDC\nGND 34 75 IO_L02P_1 /LDC1\nIP_L1 3N_3/VREF_ 335 74SUSPEND\nVCCAUX 36 73DONE37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n495051\n52\n53\n54\n55\n56\n5758\n59\n60\n6162\n63\n64\n65\n6667\n68\n69\n70\n71\n72IO_L01P_2/M1\nIO_L01N_2/M0\nIO_L02P_2/M2\nVCCO_2\nIO_L02N_2/C SO_B\nIO_L0 3P_2/RDWR_B\nIO_L04P_2/V S2\nIO_L0 3N_2/V S1\nIO_L04N_2/V S0\nIO_L05P_2\nIO_L06P_2\nIO_L05N_2/D7\nIO_L06N_2/D6\nIO_L07P_2/D5\nIO_L07N_2/D4\nVCCINT\nIP_2/VREF_2\nIO_L0 8P_2/GCLK14\nIO_L0 8N_2/GCLK15\nGND\nIO_L09P_2/GCLK0\nIO_L10P_2/GCLK2\nIO_L09N_2/GCLK1\nIO_L10N_2/GCLK 3\nVCCO_2\nIO_2/MO SI/CSI_B\nIO_L11P_2/AWAKE\nIO_L11N_2/DOUT\nGND\nVCCAUX\nIO_L12P_2/INIT_B\nIO_L12N_2/D 3\nIO_L1 3P_2/D2\nIO_L14P_2/D1\nIO_L1 3N_2/D0/DIN/MI S\nO\nIO_L14N_2/CCLKBank 3\nBank 1Bank 0\nBank 2\nDS529-4_10_0 31207\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 79FTG256: 256-Ball Fine-Pitch , Thin Ball Grid Array\nXilinx has issued a discontinuation notice fo r the XC3S50AN in the FT(G)256 package. See XCN13016 : Product \nDiscontinuation Notice For Selected Spartan-3AN FPGA Products .\nThe 256-ball fine-pitch, thin ball grid array package, FTG256, supports the XC3S200AN and XC3S400AN devices. Table 69  \nlists all the package pins for these devices including the di scontinued XC3S50AN. They are sorted by bank number and then \nby the pin name of the largest device. Pins that form a differential I/O pair appear together in the table. The differential I/ O \npairs that have different assignments between the XC3S50AN and the XC3S200AN or XC3S400AN are highlighted in light blue in Table 69 . See Footprint Migration Differences, page 87  for additional information. The table also shows the pin \nnumber for each pin and the pin type (as defined in Table 62 ).\nThe footprints for the XC3S200AN and XC3S400AN in the FTG256 are identical. Figure 21  shows the common footprint for \nthe XC3S200AN and XC3S400AN. The discontinued XC3S50AN footprint is compatible with the XC3S200AN and XC3S400AN, however, there are 51 unconnected balls (indicated as N.C. in Table 69 ).\nTable 72  summarizes the discontinued XC3S50AN FPGA footpr int migration differences for the FTG256 package.\nThe XC3S50AN does not support the addres s output pins for the byte-wide peripheral interface (BPI) configuration mode.\nAn electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: \nwww.xilinx.com/support/documenta tion/data_shee ts/s3a_pin.zip\n.\nPinout Table\nTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\n0 IO_L01N_0 IO_L01N_0 C13 I/O\n0 IO_L01P_0 IO_L01P_0 D13 I/O\n0 IO_L02N_0 IO_L02N_0 B14 I/O0 IO_L02P_0/VREF_0 IO_L02P_0/VREF_0 B15 VREF\n0 IO_L03N_0 IO_L03N_0 D11 I/O\n0 IO_L03P_0 IO_L03P_0 C12 I/O0 IO_L04N_0 IO_L04N_0 A13 I/O\n0 IO_L04P_0 IO_L04P_0 A14 I/O\n0 N.C. IO_L05N_0 A12 I/O\n0 IP_0 IO_L05P_0 B12 I/O\n0 N.C. IO_L06N_0/VREF_0 E10 VREF\n0 N.C. IO_L06P_0 D10 I/O\n0 IO_L07N_0 IO_L07N_0 A11 I/O\n0 IO_L07P_0 IO_L07P_0 C11 I/O\n0 IO_L08N_0 IO_L08N_0 A10 I/O0 IO_L08P_0 IO_L08P_0 B10 I/O\n0 IO_L09N_0/GCLK5 IO_L09N_0/GCLK5 D9 GCLK\n0 IO_L09P_0/GCLK4 IO_L09P_0/GCLK4 C10 GCLK0 IO_L10N_0/GCLK7 IO_L10N_0/GCLK7 A9 GCLK0 IO_L10P_0/GCLK6 IO_L10P_0/GCLK6 C9 GCLK\n0 IO_L11N_0/GCLK9 IO_L11N_0/GCLK9 D8 GCLK\n0 IO_L11P_0/GCLK8 IO_L11P_0/GCLK8 C8 GCLK0 IO_L12N_0/GCLK11 IO_L12N_0/GCLK11 B8 GCLK\n0 IO_L12P_0/GCLK10 IO_L12P_0/GCLK10 A8 GCLK\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 800 N.C. IO_L13N_0 C7 I/O\n0 N.C. IO_L13P_0 A7 I/O\n0 N.C. IO_L14N_0/VREF_0 E7 VREF\n0 N.C. IO_L14P_0 F8 I/O\n0 IO_L15N_0 IO_L15N_0 B6 I/O0 IO_L15P_0 IO_L15P_0 A6 I/O0 IO_L16N_0 IO_L16N_0 C6 I/O\n0 IO_L16P_0 IO_L16P_0 D7 I/O\n0 IO_L17N_0 IO_L17N_0 C5 I/O0 IO_L17P_0 IO_L17P_0 A5 I/O\n0 IO_L18N_0 IO_L18N_0 B4 I/O\n0 IO_L18P_0 IO_L18P_0 A4 I/O0 IO_L19N_0 IO_L19N_0 B3 I/O\n0 IO_L19P_0 IO_L19P_0 A3 I/O\n0 IO_L20N_0/PUDC_B IO_L20N_0/PUDC_B D5 DUAL0 IO_L20P_0/VREF_0 IO_L20P_0/VREF_0 C4 VREF\n0 IP_0 IP_0 D6 INPUT\n0 IP_0 IP_0 D12 INPUT0 IP_0 IP_0 E6 INPUT\n0 IP_0 IP_0 F7 INPUT\n0 IP_0 IP_0 F9 INPUT0 IP_0 IP_0 F10 INPUT\n0 IP_0/VREF_0 IP_0/VREF_0 E9 VREF\n0 VCCO_0 VCCO_0 B5 VCCO0 VCCO_0 VCCO_0 B9 VCCO\n0 VCCO_0 VCCO_0 B13 VCCO\n0 VCCO_0 VCCO_0 E8 VCCO1 IO_L01N_1/LDC2 IO_L01N_1/LDC2 N14 DUAL\n1 IO_L01P_1/HDC IO_L01P_1/HDC N13 DUAL\n1 IO_L02N_1/LDC0 IO_L02N_1/LDC0 P15 DUAL1 IO_L02P_1/LDC1 IO_L02P_1/LDC1 R15 DUAL\n1 IO_L03N_1 IO_L03N_1/A1 N16 DUAL\n1 IO_L03P_1 IO_L03P_1/A0 P16 DUAL\n1 N.C. IO_L05N_1/VREF_1 M14 VREF\n1 N.C. IO_L05P_1 M13 I/O\n1 N.C. IO_L06N_1/A3 K13 DUAL\n1 N.C. IO_L06P_1/A2 L13 DUAL\n1 N.C. IO_L07N_1/A5 M16 DUAL\n1 N.C. IO_L07P_1/A4 M15 DUAL\n1 N.C. IO_L08N_1/A7 L16 DUALTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 811 N.C. IO_L08P_1/A6 L14 DUAL\n1 IO_L10N_1 IO_L10N_1/A9 J13 DUAL\n1 IO_L10P_1 IO_L10P_1/A8 J12 DUAL\n1 IO_L11N_1/RHCLK1 IO_L11N_1/RHCLK1 K14 RHCLK\n1 IO_L11P_1/RHCLK0 IO_L11P_1/RHCLK0 K15 RHCLK1 IO_L12N_1/TRDY1/RHCLK3 IO_L12N_1/TRDY1/RHCLK3 J16 RHCLK1 IO_L12P_1/RHCLK2 IO_L12P_1/RHCLK2 K16 RHCLK\n1 IO_L14N_1/RHCLK5 IO_L14N_1/RHCLK5 H14 RHCLK\n1 IO_L14P_1/RHCLK4 IO_L14P_1/RHCLK4 J14 RHCLK1 IO_L15N_1/RHCLK7 IO_L15N_1/RHCLK7 H16 RHCLK\n1 IO_L15P_1/IRDY1/RHCLK6 IO _L15P_1/IRDY1/RHCLK6 H15 RHCLK\n1 N.C. IO_L16N_1/A11 F16 DUAL\n1 N.C. IO_L16P_1/A10 G16 DUAL\n1 N.C. IO_L17N_1/A13 G14 DUAL\n1 N.C. IO_L17P_1/A12 H13 DUAL\n1 N.C. IO_L18N_1/A15 F15 DUAL\n1 N.C. IO_L18P_1/A14 E16 DUAL\n1 N.C. IO_L19N_1/A17 F14 DUAL\n1 N.C. IO_L19P_1/A16 G13 DUAL\n1 IO_L20N_1 IO_L20N_1/A19 F13 DUAL\n1 IO_L20P_1 IO_L20P_1/A18 E14 DUAL\n1 IO_L22N_1 IO_L22N_1/A21 D15 DUAL\n1 IO_L22P_1 IO_L22P_1/A20 D16 DUAL\n1 IO_L23N_1 IO_L23N_1/A23 D14 DUAL\n1 IO_L23P_1 IO_L23P_1/A22 E13 DUAL\n1 IO_L24N_1 IO_L24N_1/A25 C15 DUAL\n1 IO_L24P_1 IO_L24P_1/A24 C16 DUAL\n1 IP_L04N_1/VREF_1 IP_L04N_1/VREF_1 K12 VREF\n1 IP_L04P_1 IP_L04P_1 K11 INPUT\n1 N.C. IP_L09N_1 J11 INPUT\n1 N.C. IP_L09P_1/VREF_1 J10 VREF\n1 IP_L13N_1 IP_L13N_1 H11 INPUT\n1 IP_L13P_1 IP_L13P_1 H10 INPUT1 IP_L21N_1 IP_L21N_1 G11 INPUT\n1 IP_L21P_1/VREF_1 IP_L21P_1/VREF_1 G12 VREF\n1 IP_L25N_1 IP_L25N_1 F11 INPUT1 IP_L25P_1/VREF_1 IP_L25P_1/VREF_1 F12 VREF1 VCCO_1 VCCO_1 E15 VCCO\n1 VCCO_1 VCCO_1 H12 VCCO\n1 VCCO_1 VCCO_1 J15 VCCOTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 821 VCCO_1 VCCO_1 N15 VCCO\n2 IO_L01N_2/M0 IO_L01N_2/M0 P4 DUAL2 IO_L01P_2/M1 IO_L01P_2/M1 N4 DUAL\n2 IO_L02N_2/CSO_B IO_L02N_2/CSO_B T2 DUAL\n2 IO_L02P_2/M2 IO_L02P_2/M2 R2 DUAL\n2 IO_L04P_2/VS2 IO_L03N_2/VS2 T3 DUAL\n2 IO_L03P_2/RDWR_B IO_L03P_2/RDWR_B R3 DUAL\n2 IO_L04N_2/VS0 IO_L04N_2/VS0 P5 DUAL\n2 IO_L03N_2/VS1 IO_L04P_2/VS1 N6 DUAL\n2 IO_L06P_2 IO_L05N_2 R5 I/O\n2 IO_L05P_2 IO_L05P_2 T4 I/O\n2 IO_L06N_2/D6 IO_L06N_2/D6 T6 DUAL\n2 IO_L05N_2/D7 IO_L06P_2/D7 T5 DUAL\n2 N.C. IO_L07N_2 P6 I/O\n2 N.C. IO_L07P_2 N7 I/O\n2 IO_L08N_2/D4 IO_L08N_2/D4 N8 DUAL\n2 IO_L08P_2/D5 IO_L08P_2/D5 P7 DUAL\n2 N.C. IO_L09N_2/GCLK13 T7 GCLK\n2 N.C. IO_L09P_2/GCLK12 R7 GCLK\n2 IO_L10N_2/GCLK15 IO_L10N_2/GCLK15 T8 GCLK\n2 IO_L10P_2/GCLK14 IO_L10P_2/GCLK14 P8 GCLK2 IO_L11N_2/GCLK1 IO_L11N_2/GCLK1 P9 GCLK\n2 IO_L11P_2/GCLK0 IO_L11P_2/GCLK0 N9 GCLK\n2 IO_L12N_2/GCLK3 IO_L12N_2/GCLK3 T9 GCLK2 IO_L12P_2/GCLK2 IO_L12P_2/GCLK2 R9 GCLK\n2 N.C. IO_L13N_2 M10 I/O\n2 N.C. IO_L13P_2 N10 I/O\n2 IO_L14P_2/MOSI/CSI_B IO_L14N_2/MOSI/CSI_B P10 DUAL\n2 IO_L14N_2 IO_L14P_2 T10 I/O\n2 IO_L15N_2/DOUT IO_L15N_2/DOUT R11 DUAL2 IO_L15P_2/AWAKE IO_L15P_2/AWAKE T11 PWR MGMT\n2 IO_L16N_2 IO_L16N_2 N11 I/O\n2 IO_L16P_2 IO_L16P_2 P11 I/O2 IO_L17N_2/D3 IO_L17N_2/D3 P12 DUAL\n2 IO_L17P_2/INIT_B IO_L17P_2/INIT_B T12 DUAL\n2 IO_L20P_2/D1 IO_L18N_2/D1 R13 DUAL\n2 IO_L18P_2/D2 IO_L18P_2/D2 T13 DUAL\n2 N.C. IO_L19N_2 P13 I/O\n2 N.C. IO_L19P_2 N12 I/O\n2 IO_L20N_2/CCLK IO_L20N_2/CCLK R14 DUALTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 832 IO_L18N_2/D0/DIN/MISO IO_L20P_2/D0/DIN/MISO T14 DUAL\n2 IP_2 IP_2 L7 INPUT2 IP_2 IP_2 L8 INPUT\n2 IP_2/VREF_2 IP_2/VREF_2 L9 VREF\n2 IP_2/VREF_2 IP_2/VREF_2 L10 VREF2 IP_2/VREF_2 IP_2/VREF_2 M7 VREF2 IP_2/VREF_2 IP_2/VREF_2 M8 VREF\n2 IP_2/VREF_2 IP_2/VREF_2 M11 VREF\n2 IP_2/VREF_2 IP_2/VREF_2 N5 VREF2 VCCO_2 VCCO_2 M9 VCCO\n2 VCCO_2 VCCO_2 R4 VCCO\n2 VCCO_2 VCCO_2 R8 VCCO2 VCCO_2 VCCO_2 R12 VCCO\n3 IO_L01N_3 IO_L01N_3 C1 I/O\n3 IO_L01P_3 IO_L01P_3 C2 I/O3 IO_L02N_3 IO_L02N_3 D3 I/O\n3 IO_L02P_3 IO_L02P_3 D4 I/O\n3 IO_L03N_3 IO_L03N_3 E1 I/O3 IO_L03P_3 IO_L03P_3 D1 I/O\n3 N.C. IO_L05N_3 E2 I/O\n3 N.C. IO_L05P_3 E3 I/O\n3 N.C. IO_L07N_3 G4 I/O\n3 N.C. IO_L07P_3 F3 I/O\n3 IO_L08N_3/VREF_3 IO_L08N_3/VREF_3 G1 VREF3 IO_L08P_3 IO_L08P_3 F1 I/O\n3 N.C. IO_L09N_3 H4 I/O\n3 N.C. IO_L09P_3 G3 I/O\n3 N.C. IO_L10N_3 H5 I/O\n3 N.C. IO_L10P_3 H6 I/O\n3 IO_L11N_3/LHCLK1 IO_L11N_3/LHCLK1 H1 LHCLK3 IO_L11P_3/LHCLK0 IO_L11P_3/LHCLK0 G2 LHCLK\n3 IO_L12N_3/IRDY2/LHCLK3 IO_L12N_3/IRDY2/LHCLK3 J3 LHCLK\n3 IO_L12P_3/LHCLK2 IO_L12P_3/LHCLK2 H3 LHCLK3 IO_L14N_3/LHCLK5 IO_L14N_3/LHCLK5 J1 LHCLK\n3 IO_L14P_3/LHCLK4 IO_L14P_3/LHCLK4 J2 LHCLK\n3 IO_L15N_3/LHCLK7 IO_L15N_3/LHCLK7 K1 LHCLK3 IO_L15P_3/TRDY2/LHCLK6 IO_L1 5P_3/TRDY2/LHCLK6 K3 LHCLK\n3 N.C. IO_L16N_3 L2 I/O\n3 N.C. IO_L16P_3/VREF_3 L1 VREF\n3 N.C. IO_L17N_3 J6 I/OTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 843 N.C. IO_L17P_3 J4 I/O\n3 N.C. IO_L18N_3 L3 I/O\n3 N.C. IO_L18P_3 K4 I/O\n3 N.C. IO_L19N_3 L4 I/O\n3 N.C. IO_L19P_3 M3 I/O\n3 IO_L20N_3 IO_L20N_3 N1 I/O3 IO_L20P_3 IO_L20P_3 M1 I/O\n3 IO_L22N_3 IO_L22N_3 P1 I/O\n3 IO_L22P_3 IO_L22P_3 N2 I/O3 IO_L23N_3 IO_L23N_3 P2 I/O\n3 IO_L23P_3 IO_L23P_3 R1 I/O\n3 IO_L24N_3 IO_L24N_3 M4 I/O3 IO_L24P_3 IO_L24P_3 N3 I/O\n3 IP_L04N_3/VREF_3 IP_L04N_3/VREF_3 F4 VREF\n3 IP_L04P_3 IP_L04P_3 E4 INPUT\n3 N.C. IP_L06N_3/VREF_3 G5 VREF\n3 N.C. IP_L06P_3 G6 INPUT\n3 IP_L13N_3 IP_L13N_3 J7 INPUT3 IP_L13P_3 IP_L13P_3 H7 INPUT\n3 IP_L21N_3 IP_L21N_3 K6 INPUT\n3 IP_L21P_3 IP_L21P_3 K5 INPUT3 IP_L25N_3/VREF_3 IP_L25N_3/VREF_3 L6 VREF\n3 IP_L25P_3 IP_L25P_3 L5 INPUT\n3 VCCO_3 VCCO_3 D2 VCCO3 VCCO_3 VCCO_3 H2 VCCO\n3 VCCO_3 VCCO_3 J5 VCCO\n3 VCCO_3 VCCO_3 M2 VCCO\nGND GND GND A1 GND\nGND GND GND A16 GND\nGND GND GND B7 GNDGND GND GND B11 GND\nGND GND GND C3 GND\nGND GND GND C14 GNDGND GND GND E5 GND\nGND GND GND E12 GND\nGND GND GND F2 GNDGND GND GND F6 GNDGND GND GND G8 GND\nGND GND GND G10 GND\nGND GND GND G15 GNDTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 85GND GND GND H9 GND\nGND GND GND J8 GNDGND GND GND K2 GND\nGND GND GND K7 GND\nGND GND GND K9 GNDGND GND GND L11 GNDGND GND GND L15 GND\nGND GND GND M5 GND\nGND GND GND M12 GNDGND GND GND P3 GND\nGND GND GND P14 GND\nGND GND GND R6 GNDGND GND GND R10 GND\nGND GND GND T1 GND\nGND GND GND T16 GND\nVCCAUX SUSPEND SUSPEND R16 PWR MGMT\nVCCAUX DONE DONE T15 CONFIG\nVCCAUX PROG_B PROG_B A2 CONFIGVCCAUX TCK TCK A15 JTAG\nVCCAUX TDI TDI B1 JTAG\nVCCAUX TDO TDO B16 JTAGVCCAUX TMS TMS B2 JTAG\nVCCAUX VCCAUX VCCAUX E11 VCCAUX\nVCCAUX VCCAUX VCCAUX F5 VCCAUXVCCAUX VCCAUX VCCAUX L12 VCCAUX\nVCCAUX VCCAUX VCCAUX M6 VCCAUX\nVCCINT VCCINT VCCINT G7 VCCINTVCCINT VCCINT VCCINT G9 VCCINT\nVCCINT VCCINT VCCINT H8 VCCINT\nVCCINT VCCINT VCCINT J9 VCCINTVCCINT VCCINT VCCINT K8 VCCINT\nVCCINT VCCINT VCCINT K10 VCCINTTable  69:  Spartan-3AN FTG256 Pinout (XC3S50AN (Discontinued), XC3S200AN, XC3S400AN) (Cont’d)\nBank XC3S50AN Pin Name (Discontinued) XC 3S200AN/XC3S400AN Pin Name FTG256 Ball Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 86User I/Os by Bank\nTable 70  and Table 71  indicate how the available user-I/O pins are distributed between the four I/O banks on the FTG256 \npackage. The AWAKE pin is counted as a dual-purpose I/O. The XC3S50AN FPGA (which is discontinued in the FTG256 \npackage) has 51 unconnected balls, labeled with an  N.C. type. These pins are also indicated in Figure 20 .\nTable  70:  User I/Os Per Bank on XC3S50AN(1) in the FTG256 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 40 21 7 1 3 8\nRight 1 32 12 5 4 3 8\nBottom 2 40 5 2 21 6 6\nLeft 3 32 15 6 0 3 8\nTotal 144 53 20 26 15 30\nNotes: \n1. Xilinx has issued a discontinuation notice for the XC3S50AN in the FT(G)256 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products .\nTable  71: User I/Os Per Bank on XC3S200AN and XC3S400AN in the FTG256 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 47 27 6 1 5 8\nRight 1 50 1 6 30 5 8\nBottom 2 48 11 2 21 6 8\nLeft 3 50 30 7 0 5 8\nTotal 195 69 21 52 21 32\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 87Footprint Migration Differences\nUnconnected Balls on XC3S50AN (Discontinued in the FTG256 Package)\nTable 72  summarizes any footprint and functionality differences between the XC3S50AN and the XC3S200AN or \nXC3S400AN devices for migration between these devices in  the FTG256 package. The XC3S200AN and XC3S400AN have \nidentical pinouts. The XC3S50AN pinout is compatible with the XC3S200AN and XC3S400AN, however, there are 51 \nunconnected balls and one functionally different ball. Genera lly, designs migrate upward from the XC3S50AN to either the \nXC3S200AN or XC3S400AN. If using differential I/O, see Table 73 . If using the BPI configuration mode (parallel Flash), see \nTable 74 .\nIn Table 72 , the arrow ( →) indicates that this pin can unconditionally migrat e from the device on the left to the device on the \nright. Migration in the other direction is possible depending on how the pin is configured for the device on the right.\nTable  72: FTG256 XC3S50AN(1) Footprint Migration/Differences\nFTG256 Ball Bank XC3S50AN Migration XC3S200AN or XC3S400AN\nA7 0 N.C. → I/O\nA12 0 N.C. → I/O\nB12 0 INPUT → I/O\nC7 0 N.C. → I/O\nD10 0 N.C. → I/O\nE2 3 N.C. → I/O\nE3 3 N.C. → I/O\nE7 0 N.C. → I/O/VREF\nE10 0 N.C. → I/O/VREF\nE16 1 N.C. → I/O\nF3 3 N.C. → I/O\nF8 0 N.C. → I/O\nF14 1 N.C. → I/O\nF15 1 N.C. → I/O\nF16 1 N.C. → I/O\nG3 3 N.C. → I/O\nG4 3 N.C. → I/O\nG5 3 N.C. → INPUT/VREF\nG6 3 N.C. → INPUT\nG13 1 N.C. → I/O\nG14 1 N.C. → I/O\nG16 1 N.C. → I/O\nH4 3 N.C. → I/O\nH5 3 N.C. → I/O\nH6 3 N.C. → I/O\nH13 1 N.C. → I/O\nJ4 3 N.C. → I/O\nJ6 3 N.C. → I/O\nJ10 1 N.C. → INPUT/VREF\nJ11 1 N.C. → INPUT\nK4 3 N.C. → I/O\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 88K13 1 N.C. → I/O\nL1 3 N.C. → I/O/VREF\nL2 3 N.C. → I/O\nL3 3 N.C. → I/O\nL4 3 N.C. → I/O\nL13 1 N.C. → I/O\nL14 1 N.C. → I/O\nL16 1 N.C. → I/O\nM3 3 N.C. → I/O\nM10 2 N.C. → I/O\nM13 1 N.C. → I/O\nM14 1 N.C. → I/O/VREF\nM15 1 N.C. → I/O\nM16 1 N.C. → I/O\nN7 2 N.C. → I/O\nN10 2 N.C. → I/O\nN12 2 N.C. → I/O\nP6 2 N.C. → I/O\nP13 2 N.C. → I/O\nR7 2 N.C. → I/O\nT7 2 N.C. → I/O\nNumber of Differences: 52\nNotes: \n1. Xilinx has issued a discontinuation notice for the XC3S50AN in the FT(G)256 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products .Table  72: FTG256 XC3S50AN(1) Footprint Migration/Differences (Cont’d)\nFTG256 Ball Bank XC3S50AN Migration XC3S200AN or XC3S400AN\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 89XC3S50AN Differential I/O Alignment Differences\nAlso, some differential I/O pairs on the discontinued XC3S50 AN FPGA are aligned differently than the corresponding pairs \non the XC3S200AN or XC3S400AN FPGAs, as shown in Table 73 . All the mismatched pairs are in I/O Bank 2. The N side \nof each pair is shaded.\nXC3S50AN Does Not Have BPI Mode Address Outputs\nThe XC3S50AN FPGA does not generate the BPI -mode address pins during configuration. Table 74  summarizes these \ndifferences.\nThe Spartan-3AN FPGAs are pin compatible with the same dens ity Spartan-3A FPGAs in the FT(G)256 package, although \nthe Spartan-3A FPGAs require an external configuration source.\nFTG256 Footprint (XC3S50AN)\nXilinx has issued a discontinuation notice fo r the XC3S50AN in the FT(G)256 package. See XCN13016 : Product \nDiscontinuation Notice For Selected Spartan-3AN FPGA Products .Table  73:  Differential I/O Differences in FTG256\nFTG256 Ball Bank XC3S50AN(1)XC3S200AN or XC3S400AN\nT3\n2IO_L04P_2/VS2 IO_L03N_2/VS2\nN6 IO_L03N_2/VS1 IO_L04P_2/VS1\nR5 IO_L06P_2 IO_L05N_2\nT5 IO_L05N_2/D7 IO_L06P_2/D7\nP10 IO_L14P_2/MOSI/CSI_B IO_L14N_2/MOSI/CSI_B \nT10 IO_L14N_2 IO_L14P_2\nR13 IO_L20P_2 IO_L18N_2\nT14 IO_L18N_2 IO_L20P_2\nNotes: \n1. Xilinx has issued a discontinuation notice for the XC3S50AN in the FT(G)256 package. See XCN13016 : \nProduct Discontinuation Notice For Selected Spartan-3AN FPGA Products .\nTable  74:  XC3S50AN BPI Functional Differences\nFTG256 Ball Bank XC3S50AN(1)XC3S200AN or XC3S400AN\nN16\n1IO_L03N_1 IO_L03N_1/A1\nP16 IO_L03P_1 IO_L03P_1/A0\nJ13 IO_L10N_1 IO_L10N_1/A9\nJ12 IO_L10P_1 IO_L10P_1/A8\nF13 IO_L20N_1 IO_L20N_1/A19\nE14 IO_L20P_1 IO_L20P_1/A18\nD15 IO_L22N_1 IO_L22N_1/A21\nD16 IO_L22P_1 IO_L22P_1/A20\nD14 IO_L23N_1 IO_L23N_1/A23\nE13 IO_L23P_1 IO_L23P_1/A22\nC15 IO_L24N_1 IO_L24N_1/A25\nC16 IO_L24P_1 IO_L24P_1/A24\nNotes: \n1. Xilinx has issued a discontinuation notice fo r the XC3S50AN in the FT(G)256 package. See XCN13016 : \nProduct Discontinuation Notice For Selected Spartan-3AN FPGA Products .\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 90Figure 20:  XC3S50AN FTG256 Package Footprint (Top View)DS529-4_09_012009123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6\nA GND\nPROG_BI/O\nL19P_0I/O\nL18P_0I/O\nL17P_0I/O\nL15P_0N.C.I/O\nL12P_0\nGCLK10I/O\nL10N_0\nGCLK7I/O\nL08N_0I/O\nL07N_0N.C.I/O\nL04N_0I/O\nL04P_0TCK GND\nB TDI TMSI/O\nL19N_0I/O\nL18N_0VCCO_0I/O\nL15N_0GNDI/O\nL12N_0\nGCLK11VCCO_0I/O\nL08P_0GND INPUT VCCO_0I/O\nL02N_0I/O\nL02P_0\nVREF_0TDO\nCI/O\nL01N_3I/O\nL01P_3GNDI/O\nL20P_0\nVREF_0I/O\nL17N_0I/O\nL16N_0N.C.I/O\nL11P_0\nGCLK8I/O\nL10P_0\nGCLK6I/O\nL09P_0\nGCLK4I/O\nL07P_0I/O\nL03P_0I/O\nL01N_0GNDI/O\nL24N_1I/O\nL24P_1\nDI/O\nL03P_3VCCO_3I/O\nL02N_3I/O\nL02P_3I/O\nL20N_0\nPUDC_BINPUTI/O\nL16P_0I/O\nL11N_0\nGCLK9I/O\nL09N_0\nGCLK5N.C.I/O\nL03N_0INPUTI/O\nL01P_0I/O\nL23N_1I/O\nL22N_1I/O\nL22P_1\nEI/O\nL03N_3N.C. N.C.INPUT\nL04P_3GND INPUT N.C. VCCO_0INPUT\nVREF_0N.C. VCCAUX GNDI/O\nL23P_1I/O\nL20P_1VCCO_1 N.C.\nFI/O\nL08P_3GND N.C.INPUT\nL04N_3\nVREF_3VCCAUX GND INPUT N.C. INPUT INPUTINPUT\nL25N_1INPUT\nL25P_1\nVREF_1I/O\nL20N_1N.C. N.C. N.C.\nGI/O\nL08N_3\nVREF_3I/O\nL11P_3\nLHCLK0N.C. N.C. N.C. N.C. VCCINT GND VCCINT GNDINPUT\nL21N_1INPUT\nL21P_1\nVREF_1N.C. N.C. GND N.C.\nHI/O\nL11N_3\nLHCLK1VCCO_3I/O\nL12P_3\nLHCLK2N.C. N.C. N.C.INPUT\nL13P_3VCCINT GNDINPUT\nL13P_1INPUT\nL13N_1VCCO_1 N.C.I/O\nL14N_1\nRHCLK5I/O\nL15P_1\nIRDY1\nRHCLK 6I/O\nL15N_1\nRHCLK7\nJI/O\nL14N_3\nLHCLK5I/O\nL14P_3\nLHCLK4I/O\nL12N_3\nIRDY2\nLHCLK3N.C. VCCO_3 N.C.INPUT\nL13N_3GND VCCINT N.C. N.C.I/O\nL10P_1I/O\nL10N_1I/O\nL14P_1\nRHCLK4VCCO_1I/O\nL12N_1\nTRDY1\nRHCLK 3\nKI/O\nL15N_3\nLHCLK7GNDI/O\nL15P_3\nTRDY2\nLHCLK6N.C.INPUT\nL21P_3INPUT\nL21N_3GND VCCINT GND VCCINTINPUT\nL04P_1INPUT\nL04N_1\nVREF_1N.C.I/O\nL11N_1\nRHCLK1I/O\nL11P_1\nRHCLK0I/O\nL12P_1\nRHCLK2\nL N.C. N.C. N.C. N.C.INPUT\nL25P_3INPUT\nL25N_3\nVREF_3INPUT INPUTINPUT\nVREF_2INPUT\nVREF_2GND VCCAUX N.C. N.C. GND N.C.\nMI/O\nL20P_3VCCO_3 N.C.I/O\nL24N_3GND VCCAUXINPUT\nVREF_2INPUT\nVREF_2VCCO_2 N.C.INPUT\nVREF_2GND N.C. N.C. N.C. N.C.\nNI/O\nL20N_3I/O\nL22P_3I/O\nL24P_3I/O\nL01P_2\nM1INPUT\nVREF_2I/O\nL03N_2\nVS1N.C.I/O\nL08N_2\nD4I/O\nL11P_2\nGCLK0N.C.I/O\nL16N_2N.C.I/O\nL01P_1\nHDCI/O\nL01N_1\nLDC2VCCO_1I/O\nL03N_1\nPI/O\nL22N_3I/O\nL23N_3GNDI/O\nL01N_2\nM0I/O\nL04N_2\nVS0N.C.I/O\nL08P_2\nD5I/O\nL10P_2\nGCLK14I/O\nL11N_2\nGCLK1I/O\nL14P_2\nMOSI\nCSI_BI/O\nL16P_2I/O\nL17N_2\nD3N.C. GNDI/O\nL02N_1\nLDC0I/O\nL03P_1\nRI/O\nL23P_3I/O\nL02P_2\nM2I/O\nL03P_2\nRDWR_BVCCO_2I/O\nL06P_2GND N.C. VCCO_2I/O\nL12P_2\nGCLK2GNDI/O\nL15N_2\nDOUTVCCO_2I/O\nL20P_2\nD1I/O\nL20N_2\nCCLKI/O\nL02P_1\nLDC1 SUSPEND\nT GNDI/O\nL02N_2\nCSO_BI/O\nL04P_2\nVS2I/O\nL05P_2I/O\nL05N_2\nD7I/O\nL06N_2\nD6N.C.I/O\nL10N_2\nGCLK15I/O\nL12N_2\nGCLK3I/O\nL14N_2I/O\nL15P_2\nAWAKEI/O\nL17P_2\nINIT_BI/O\nL18P_2\nD2I/O\nL18N_2\nD0\nDIN/MISODONE GNDBank 3Bank 0\nBank 1\nBank 2(Differential Outputs) (Differential Outputs)\n(Differential Outputs) (Differential Outputs)\n(High Output Drive)(High Output Drive) (High Output Drive)\n(High Output Drive)\n53I/O: Unrestricted, \ngeneral-purpose user I/O25DUAL:  Configuration pins, \nthen possible user I/O15VREF:  User I/O or input \nvoltage reference for bank2SUSPEND:  Dedicated \nSUSPEND and dual-purpose AWAKE Power Management pins\n20INPUT:  Unrestricted, \ngeneral-purpose input pin30CLK:  User I/O, input, or \nglobal buffer input16VCCO:  Output voltage \nsupply for bank\n2CONFIG:  Dedicated \nconfiguration pins4JTAG:  Dedicated JTAG \nport pins6VCCINT:  Internal core \nsupply voltage (+1.2V)\n51N.C.:  Not connected \n(XC3S50AN only)28GND:  Ground4VCCAUX:  Auxiliary supply \nvoltage\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 91FTG256 Footprint (XC3S200AN, XC3S400AN)\nX-Ref Target - Figure 21\nFigure 21: XC3S200AN and XC3S400AN FPGA in FTG256 Package Footprint (Top View)\n69I/O: Unrestricted, \ngeneral-purpose user I/O51DUAL:  Configuration pins, \nthen possible user I/O21VREF:  User I/O or input \nvoltage reference for bank2SUSPEND:  Dedicated \nSUSPEND and dual-purpose AWAKE \nPower Management pins\n21INPUT:  Unrestricted, \ngeneral-purpose input pin32CLK:  User I/O, input, or \nglobal buffer input16VCCO:  Output voltage \nsupply for bank\n2CONFIG:  Dedicated \nconfiguration pins4JTAG:  Dedicated JTAG \nport pins6VCCINT:  Internal core \nsupply voltage (+1.2V)\n0N.C.:  Not connected28GND:  Ground4VCCAUX:  Auxiliary supply \nvoltage123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6\nA GND\nPROG_BI/O\nL19P_0I/O\nL18P_0I/O\nL17P_0I/O\nL15P_0I/O\nL13P_0I/O\nL12P_0\nGCLK10I/O\nL10N_0\nGCLK7I/O\nL08N_0I/O\nL07N_0I/O\nL05N_0I/O\nL04N_0I/O\nL04P_0TCK GND\nB TDI TMSI/O\nL19N_0I/O\nL18N_0VCCO_0I/O\nL15N_0GNDI/O\nL12N_0\nGCLK11VCCO_0I/O\nL08P_0GNDI/O\nL05P_0VCCO_0I/O\nL02N_0I/O\nL02P_0\nVREF_0TDO\nCI/O\nL01N_3I/O\nL01P_3GNDI/O\nL20P_0\nVREF_0I/O\nL17N_0I/O\nL16N_0I/O\nL13N_0I/O\nL11P_0\nGCLK8I/O\nL10P_0\nGCLK6I/O\nL09P_0\nGCLK4I/O\nL07P_0I/O\nL03P_0I/O\nL01N_0GNDI/O\nL24N_1\nA25I/O\nL24P_1\nA24\nDI/O\nL03P_3VCCO_3I/O\nL02N_3I/O\nL02P_3I/O\nL20N_0\nPUDC_BINPUTI/O\nL16P_0I/O\nL11N_0\nGCLK9I/O\nL09N_0\nGCLK5I/O\nL06P_0I/O\nL03N_0INPUTI/O\nL01P_0I/O\nL23N_1\nA23I/O\nL22N_1\nA21I/O\nL22P_1\nA20\nEI/O\nL03N_3I/O\nL05N_3I/O\nL05P_3INPUT\nL04P_3GND INPUTI/O\nL14N_0\nVREF_0VCCO_0INPUT\nVREF_0I/O\nL06N_0\nVREF_0VCCAUX GNDI/O\nL23P_1\nA22I/O\nL20P_1\nA18VCCO_1I/O\nL18P_1\nA14\nFI/O\nL08P_3GNDI/O\nL07P_3INPUT\nL04N_3\nVREF_3VCCAUX GND INPUTI/O\nL14P_0INPUT INPUTINPUT\nL25N_1INPUT\nL25P_1\nVREF_1I/O\nL20N_1\nA19I/O\nL19N_1\nA17I/O\nL18N_1\nA15I/O\nL16N_1\nA11\nGI/O\nL08N_3\nVREF_3I/O\nL11P_3\nLHCLK0I/O\nL09P_3I/O\nL07N_3INPUT\nL06N_3\nVREF_3INPUT\nL06P_3VCCINT GND VCCINT GNDINPUT\nL21N_1INPUT\nL21P_1\nVREF_1I/O\nL19P_1\nA16I/O\nL17N_1\nA13GNDI/O\nL16P_1\nA10\nHI/O\nL11N_3\nLHCLK1VCCO_3I/O\nL12P_3\nLHCLK2I/O\nL09N_3I/O\nL10N_3I/O\nL10P_3INPUT\nL13P_3VCCINT GNDINPUT\nL13P_1INPUT\nL13N_1VCCO_1I/O\nL17P_1\nA12I/O\nL14N_1\nRHCLK5I/O\nL15P_1\nIRDY1\nRHCLK6I/O\nL15N_1\nRHCLK7\nJI/O\nL14N_3\nLHCLK5I/O\nL14P_3\nLHCLK4I/O\nL12N_3\nIRDY2\nLHCLK3I/O\nL17P_3VCCO_3I/O\nL17N_3INPUT\nL13N_3GND VCCINTINPUT\nL09P_1\nVREF_1INPUT\nL09N_1I/O\nL10P_1\nA8I/O\nL10N_1\nA9I/O\nL14P_1\nRHCLK4VCCO_1I/O\nL12N_1\nTRDY1\nRHCLK3\nKI/O\nL15N_3\nLHCLK7GNDI/O\nL15P_3\nTRDY2\nLHCLK6I/O\nL18P_3INPUT\nL21P_3INPUT\nL21N_3GND VCCINT GND VCCINTINPUT\nL04P_1INPUT\nL04N_1\nVREF_1I/O\nL06N_1\nA3I/O\nL11N_1\nRHCLK1I/O\nL11P_1\nRHCLK0I/O\nL12P_1\nRHCLK2\nLI/O\nL16P_3\nVREF_3I/O\nL16N_3I/O\nL18N_3I/O\nL19N_3INPUT\nL25P_3INPUT\nL25N_3\nVREF_3INPUT INPUTINPUT\nVREF_2INPUT\nVREF_2GND VCCAUXI/O\nL06P_1\nA2I/O\nL08P_1\nA6GNDI/O\nL08N_1\nA7\nMI/O\nL20P_3VCCO_3I/O\nL19P_3I/O\nL24N_3GND VCCAUXINPUT\nVREF_2INPUT\nVREF_2VCCO_2I/O\nL13N_2INPUT\nVREF_2GNDI/O\nL05P_1I/O\nL05N_1\nVREF_1I/O\nL07P_1\nA4I/O\nL07N_1\nA5\nNI/O\nL20N_3I/O\nL22P_3I/O\nL24P_3I/O\nL01P_2\nM1INPUT\nVREF_2I/O\nL04P_2\nVS1I/O\nL07P_2I/O\nL08N_2\nD4I/O\nL11P_2\nGCLK0I/O\nL13P_2I/O\nL16N_2I/O\nL19P_2I/O\nL01P_1\nHDCI/O\nL01N_1\nLDC2VCCO_1I/O\nL03N_1\nA1\nPI/O\nL22N_3I/O\nL23N_3GNDI/O\nL01N_2\nM0I/O\nL04N_2\nVS0I/O\nL07N_2I/O\nL08P_2\nD5I/O\nL10P_2\nGCLK14I/O\nL11N_2\nGCLK1I/O\nL14N_2\nMOSI\nCSI_BI/O\nL16P_2I/O\nL17N_2\nD3I/O\nL19N_2GNDI/O\nL02N_1\nLDC0I/O\nL03P_1\nA0\nRI/O\nL23P_3I/O\nL02P_2\nM2I/O\nL03P_2\nRDWR_BVCCO_2I/O\nL05N_2GNDI/O\nL09P_2\nGCLK12VCCO_2I/O\nL12P_2\nGCLK2GNDI/O\nL15N_2\nDOUTVCCO_2I/O\nL18N_2\nD1I/O\nL20N_2\nCCLKI/O\nL02P_1\nLDC1 SUSPEND\nT GNDI/O\nL02N_2\nCSO_BI/O\nL03N_2\nVS2I/O\nL05P_2I/O\nL06P_2\nD7I/O\nL06N_2\nD6I/O\nL09N_2\nGCLK13I/O\nL10N_2\nGCLK15I/O\nL12N_2\nGCLK3I/O\nL14P_2I/O\nL15P_2\nAWAKEI/O\nL17P_2\nINIT_BI/O\nL18P_2\nD2I/O\nL20P_2\nD0\nDIN/MISODONE GND\nBank 2Bank 3\nBank 1Bank 0\nDS529-4_06_012009\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 92FGG400: 400-Ball Fine-Pitch Ball Grid Array\nThe 400-ball fine-pitch ball grid array, FGG400, supports the XC3S400AN FPGA as shown in Table 75  and Figure 22 .\nTable 75  lists all the FGG400 package pins. They are sorted by bank number and then by pin name. Pins that form a \ndifferential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in Table 62 ). \nAn electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: \nwww.xilinx.com/support/documenta tion/data_shee ts/s3a_pin.zip\n.\nPinout Table\nTable  75: Spartan-3AN FGG400 Pinout\nBank Pin NameFGG400 \nBall Type\n0 IO_L01N_0 A18 I/O\n0 IO_L01P_0 B18 I/O\n0 IO_L02N_0 C17 I/O0 IO_L02P_0/VREF_0 D17 VREF\n0 IO_L03N_0 E15 I/O\n0 IO_L03P_0 D16 I/O0 IO_L04N_0 A17 I/O\n0 IO_L04P_0/VREF_0 B17 VREF\n0 IO_L05N_0 A16 I/O0 IO_L05P_0 C16 I/O\n0 IO_L06N_0 C15 I/O\n0 IO_L06P_0 D15 I/O0 IO_L07N_0 A14 I/O\n0 IO_L07P_0 C14 I/O\n0 IO_L08N_0 A15 I/O0 IO_L08P_0 B15 I/O\n0 IO_L09N_0 F13 I/O\n0 IO_L09P_0 E13 I/O0 IO_L10N_0/VREF_0 C13 VREF\n0 IO_L10P_0 D14 I/O\n0 IO_L11N_0 C12 I/O0 IO_L11P_0 B13 I/O\n0 IO_L12N_0 F12 I/O\n0 IO_L12P_0 D12 I/O0 IO_L13N_0 A12 I/O\n0 IO_L13P_0 B12 I/O\n0 IO_L14N_0 C11 I/O0 IO_L14P_0 B11 I/O0 IO_L15N_0/GCLK5 E11 GCLK\n0 IO_L15P_0/GCLK4 D11 GCLK\n0 IO_L16N_0/GCLK7 C10 GCLK0 IO_L16P_0/GCLK6 A10 GCLK0 IO_L17N_0/GCLK9 E10 GCLK0 IO_L17P_0/GCLK8 D10 GCLK\n0 IO_L18N_0/GCLK11 A8 GCLK\n0 IO_L18P_0/GCLK10 A9 GCLK0 IO_L19N_0 C9 I/O\n0 IO_L19P_0 B9 I/O\n0 IO_L20N_0 C8 I/O0 IO_L20P_0 B8 I/O\n0 IO_L21N_0 D8 I/O\n0 IO_L21P_0 C7 I/O0 IO_L22N_0/VREF_0 F9 VREF\n0 IO_L22P_0 E9 I/O\n0 IO_L23N_0 F8 I/O0 IO_L23P_0 E8 I/O\n0 IO_L24N_0 A7 I/O\n0 IO_L24P_0 B7 I/O0 IO_L25N_0 C6 I/O\n0 IO_L25P_0 A6 I/O\n0 IO_L26N_0 B5 I/O0 IO_L26P_0 A5 I/O\n0 IO_L27N_0 F7 I/O\n0 IO_L27P_0 E7 I/O0 IO_L28N_0 D6 I/O\n0 IO_L28P_0 C5 I/O\n0 IO_L29N_0 C4 I/O0 IO_L29P_0 A4 I/O0 IO_L30N_0 B3 I/O\n0 IO_L30P_0 A3 I/O\n0 IO_L31N_0 F6 I/O0 IO_L31P_0 E6 I/OTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 930 IO_L32N_0/PUDC_B B2 DUAL\n0 IO_L32P_0/VREF_0 A2 VREF0 IP_0 E14 INPUT0 IP_0 F11 INPUT\n0 IP_0 F14 INPUT\n0 IP_0 G8 INPUT0 IP_0 G9 INPUT\n0 IP_0 G10 INPUT\n0 IP_0 G12 INPUT0 IP_0 G13 INPUT\n0 IP_0 H9 INPUT\n0 IP_0 H10 INPUT0 IP_0 H11 INPUT\n0 IP_0 H12 INPUT\n0 IP_0/VREF_0 G11 VREF0V C C O _ 0 B 4 V C C O\n0 VCCO_0 B10 VCCO\n0 VCCO_0 B16 VCCO0V C C O _ 0 D 7 V C C O\n0 VCCO_0 D13 VCCO\n0 VCCO_0 F10 VCCO1 IO_L01N_1/LDC2 V20 DUAL\n1 IO_L01P_1/HDC W20 DUAL\n1 IO_L02N_1/LDC0 U18 DUAL1 IO_L02P_1/LDC1 V19 DUAL\n1 IO_L03N_1/A1 R16 DUAL\n1 IO_L03P_1/A0 T17 DUAL1 IO_L05N_1 T20 I/O\n1 IO_L05P_1 T18 I/O\n1 IO_L06N_1 U20 I/O1 IO_L06P_1 U19 I/O\n1 IO_L07N_1 P17 I/O\n1 IO_L07P_1 P16 I/O1 IO_L08N_1 R17 I/O1 IO_L08P_1 R18 I/O\n1 IO_L09N_1 R20 I/O\n1 IO_L09P_1 R19 I/O1 IO_L10N_1/VREF_1 P20 VREF\n1 IO_L10P_1 P18 I/O\n1 IO_L12N_1/A3 N17 DUALTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\n1 IO_L12P_1/A2 N15 DUAL\n1 IO_L13N_1/A5 N19 DUAL1 IO_L13P_1/A4 N18 DUAL1 IO_L14N_1/A7 M18 DUAL\n1 IO_L14P_1/A6 M17 DUAL\n1 IO_L16N_1/A9 L16 DUAL1 IO_L16P_1/A8 L15 DUAL\n1 IO_L17N_1/RHCLK1 M20 RHCLK\n1 IO_L17P_1/RHCLK0 M19 RHCLK1 IO_L18N_1/TRDY1/RHCLK3 L18 RHCLK\n1 IO_L18P_1/RHCLK2 L19 RHCLK\n1 IO_L20N_1/RHCLK5 L17 RHCLK1 IO_L20P_1/RHCLK4 K18 RHCLK\n1 IO_L21N_1/RHCLK7 J20 RHCLK\n1 IO_L21P_1/IRDY1/RHCLK6 K20 RHCLK1 IO_L22N_1/A11 J18 DUAL\n1 IO_L22P_1/A10 J19 DUAL\n1 IO_L24N_1 K16 I/O1 IO_L24P_1 J17 I/O\n1 IO_L25N_1/A13 H18 DUAL\n1 IO_L25P_1/A12 H19 DUAL1 IO_L26N_1/A15 G20 DUAL\n1 IO_L26P_1/A14 H20 DUAL\n1 IO_L28N_1 H17 I/O1 IO_L28P_1 G18 I/O\n1 IO_L29N_1/A17 F19 DUAL\n1 IO_L29P_1/A16 F20 DUAL1 IO_L30N_1/A19 F18 DUAL\n1 IO_L30P_1/A18 G17 DUAL\n1 IO_L32N_1 E19 I/O1 IO_L32P_1 E20 I/O\n1 IO_L33N_1 F17 I/O\n1 IO_L33P_1 E18 I/O1 IO_L34N_1 D18 I/O1 IO_L34P_1 D20 I/O\n1 IO_L36N_1/A21 F16 DUAL\n1 IO_L36P_1/A20 G16 DUAL1 IO_L37N_1/A23 C19 DUAL\n1 IO_L37P_1/A22 C20 DUAL\n1 IO_L38N_1/A25 B19 DUALTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 941 IO_L38P_1/A24 B20 DUAL\n1 IP_1/VREF_1 N14 VREF1 IP_L04N_1/VREF_1 P15 VREF1 IP_L04P_1 P14 INPUT\n1 IP_L11N_1/VREF_1 M15 VREF\n1 IP_L11P_1 M16 INPUT1 IP_L15N_1 M13 INPUT\n1 IP_L15P_1/VREF_1 M14 VREF\n1 IP_L19N_1 L13 INPUT1 IP_L19P_1 L14 INPUT\n1 IP_L23N_1 K14 INPUT\n1 IP_L23P_1/VREF_1 K15 VREF1 IP_L27N_1 J15 INPUT\n1 IP_L27P_1 J16 INPUT\n1 IP_L31N_1 J13 INPUT1 IP_L31P_1/VREF_1 J14 VREF\n1 IP_L35N_1 H14 INPUT\n1 IP_L35P_1 H15 INPUT1 IP_L39N_1 G14 INPUT\n1 IP_L39P_1/VREF_1 G15 VREF\n1 VCCO_1 D19 VCCO1 VCCO_1 H16 VCCO\n1 VCCO_1 K19 VCCO\n1 VCCO_1 N16 VCCO1 VCCO_1 T19 VCCO\n2 IO_L01N_2/M0 V4 DUAL\n2 IO_L01P_2/M1 U4 DUAL2 IO_L02N_2/CSO_B Y2 DUAL\n2 IO_L02P_2/M2 W3 DUAL\n2 IO_L03N_2 W4 I/O2 IO_L03P_2 Y3 I/O\n2 IO_L04N_2 R7 I/O\n2 IO_L04P_2 T6 I/O2 IO_L05N_2 U5 I/O2 IO_L05P_2 V5 I/O\n2 IO_L06N_2 U6 I/O\n2 IO_L06P_2 T7 I/O2 IO_L07N_2/VS2 U7 DUAL\n2 IO_L07P_2/RDWR_B T8 DUAL\n2 IO_L08N_2 Y5 I/OTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\n2 IO_L08P_2 Y4 I/O\n2 IO_L09N_2/VS0 W6 DUAL2 IO_L09P_2/VS1 V6 DUAL2 IO_L10N_2 Y7 I/O\n2 IO_L10P_2 Y6 I/O\n2 IO_L11N_2 U9 I/O2 IO_L11P_2 T9 I/O\n2 IO_L12N_2/D6 W8 DUAL\n2 IO_L12P_2/D7 V7 DUAL2 IO_L13N_2 V9 I/O\n2 IO_L13P_2 V8 I/O\n2 IO_L14N_2/D4 T10 DUAL2 IO_L14P_2/D5 U10 DUAL\n2 IO_L15N_2/GCLK13 Y9 GCLK\n2 IO_L15P_2/GCLK12 W9 GCLK2 IO_L16N_2/GCLK15 W10 GCLK\n2 IO_L16P_2/GCLK14 V10 GCLK\n2 IO_L17N_2/GCLK1 V11 GCLK2 IO_L17P_2/GCLK0 Y11 GCLK\n2 IO_L18N_2/GCLK3 V12 GCLK\n2 IO_L18P_2/GCLK2 U11 GCLK2 IO_L19N_2 R12 I/O\n2 IO_L19P_2 T12 I/O\n2 IO_L20N_2/MOSI/CSI_B W12 DUAL2 IO_L20P_2 Y12 I/O\n2 IO_L21N_2 W13 I/O\n2 IO_L21P_2 Y13 I/O2 IO_L22N_2/DOUT V13 DUAL\n2 IO_L22P_2/AWAKE U13 PWR MGMT\n2 IO_L23N_2 R13 I/O2 IO_L23P_2 T13 I/O\n2 IO_L24N_2/D3 W14 DUAL\n2 IO_L24P_2/INIT_B Y14 DUAL2 IO_L25N_2 T14 I/O2 IO_L25P_2 V14 I/O\n2 IO_L26N_2/D1 V15 DUAL\n2 IO_L26P_2/D2 Y15 DUAL2 IO_L27N_2 T15 I/O\n2 IO_L27P_2 U15 I/O\n2 IO_L28N_2 W16 I/OTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 952 IO_L28P_2 Y16 I/O\n2 IO_L29N_2 U16 I/O2 IO_L29P_2 V16 I/O2 IO_L30N_2 Y18 I/O\n2 IO_L30P_2 Y17 I/O\n2 IO_L31N_2 U17 I/O2 IO_L31P_2 V17 I/O\n2 IO_L32N_2/CCLK Y19 DUAL\n2 IO_L32P_2/D0/DIN/MISO W18 DUAL2 IP_2 P9 INPUT\n2 IP_2 P12 INPUT\n2 IP_2 P13 INPUT2 IP_2 R8 INPUT\n2 IP_2 R10 INPUT\n2 IP_2 T11 INPUT2 IP_2/VREF_2 N9 VREF\n2 IP_2/VREF_2 N12 VREF\n2 IP_2/VREF_2 P8 VREF2 IP_2/VREF_2 P10 VREF\n2 IP_2/VREF_2 P11 VREF\n2 IP_2/VREF_2 R14 VREF2 VCCO_2 R11 VCCO\n2V C C O _ 2 U 8 V C C O\n2 VCCO_2 U14 VCCO2V C C O _ 2 W 5 V C C O\n2 VCCO_2 W11 VCCO\n2 VCCO_2 W17 VCCO3 IO_L01N_3 D3 I/O\n3 IO_L01P_3 D4 I/O\n3 IO_L02N_3 C2 I/O3 IO_L02P_3 B1 I/O\n3 IO_L03N_3 D2 I/O\n3 IO_L03P_3 C1 I/O3 IO_L05N_3 E1 I/O3 IO_L05P_3 D1 I/O\n3 IO_L06N_3 G5 I/O\n3 IO_L06P_3 F4 I/O3 IO_L07N_3 J5 I/O\n3 IO_L07P_3 J6 I/O\n3 IO_L08N_3 H4 I/OTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\n3 IO_L08P_3 H6 I/O\n3 IO_L09N_3 G4 I/O3 IO_L09P_3 F3 I/O3 IO_L10N_3 F2 I/O\n3 IO_L10P_3 E3 I/O\n3 IO_L12N_3 H2 I/O3 IO_L12P_3 G3 I/O\n3 IO_L13N_3/VREF_3 G1 VREF\n3 IO_L13P_3 F1 I/O3 IO_L14N_3 H3 I/O\n3 IO_L14P_3 J4 I/O\n3 IO_L16N_3 J2 I/O3 IO_L16P_3 J3 I/O\n3 IO_L17N_3/LHCLK1 K2 LHCLK\n3 IO_L17P_3/LHCLK0 J1 LHCLK3 IO_L18N_3/IRDY2/LHCLK3 L3 LHCLK\n3 IO_L18P_3/LHCLK2 K3 LHCLK\n3 IO_L20N_3/LHCLK5 L5 LHCLK3 IO_L20P_3/LHCLK4 K4 LHCLK\n3 IO_L21N_3/LHCLK7 M1 LHCLK\n3 IO_L21P_3/TRDY2/LHCLK6 L1 LHCLK3 IO_L22N_3 M3 I/O\n3 IO_L22P_3/VREF_3 M2 VREF\n3 IO_L24N_3 M5 I/O3 IO_L24P_3 M4 I/O\n3 IO_L25N_3 N2 I/O\n3 IO_L25P_3 N1 I/O3 IO_L26N_3 N4 I/O\n3 IO_L26P_3 N3 I/O\n3 IO_L28N_3 R1 I/O3 IO_L28P_3 P1 I/O\n3 IO_L29N_3 P4 I/O\n3 IO_L29P_3 P3 I/O3 IO_L30N_3 R3 I/O3 IO_L30P_3 R2 I/O\n3 IO_L32N_3 T2 I/O\n3 IO_L32P_3/VREF_3 T1 VREF3 IO_L33N_3 R4 I/O\n3 IO_L33P_3 T3 I/O\n3 IO_L34N_3 U3 I/OTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 963 IO_L34P_3 U1 I/O\n3 IO_L36N_3 T4 I/O3 IO_L36P_3 R5 I/O3 IO_L37N_3 V2 I/O\n3 IO_L37P_3 V1 I/O\n3 IO_L38N_3 W2 I/O3 IO_L38P_3 W1 I/O\n3 IP_3 H7 INPUT\n3 IP_L04N_3/VREF_3 G6 VREF3 IP_L04P_3 G7 INPUT\n3 IP_L11N_3/VREF_3 J7 VREF\n3 IP_L11P_3 J8 INPUT3 IP_L15N_3 K7 INPUT\n3 IP_L15P_3 K8 INPUT\n3 IP_L19N_3 K5 INPUT3 IP_L19P_3 K6 INPUT\n3 IP_L23N_3 L6 INPUT\n3 IP_L23P_3 L7 INPUT3 IP_L27N_3 M7 INPUT\n3 IP_L27P_3 M8 INPUT\n3 IP_L31N_3 N7 INPUT3 IP_L31P_3 M6 INPUT\n3 IP_L35N_3 N6 INPUT\n3 IP_L35P_3 P5 INPUT3 IP_L39N_3/VREF_3 P7 VREF\n3 IP_L39P_3 P6 INPUT\n3V C C O _ 3 E 2 V C C O3V C C O _ 3 H 5 V C C O\n3V C C O _ 3 L 2 V C C O\n3V C C O _ 3 N 5 V C C O3V C C O _ 3 U 2 V C C O\nGND GND A1 GND\nGND GND A11 GNDGND GND A20 GNDGND GND B6 GND\nGND GND B14 GND\nGND GND C3 GNDGND GND C18 GND\nGND GND D9 GND\nGND GND E5 GNDTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nGND GND E12 GND\nGND GND F15 GNDGND GND G2 GNDGND GND G19 GND\nGND GND H8 GND\nGND GND H13 GNDGND GND J9 GND\nGND GND J11 GND\nGND GND K1 GNDGND GND K10 GND\nGND GND K12 GND\nGND GND K17 GNDGND GND L4 GND\nGND GND L9 GND\nGND GND L11 GNDGND GND L20 GND\nGND GND M10 GND\nGND GND M12 GNDGND GND N8 GND\nGND GND N11 GND\nGND GND N13 GNDGND GND P2 GND\nGND GND P19 GND\nGND GND R6 GNDGND GND R9 GND\nGND GND T16 GND\nGND GND U12 GNDGND GND V3 GND\nGND GND V18 GND\nGND GND W7 GNDGND GND W15 GND\nGND GND Y1 GND\nGND GND Y10 GNDGND GND Y20 GND\nVCCAUX SUSPEND R15 PWR MGMT\nVCCAUX DONE W19 CONFIG\nVCCAUX PROG_B D5 CONFIGVCCAUX TCK A19 JTAG\nVCCAUX TDI F5 JTAG\nVCCAUX TDO E17 JTAGTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 97User I/Os by Bank\nTable 76  indicates how the 311 available user-I/O pins are distri buted between the four I/O banks on the FGG400 package. \nThe AWAKE pin is counted as a dual-purpose I/O.\nFootprint Migration Differences\nThe XC3S400AN is the only Spartan-3AN FPGA offered in the FGG400 package.\nThe XC3S400AN FPGA is pin compatible with the Spartan-3A  XC3S400A FPGA in the FG(G)400 package, although the \nSpartan-3A FPGA requires an external configuration source.VCCAUX TMS E4 JTAG\nVCCAUX VCCAUX A13 VCCAUXVCCAUX VCCAUX E16 VCCAUXVCCAUX VCCAUX H1 VCCAUX\nVCCAUX VCCAUX K13 VCCAUX\nVCCAUX VCCAUX L8 VCCAUXVCCAUX VCCAUX N20 VCCAUX\nVCCAUX VCCAUX T5 VCCAUX\nVCCAUX VCCAUX Y8 VCCAUX\nVCCINT VCCINT J10 VCCINT\nVCCINT VCCINT J12 VCCINT\nVCCINT VCCINT K9 VCCINTVCCINT VCCINT K11 VCCINT\nVCCINT VCCINT L10 VCCINT\nVCCINT VCCINT L12 VCCINTVCCINT VCCINT M9 VCCINT\nVCCINT VCCINT M11 VCCINT\nVCCINT VCCINT N10 VCCINTTable  75: Spartan-3AN FGG400 Pinout (Cont’d)\nBank Pin NameFGG400 \nBall Type\nTable  76: User I/Os Per Bank for the XC3S400AN in the FGG400 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 77 50 12 1 6 8\nRight 1 79 21 12 30 8 8\nBottom 2 76 35 6 21 6 8\nLeft 3 79 49 16 0 6 8\nTotal 311 155 46 52 26 32\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 98 FGG400 FootprintX-Ref Target - Figure 22\nLeft Half of FGG400 \nPackage (Top View)\n155I/O: Unrestricted, \ngeneral-purpose user I/O\n46INPUT:  Unrestricted, \ngeneral-purpose input pin\n51DUAL:  Configuration pins, \nthen possible user I/O\n26VREF:  User I/O or input \nvoltage reference for bank\n32CLK:  User I/O, input, or \nclock buffer input\n2CONFIG:  Dedicated \nconfiguration pins\n4JTAG:  Dedicated JTAG \nport pins\n2SUSPEND:  Dedicated \nSUSPEND and dual-purpose AWAKE Power Management pins\n43GND:  Ground\n22VCCO:  Output voltage \nsupply for bank\n9VCCINT:  Internal core \nsupply voltage (+1.2V)\n8VCCAUX:  Auxiliary supply \nvoltage\nFigure 22: FGG400 Package Footprint (Top View)123456789 1 0\nA GNDI/O\nL32P_0\nVREF_0I/O\nL30P_0I/O\nL29P_0I/O\nL26P_0I/O\nL25P_0I/O\nL24N_0I/O\nL18N_0\nGCLK11I/O\nL18P_0\nGCLK10I/O\nL16P_0\nGCLK6\nBI/O\nL02P_3I/O\nL32N_0\nPUDC_BI/O\nL30N_0VCCO_0I/O\nL26N_0GNDI/O\nL24P_0I/O\nL20P_0I/O\nL19P_0VCCO_0\nCI/O\nL03P_3I/O\nL02N_3GNDI/O\nL29N_0I/O\nL28P_0I/O\nL25N_0I/O\nL21P_0I/O\nL20N_0I/O\nL19N_0I/O\nL16N_0\nGCLK7\nDI/O\nL05P_3I/O\nL03N_3I/O\nL01N_3I/O\nL01P_3PROG_BI/O\nL28N_0VCCO_0I/O\nL21N_0GNDI/O\nL17P_0\nGCLK8\nEI/O\nL05N_3VCCO_3I/O\nL10P_3TMS GNDI/O\nL31P_0I/O\nL27P_0I/O\nL23P_0I/O\nL22P_0I/O\nL17N_0\nGCLK9\nFI/O\nL13P_3I/O\nL10N_3I/O\nL09P_3I/O\nL06P_3TDII/O\nL31N_0I/O\nL27N_0I/O\nL23N_0I/O\nL22N_0\nVREF_0VCCO_0\nGI/O\nL13N_3\nVREF_3GNDI/O\nL12P_3I/O\nL09N_3I/O\nL06N_3INPUT\nL04N_3\nVREF_3INPUT\nL04P_3INPUT INPUT INPUT\nH VCCAUXI/O\nL12N_3I/O\nL14N_3I/O\nL08N_3VCCO_3I/O\nL08P_3INPUT GND INPUT INPUT\nJI/O\nL17P_3\nLHCLK0I/O\nL16N_3I/O\nL16P_3I/O\nL14P_3I/O\nL07N_3I/O\nL07P_3INPUT\nL11N_3\nVREF_3INPUT\nL11P_3GND VCCINT\nK GNDI/O\nL17N_3\nLHCLK1I/O\nL18P_3\nLHCLK2I/O\nL20P_3\nLHCLK4INPUT\nL19N_3INPUT\nL19P_3INPUT\nL15N_3INPUT\nL15P_3VCCINT GND\nLI/O\nL21P_3\nTRDY2\nLHCLK6VCCO_3I/O\nL18N_3\nIRDY2\nLHCLK3GNDI/O\nL20N_3\nLHCLK5INPUT\nL23N_3INPUT\nL23P_3VCCAUX GND VCCINT\nMI/O\nL21N_3\nLHCLK7I/O\nL22P_3\nVREF_3I/O\nL22N_3I/O\nL24P_3I/O\nL24N_3INPUT\nL31P_3INPUT\nL27N_3INPUT\nL27P_3VCCINT GND\nNI/O\nL25P_3I/O\nL25N_3I/O\nL26P_3I/O\nL26N_3VCCO_3INPUT\nL35N_3INPUT\nL31N_3GNDINPUT\nVREF_2VCCINT\nPI/O\nL28P_3GNDI/O\nL29P_3I/O\nL29N_3INPUT\nL35P_3INPUT\nL39P_3INPUT\nL39N_3\nVREF_3INPUT\nVREF_2INPUTINPUT\nVREF_2\nRI/O\nL28N_3I/O\nL30P_3I/O\nL30N_3I/O\nL33N_3I/O\nL36P_3GNDI/O\nL04N_2INPUT GND INPUT\nTI/O\nL32P_3\nVREF_3I/O\nL32N_3I/O\nL33P_3I/O\nL36N_3VCCAUXI/O\nL04P_2I/O\nL06P_2I/O\nL07P_2\nRDWR_BI/O\nL11P_2I/O\nL14N_2\nD4\nUI/O\nL34P_3VCCO_3I/O\nL34N_3I/O\nL01P_2\nM1I/O\nL05N_2I/O\nL06N_2I/O\nL07N_2\nVS2VCCO_2I/O\nL11N_2I/O\nL14P_2\nD5\nVI/O\nL37P_3I/O\nL37N_3GNDI/O\nL01N_2\nM0I/O\nL05P_2I/O\nL09P_2\nVS1I/O\nL12P_2\nD7I/O\nL13P_2I/O\nL13N_2I/O\nL16P_2\nGCLK14\nWI/O\nL38P_3I/O\nL38N_3I/O\nL02P_2\nM2I/O\nL03N_2VCCO_2I/O\nL09N_2\nVS0GNDI/O\nL12N_2\nD6I/O\nL15P_2\nGCLK12I/O\nL16N_2\nGCLK15\nY GNDI/O\nL02N_2\nCSO_BI/O\nL03P_2I/O\nL08P_2I/O\nL08N_2I/O\nL10P_2I/O\nL10N_2VCCAUXI/O\nL15N_2\nGCLK13GND\nBank 2Bank 3Bank 0\nDS529-4_03_011608\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 99Right Half of FGG400 \nPackage (Top View)\nFigure 22: FGG400 Package Footprint (Top View)11 12 1 3 14 15 16 17 1 8 19 20\nGNDI/O\nL13N_0VCCAUXI/O\nL07N_0I/O\nL08N_0I/O\nL05N_0I/O\nL04N_0I/O\nL01N_0TCK GND A\nI/O\nL14P_0I/O\nL13P_0I/O\nL11P_0GNDI/O\nL08P_0VCCO_0I/O\nL04P_0\nVREF_0I/O\nL01P_0I/O\nL38N_1\nA25I/O\nL38P_1\nA24B\nI/O\nL14N_0I/O\nL11N_0I/O\nL10N_0\nVREF_0I/O\nL07P_0I/O\nL06N_0I/O\nL05P_0I/O\nL02N_0GNDI/O\nL37N_1\nA23I/O\nL37P_1\nA22C\nI/O\nL15P_0\nGCLK4I/O\nL12P_0VCCO_0I/O\nL10P_0I/O\nL06P_0I/O\nL03P_0I/O\nL02P_0\nVREF_0I/O\nL34N_1VCCO_1I/O\nL34P_1D\nI/O\nL15N_0\nGCLK5GNDI/O\nL09P_0INPUTI/O\nL03N_0VCCAUX TDOI/O\nL33P_1I/O\nL32N_1I/O\nL32P_1E\nINPUTI/O\nL12N_0I/O\nL09N_0INPUT GNDI/O\nL36N_1\nA21I/O\nL33N_1I/O\nL30N_1\nA19I/O\nL29N_1\nA17I/O\nL29P_1\nA16F\nINPUT\nVREF_0INPUT INPUTINPUT\nL39N_1INPUT\nL39P_1\nVREF_1I/O\nL36P_1\nA20I/O\nL30P_1\nA18I/O\nL28P_1GNDI/O\nL26N_1\nA15G\nINPUT INPUT GNDINPUT\nL35N_1INPUT\nL35P_1VCCO_1I/O\nL28N_1I/O\nL25N_1\nA13I/O\nL25P_1\nA12I/O\nL26P_1\nA14H\nGND VCCINTINPUT\nL31N_1INPUT\nL31P_1\nVREF_1INPUT\nL27N_1INPUT\nL27P_1I/O\nL24P_1I/O\nL22N_1\nA11I/O\nL22P_1\nA10I/O\nL21N_1\nRHCLK7J\nVCCINT GND VCCAUXINPUT\nL23N_1INPUT\nL23P_1\nVREF_1I/O\nL24N_1GNDI/O\nL20P_1\nRHCLK4VCCO_1I/O\nL21P_1\nIRDY1\nRHCLK6K\nGND VCCINTINPUT\nL19N_1INPUT\nL19P_1I/O\nL16P_1\nA8I/O\nL16N_1\nA9I/O\nL20N_1\nRHCLK5I/O\nL18N_1\nTRDY1\nRHCLK 3I/O\nL18P_1\nRHCLK2GND L\nVCCINT GNDINPUT\nL15N_1INPUT\nL15P_1\nVREF_1INPUT\nL11N_1\nVREF_1INPUT\nL11P_1I/O\nL14P_1\nA6I/O\nL14N_1\nA7I/O\nL17P_1\nRHCLK0I/O\nL17N_1\nRHCLK1M\nGNDINPUT\nVREF_2GNDINPUT\nVREF_1I/O\nL12P_1\nA2VCCO_1I/O\nL12N_1\nA3I/O\nL13P_1\nA4I/O\nL13N_1\nA5VCCAUX N\nINPUT\nVREF_2INPUT INPUTINPUT\nL04P_1INPUT\nL04N_1\nVREF_1I/O\nL07P_1I/O\nL07N_1I/O\nL10P_1GNDI/O\nL10N_1\nVREF_1P\nVCCO_2I/O\nL19N_2I/O\nL23N_2INPUT\nVREF_2SUSPENDI/O\nL03N_1\nA1I/O\nL08N_1I/O\nL08P_1I/O\nL09P_1I/O\nL09N_1R\nINPUTI/O\nL19P_2I/O\nL23P_2I/O\nL25N_2I/O\nL27N_2GNDI/O\nL03P_1\nA0I/O\nL05P_1VCCO_1I/O\nL05N_1T\nI/O\nL18P_2\nGCLK2GNDI/O\nL22P_2\nAWAKEVCCO_2I/O\nL27P_2I/O\nL29N_2I/O\nL31N_2I/O\nL02N_1\nLDC0I/O\nL06P_1I/O\nL06N_1U\nI/O\nL17N_2\nGCLK1I/O\nL18N_2\nGCLK 3I/O\nL22N_2\nDOUTI/O\nL25P_2I/O\nL26N_2\nD1I/O\nL29P_2I/O\nL31P_2GNDI/O\nL02P_1\nLDC1I/O\nL01N_1\nLDC2V\nVCCO_2I/O\nL20N_2\nMOSI\nCSI_BI/O\nL21N_2I/O\nL24N_2\nD3GNDI/O\nL28N_2VCCO_2I/O\nL32P_2\nD0\nDIN/MI SODONEI/O\nL01P_1\nHDCW\nI/O\nL17P_2\nGCLK0I/O\nL20P_2I/O\nL21P_2I/O\nL24P_2\nINIT_BI/O\nL26P_2\nD2I/O\nL28P_2I/O\nL30P_2I/O\nL30N_2I/O\nL32N_2\nCCLKGND Y\nBank 2\nBank 1Bank 0\nDS557_4_22_0 30911\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 100FGG484: 484-Ball Fine-Pitch Ball Grid Array\nXilinx has issued a discontinuation notice for the XC3S1400AN in the FG(G)484 package. See XCN13016 : Product \nDiscontinuation Notice For Selected Spartan-3AN FPGA Products .\nThe 484-ball fine-pitch ball grid array, FGG484, supports the XC3S700AN and the discontinued XC3S1400AN FPGAs. \nThere are three pinout differences, as described in Table 80 .\nTable 77  lists all the FGG484 package pins. They are sorted by bank number and then by pin name. Pins that form a \ndifferential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in Table 62 ).\nThe shaded rows indicate pinout di fferences between the XC3S700AN and th e XC3S1400AN FPGAs. The XC3S700AN \nhas three unconnected balls, indicated as N.C. and with a black diamond (\n◆) in Table 77  and Figure 23 .\nAn electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: \nwww.xilinx.com/support/documenta tion/data_shee ts/s3a_pin.zip .\nPinout Table\nTable  77: Spartan-3AN FGG484 Pinout\nBank Pin NameFGG484 \nBall Type\n0 IO_L01N_0 D18 I/O\n0 IO_L01P_0 E17 I/O\n0 IO_L02N_0 C19 I/O\n0 IO_L02P_0/VREF_0 D19 VREF0 IO_L03N_0 A20 I/O\n0 IO_L03P_0 B20 I/O\n0 IO_L04N_0 F15 I/O0 IO_L04P_0 E15 I/O\n0 IO_L05N_0 A18 I/O\n0 IO_L05P_0 C18 I/O0 IO_L06N_0 A19 I/O\n0 IO_L06P_0/VREF_0 B19 VREF\n0 IO_L07N_0 C17 I/O0 IO_L07P_0 D17 I/O\n0 IO_L08N_0 C16 I/O\n0 IO_L08P_0 D16 I/O0 IO_L09N_0 E14 I/O\n0 IO_L09P_0 C14 I/O\n0 IO_L10N_0 A17 I/O0 IO_L10P_0 B17 I/O\n0 IO_L11N_0 C15 I/O\n0 IO_L11P_0 D15 I/O0 IO_L12N_0/VREF_0 A15 VREF0 IO_L12P_0 A16 I/O\n0 IO_L13N_0 A14 I/O\n0 IO_L13P_0 B15 I/O0 IO_L14N_0 E13 I/O\n0 IO_L14P_0 F13 I/O\n0 IO_L15N_0 C13 I/O0 IO_L15P_0 D13 I/O\n0 IO_L16N_0 A13 I/O\n0 IO_L16P_0 B13 I/O0 IO_L17N_0/GCLK5 E12 GCLK\n0 IO_L17P_0/GCLK4 C12 GCLK\n0 IO_L18N_0/GCLK7 A11 GCLK0 IO_L18P_0/GCLK6 A12 GCLK\n0 IO_L19N_0/GCLK9 C11 GCLK\n0 IO_L19P_0/GCLK8 B11 GCLK0 IO_L20N_0/GCLK11 E11 GCLK\n0 IO_L20P_0/GCLK10 D11 GCLK\n0 IO_L21N_0 C10 I/O0 IO_L21P_0 A10 I/O\n0 IO_L22N_0 A8 I/O\n0 IO_L22P_0 A9 I/O0 IO_L23N_0 E10 I/O\n0 IO_L23P_0 D10 I/O\n0 IO_L24N_0/VREF_0 C9 VREF0 IO_L24P_0 B9 I/O0 IO_L25N_0 C8 I/O\n0 IO_L25P_0 B8 I/O\n0 IO_L26N_0 A6 I/O0 IO_L26P_0 A7 I/O\n0 IO_L27N_0 C7 I/OTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1010 IO_L27P_0 D7 I/O\n0 IO_L28N_0 A5 I/O\n0 IO_L28P_0 B6 I/O0 IO_L29N_0 D6 I/O0 IO_L29P_0 C6 I/O\n0 IO_L30N_0 D8 I/O\n0 IO_L30P_0 E9 I/O0 IO_L31N_0 B4 I/O\n0 IO_L31P_0 A4 I/O\n0 IO_L32N_0 D5 I/O0 IO_L32P_0 C5 I/O\n0 IO_L33N_0 B3 I/O\n0 IO_L33P_0 A3 I/O0 IO_L34N_0 F8 I/O\n0 IO_L34P_0 E7 I/O\n0 IO_L35N_0 E6 I/O0 IO_L35P_0 F7 I/O\n0 IO_L36N_0/PUDC_B A2 DUAL\n0 IO_L36P_0/VREF_0 B2 VREF0 IP_0 E16 INPUT\n0 IP_0 E8 INPUT\n0 IP_0 F10 INPUT0 IP_0 F12 INPUT\n0 IP_0 F16 INPUT\n0 IP_0 G10 INPUT0 IP_0 G11 INPUT\n0 IP_0 G12 INPUT\n0 IP_0 G13 INPUT0 IP_0 G14 INPUT\n0 IP_0 G15 INPUT\n0 IP_0 G16 INPUT0 IP_0 G7 INPUT\n0 IP_0 G9 INPUT\n0 IP_0 H10 INPUT0 IP_0 H13 INPUT0 IP_0 H14 INPUT\n0 IP_0/VREF_0 G8 VREF\n0 IP_0/VREF_0 H12 VREF0 IP_0/VREF_0 H9 VREF\n0 VCCO_0 B10 VCCOTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\n0 VCCO_0 B14 VCCO\n0 VCCO_0 B18 VCCO\n0 VCCO_0 B5 VCCO0 VCCO_0 F14 VCCO0 VCCO_0 F9 VCCO\n1 IO_L01N_1/LDC2 Y21 DUAL\n1 IO_L01P_1/HDC AA22 DUAL1 IO_L02N_1/LDC0 W20 DUAL\n1 IO_L02P_1/LDC1 W19 DUAL\n1 IO_L03N_1/A1 T18 DUAL1 IO_L03P_1/A0 T17 DUAL\n1 IO_L05N_1 W21 I/O\n1 IO_L05P_1 Y22 I/O1 IO_L06N_1 V20 I/O\n1 IO_L06P_1 V19 I/O\n1 IO_L07N_1 V22 I/O1 IO_L07P_1 W22 I/O\n1 IO_L09N_1 U21 I/O\n1 IO_L09P_1 U22 I/O1 IO_L10N_1 U19 I/O\n1 IO_L10P_1 U20 I/O\n1 IO_L11N_1 T22 I/O1 IO_L11P_1 T20 I/O\n1 IO_L13N_1 T19 I/O\n1 IO_L13P_1 R20 I/O1 IO_L14N_1 R22 I/O\n1 IO_L14P_1 R21 I/O\n1 IO_L15N_1/VREF_1 P22 VREF1 IO_L15P_1 P20 I/O\n1 IO_L17N_1/A3 P18 DUAL\n1 IO_L17P_1/A2 R19 DUAL1 IO_L18N_1/A5 N21 DUAL\n1 IO_L18P_1/A4 N22 DUAL\n1 IO_L19N_1/A7 N19 DUAL1 IO_L19P_1/A6 N20 DUAL1 IO_L20N_1/A9 N17 DUAL\n1 IO_L20P_1/A8 N18 DUAL\n1 IO_L21N_1/RHCLK1 L22 RHCLK1 IO_L21P_1/RHCLK0 M22 RHCLK\n1 IO_L22N_1/TRDY1/RHCLK3 L20 RHCLKTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1021 IO_L22P_1/RHCLK2 L21 RHCLK\n1 IO_L24N_1/RHCLK5 M20 RHCLK\n1 IO_L24P_1/RHCLK4 M18 RHCLK1 IO_L25N_1/RHCLK7 K19 RHCLK1 IO_L25P_1/IRDY1/RHCLK6 K20 RHCLK\n1 IO_L26N_1/A11 J22 DUAL\n1 IO_L26P_1/A10 K22 DUAL1 IO_L28N_1 L19 I/O\n1 IO_L28P_1 L18 I/O\n1 IO_L29N_1/A13 J20 DUAL1 IO_L29P_1/A12 J21 DUAL\n1 IO_L30N_1/A15 G22 DUAL\n1 IO_L30P_1/A14 H22 DUAL1 IO_L32N_1 K18 I/O\n1 IO_L32P_1 K17 I/O\n1 IO_L33N_1/A17 H20 DUAL1 IO_L33P_1/A16 H21 DUAL\n1 IO_L34N_1/A19 F21 DUAL\n1 IO_L34P_1/A18 F22 DUAL1 IO_L36N_1 G20 I/O\n1 IO_L36P_1 G19 I/O\n1 IO_L37N_1 H19 I/O1 IO_L37P_1 J18 I/O\n1 IO_L38N_1 F20 I/O\n1 IO_L38P_1 E20 I/O1 IO_L40N_1 F18 I/O\n1 IO_L40P_1 F19 I/O\n1 IO_L41N_1 D22 I/O1 IO_L41P_1 E22 I/O\n1 IO_L42N_1 D20 I/O\n1 IO_L42P_1 D21 I/O1 IO_L44N_1/A21 C21 DUAL\n1 IO_L44P_1/A20 C22 DUAL\n1 IO_L45N_1/A23 B21 DUAL1 IO_L45P_1/A22 B22 DUAL1 IO_L46N_1/A25 G17 DUAL\n1 IO_L46P_1/A24 G18 DUAL\n1 IP_L04N_1/VREF_1 R16 VREF1 IP_L04P_1 R15 INPUT\n1 IP_L08N_1 P16 INPUTTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\n1 IP_L08P_1 P15 INPUT\n1 IP_L12N_1/VREF_1 R18 VREF\n1 IP_L12P_1 R17 INPUT1 IP_L16N_1/VREF_1 N16 VREF1 IP_L16P_1 N15 INPUT\n1 IP_L23N_1 M16 INPUT\n1 IP_L23P_1 M17 INPUT1 IP_L27N_1 L16 INPUT\n1 IP_L27P_1/VREF_1 M15 VREF\n1 IP_L31N_1 K16 INPUT1 IP_L31P_1 L15 INPUT\n1 IP_L35N_1 K15 INPUT\n1 IP_L35P_1/VREF_1 K14 VREF1 IP_L39N_1 H18 INPUT\n1 IP_L39P_1 H17 INPUT\n1 IP_L43N_1/VREF_1 J15 VREF1 IP_L43P_1 J16 INPUT\n1 IP_L47N_1 H15 INPUT\n1 IP_L47P_1/VREF_1 H16 VREF1 VCCO_1 E21 VCCO\n1 VCCO_1 J17 VCCO\n1 VCCO_1 K21 VCCO1 VCCO_1 P17 VCCO\n1 VCCO_1 P21 VCCO\n1 VCCO_1 V21 VCCO2 IO_L01N_2/M0 W5 DUAL\n2 IO_L01P_2/M1 V6 DUAL\n2 IO_L02N_2/CSO_B Y4 DUAL2 IO_L02P_2/M2 W4 DUAL\n2 IO_L03N_2 AA3 I/O\n2 IO_L03P_2 AB2 I/O2 IO_L04N_2 AA4 I/O\n2 IO_L04P_2 AB3 I/O\n2 IO_L05N_2 Y5 I/O2 IO_L05P_2 W6 I/O2 IO_L06N_2 AB5 I/O\n2 IO_L06P_2 AB4 I/O\n2 IO_L07N_2 Y6 I/O2 IO_L07P_2 W7 I/O\n2 IO_L08N_2 AB6 I/OTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1032 IO_L08P_2 AA6 I/O\n2 IO_L09N_2/VS2 W9 DUAL\n2 IO_L09P_2/RDWR_B V9 DUAL2 IO_L10N_2 AB7 I/O2 IO_L10P_2 Y7 I/O\n2 IO_L11N_2/VS0 Y8 DUAL\n2 IO_L11P_2/VS1 W8 DUAL2 IO_L12N_2 AB8 I/O\n2 IO_L12P_2 AA8 I/O\n2 IO_L13N_2 Y10 I/O2 IO_L13P_2 V10 I/O\n2 IO_L14N_2/D6 AB9 DUAL\n2 IO_L14P_2/D7 Y9 DUAL2 IO_L15N_2 AB10 I/O\n2 IO_L15P_2 AA10 I/O\n2 IO_L16N_2/D4 AB11 DUAL2 IO_L16P_2/D5 Y11 DUAL\n2 IO_L17N_2/GCLK13 V11 GCLK\n2 IO_L17P_2/GCLK12 U11 GCLK2 IO_L18N_2/GCLK15 Y12 GCLK\n2 IO_L18P_2/GCLK14 W12 GCLK\n2 IO_L19N_2/GCLK1 AB12 GCLK2 IO_L19P_2/GCLK0 AA12 GCLK\n2 IO_L20N_2/GCLK3 U12 GCLK\n2 IO_L20P_2/GCLK2 V12 GCLK2 IO_L21N_2 Y13 I/O\n2 IO_L21P_2 AB13 I/O\n2 IO_L22N_2/MOSI/CSI_B AB14 DUAL2 IO_L22P_2 AA14 I/O\n2 IO_L23N_2 Y14 I/O\n2 IO_L23P_2 W13 I/O2 IO_L24N_2/DOUT AA15 DUAL\n2 IO_L24P_2/AWAKE AB15 PWR MGMT\n2 IO_L25N_2 Y15 I/O2 IO_L25P_2 W15 I/O2 IO_L26N_2/D3 U13 DUAL\n2 IO_L26P_2/INIT_B V13 DUAL\n2 IO_L27N_2 Y16 I/O2 IO_L27P_2 AB16 I/O\n2 IO_L28N_2/D1 Y17 DUALTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\n2 IO_L28P_2/D2 AA17 DUAL\n2 IO_L29N_2 AB18 I/O\n2 IO_L29P_2 AB17 I/O2 IO_L30N_2 V15 I/O2 IO_L30P_2 V14 I/O\n2 IO_L31N_2 V16 I/O\n2 IO_L31P_2 W16 I/O2 IO_L32N_2 AA19 I/O\n2 IO_L32P_2 AB19 I/O\n2 IO_L33N_2 V17 I/O2 IO_L33P_2 W18 I/O\n2 IO_L34N_2 W17 I/O\n2 IO_L34P_2 Y18 I/O2 IO_L35N_2 AA21 I/O\n2 IO_L35P_2 AB21 I/O\n2 IO_L36N_2/CCLK AA20 DUAL2 IO_L36P_2/D0/DIN/MISO AB20 DUAL\n2 IP_2 P12 INPUT\n2 IP_2 R10 INPUT2 IP_2 R11 INPUT\n2I P _ 2 R 9 I N P U T\n2 IP_2 T13 INPUT2 IP_2 T14 INPUT\n2I P _ 2 T 9 I N P U T\n2 IP_2 U10 INPUT2 IP_2 U15 INPUT\n2XC3S1400AN: IP_2\nXC3S700AN: N.C. ◆U16 INPUT\n2XC3S1400AN: IP_2\nXC3S700AN: N.C. ◆U7 INPUT\n2I P _ 2 U 8 I N P U T\n2I P _ 2 V 7 I N P U T\n2 IP_2/VREF_2 R12 VREF\n2 IP_2/VREF_2 R13 VREF2 IP_2/VREF_2 R14 VREF2 IP_2/VREF_2 T10 VREF\n2 IP_2/VREF_2 T11 VREF\n2 IP_2/VREF_2 T15 VREF2 IP_2/VREF_2 T16 VREF\n2 IP_2/VREF_2 T7 VREFTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1042XC3S1400AN: IP_2/VREF_2\nXC3S700AN: N.C. ◆T8 VREF\n2 IP_2/VREF_2 V8 VREF\n2 VCCO_2 AA13 VCCO2 VCCO_2 AA18 VCCO\n2 VCCO_2 AA5 VCCO\n2 VCCO_2 AA9 VCCO2 VCCO_2 U14 VCCO\n2 VCCO_2 U9 VCCO\n3 IO_L01N_3 D2 I/O3 IO_L01P_3 C1 I/O\n3 IO_L02N_3 C2 I/O\n3 IO_L02P_3 B1 I/O3 IO_L03N_3 E4 I/O\n3 IO_L03P_3 D3 I/O\n3 IO_L05N_3 G5 I/O3 IO_L05P_3 G6 I/O\n3 IO_L06N_3 E1 I/O\n3 IO_L06P_3 D1 I/O3 IO_L07N_3 E3 I/O\n3 IO_L07P_3 F4 I/O\n3 IO_L08N_3 G4 I/O3 IO_L08P_3 F3 I/O\n3 IO_L09N_3 H6 I/O\n3 IO_L09P_3 H5 I/O3 IO_L10N_3 J5 I/O\n3 IO_L10P_3 K6 I/O\n3 IO_L12N_3 F1 I/O3 IO_L12P_3 F2 I/O\n3 IO_L13N_3 G1 I/O\n3 IO_L13P_3 G3 I/O3 IO_L14N_3 H3 I/O\n3 IO_L14P_3 H4 I/O\n3 IO_L16N_3 H1 I/O3 IO_L16P_3 H2 I/O3 IO_L17N_3/VREF_3 J1 VREF\n3 IO_L17P_3 J3 I/O\n3 IO_L18N_3 K4 I/O3 IO_L18P_3 K5 I/O\n3 IO_L20N_3 K2 I/OTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\n3 IO_L20P_3 K3 I/O\n3 IO_L21N_3/LHCLK1 L3 LHCLK\n3 IO_L21P_3/LHCLK0 L5 LHCLK3 IO_L22N_3/IRDY2/LHCLK3 L1 LHCLK3 IO_L22P_3/LHCLK2 K1 LHCLK\n3 IO_L24N_3/LHCLK5 M2 LHCLK\n3 IO_L24P_3/LHCLK4 M1 LHCLK3 IO_L25N_3/LHCLK7 M4 LHCLK\n3 IO_L25P_3/TRDY2/LHCLK6 M3 LHCLK\n3 IO_L26N_3 N3 I/O3 IO_L26P_3/VREF_3 N1 VREF\n3 IO_L28N_3 P2 I/O\n3 IO_L28P_3 P1 I/O3 IO_L29N_3 P5 I/O\n3 IO_L29P_3 P3 I/O\n3 IO_L30N_3 N4 I/O3 IO_L30P_3 M5 I/O\n3 IO_L32N_3 R2 I/O\n3 IO_L32P_3 R1 I/O3 IO_L33N_3 R4 I/O\n3 IO_L33P_3 R3 I/O\n3 IO_L34N_3 T4 I/O3 IO_L34P_3 R5 I/O\n3 IO_L36N_3 T3 I/O\n3 IO_L36P_3/VREF_3 T1 VREF3 IO_L37N_3 U2 I/O\n3 IO_L37P_3 U1 I/O\n3 IO_L38N_3 V3 I/O3 IO_L38P_3 V1 I/O\n3 IO_L40N_3 U5 I/O\n3 IO_L40P_3 T5 I/O3 IO_L41N_3 U4 I/O\n3 IO_L41P_3 U3 I/O\n3 IO_L42N_3 W2 I/O3 IO_L42P_3 W1 I/O3 IO_L43N_3 W3 I/O\n3 IO_L43P_3 V4 I/O\n3 IO_L44N_3 Y2 I/O3 IO_L44P_3 Y1 I/O\n3 IO_L45N_3 AA2 I/OTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1053 IO_L45P_3 AA1 I/O\n3 IP_3/VREF_3 J8 VREF\n3 IP_3/VREF_3 R6 VREF3 IP_L04N_3/VREF_3 H7 VREF3 IP_L04P_3 H8 INPUT\n3 IP_L11N_3 K8 INPUT\n3 IP_L11P_3 J7 INPUT3 IP_L15N_3/VREF_3 L8 VREF\n3 IP_L15P_3 K7 INPUT\n3 IP_L19N_3 M8 INPUT3 IP_L19P_3 L7 INPUT\n3 IP_L23N_3 M6 INPUT\n3 IP_L23P_3 M7 INPUT3 IP_L27N_3 N9 INPUT\n3 IP_L27P_3 N8 INPUT\n3 IP_L31N_3 N5 INPUT3 IP_L31P_3 N6 INPUT\n3 IP_L35N_3 P8 INPUT\n3 IP_L35P_3 N7 INPUT3 IP_L39N_3 R8 INPUT\n3 IP_L39P_3 P7 INPUT\n3 IP_L46N_3/VREF_3 T6 VREF3 IP_L46P_3 R7 INPUT\n3 VCCO_3 E2 VCCO\n3 VCCO_3 J2 VCCO3 VCCO_3 J6 VCCO\n3 VCCO_3 N2 VCCO\n3 VCCO_3 P6 VCCO3 VCCO_3 V2 VCCO\nGND GND A1 GND\nGND GND A22 GNDGND GND AA11 GND\nGND GND AA16 GND\nGND GND AA7 GNDGND GND AB1 GNDGND GND AB22 GND\nGND GND B12 GND\nGND GND B16 GNDGND GND B7 GND\nGND GND C20 GNDTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nGND GND C3 GND\nGND GND D14 GND\nGND GND D9 GNDGND GND F11 GNDGND GND F17 GND\nGND GND F6 GND\nGND GND G2 GNDGND GND G21 GND\nGND GND J11 GND\nGND GND J13 GNDGND GND J14 GND\nGND GND J19 GND\nGND GND J4 GNDGND GND J9 GND\nGND GND K10 GND\nGND GND K12 GNDGND GND L11 GND\nGND GND L13 GND\nGND GND L17 GNDGND GND L2 GND\nGND GND L6 GND\nGND GND L9 GNDGND GND M10 GND\nGND GND M12 GND\nGND GND M14 GNDGND GND M21 GND\nGND GND N11 GND\nGND GND N13 GNDGND GND P10 GND\nGND GND P14 GND\nGND GND P19 GNDGND GND P4 GND\nGND GND P9 GND\nGND GND T12 GNDGND GND T2 GNDGND GND T21 GND\nGND GND U17 GND\nGND GND U6 GNDGND GND W10 GND\nGND GND W14 GNDTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 106GND GND Y20 GND\nGND GND Y3 GND\nVCCAUX SUSPEND U18 PWR MGMTVCCAUX DONE Y19 CONFIGVCCAUX PROG_B C4 CONFIG\nVCCAUX TCK A21 JTAG\nVCCAUX TDI F5 JTAGVCCAUX TDO E19 JTAG\nVCCAUX TMS D4 JTAG\nVCCAUX VCCAUX D12 VCCAUXVCCAUX VCCAUX E18 VCCAUX\nVCCAUX VCCAUX E5 VCCAUX\nVCCAUX VCCAUX H11 VCCAUXVCCAUX VCCAUX L4 VCCAUX\nVCCAUX VCCAUX M19 VCCAUX\nVCCAUX VCCAUX P11 VCCAUXVCCAUX VCCAUX V18 VCCAUX\nVCCAUX VCCAUX V5 VCCAUX\nVCCAUX VCCAUX W11 VCCAUX\nVCCINT VCCINT J10 VCCINT\nVCCINT VCCINT J12 VCCINT\nVCCINT VCCINT K11 VCCINTVCCINT VCCINT K13 VCCINT\nVCCINT VCCINT K9 VCCINT\nVCCINT VCCINT L10 VCCINTVCCINT VCCINT L12 VCCINT\nVCCINT VCCINT L14 VCCINT\nVCCINT VCCINT M11 VCCINTVCCINT VCCINT M13 VCCINT\nVCCINT VCCINT M9 VCCINT\nVCCINT VCCINT N10 VCCINTVCCINT VCCINT N12 VCCINT\nVCCINT VCCINT N14 VCCINT\nVCCINT VCCINT P13 VCCINTTable  77: Spartan-3AN FGG484 Pinout (Cont’d)\nBank Pin NameFGG484 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 107User I/Os by Bank\nTable 78  and Table 79  indicate how the user-I/O pins are distributed between the four I/O banks on the FGG484 package. \nThe AWAKE pin is counted as a dual-purpose I/O.\nFootprint Migration Differences\nTable 80  summarizes the three footprint and functionality differences between the XC3S700AN and the XC3S1400AN \nFPGAs that can affect migration between devices available in the FGG484 package. All other pins unconditionally migrate \nbetween the Spartan-3AN devices available in the FGG484 package.\nSpartan-3AN FPGAs are pin compatible with the same density Spartan-3A FPGAs in the FG(G)484 package, although the \nSpartan-3A FPGAs require an external configuration source.\nIn Table 80 , the arrow ( →) indicates that this pin can unconditionally migrat e from the device on the left to the device on the \nright. Migration in the other direction is possible depending on how the pin is configured for the device on the right.Table  78: User I/Os Per Bank for the XC3S700AN in the FGG484 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 92 58 17 1 8 8\nRight 1 94 33 15 30 8 8\nBottom 2 92 43 11 21 9 8\nLeft 3 94 61 17 0 8 8\nTotal 372 195 60 52 33 32\nTable  79: User I/Os Per Bank for the Discontinued XC3S1400AN(1) in the FGG484 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 92 58 17 1 8 8\nRight 1 94 33 15 30 8 8\nBottom 2 95 43 13 21 10 8\nLeft 3 94 61 17 0 8 8\nTotal 375 195 62 52 34 32\nNotes: \n1. Xilinx has issued a discontinuation notice for the XC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice \nFor Selected Spartan-3AN FPGA Products .\nTable  80: FGG484 XC3S700AN to XC3S1400AN(1) Footprint Migration/Differences\nFGG484 Ball Bank XC3S700AN Migra tion XC3S1400AN (Discontinued)\nT8 2 N.C. → INPUT/VREF\nU7 2 N.C. → INPUT\nU16 2 N.C. → INPUT\nNumber of Differences: 3\nNotes: \n1. Xilinx has issued a discontinuation notice for the XC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice \nFor Selected Spartan-3AN FPGA Products .\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 108FGG484 FootprintX-Ref Target - Figure 23\nLeft Half of FGG484 \nPackage (Top View)\n195I/O: Unrestricted, \ngeneral-purpose user I/O\n60- \n62INPUT:  Unrestricted, \ngeneral-purpose input pin\n51DUAL:  Configuration pins, \nthen possible user I/O\n33- \n34VREF:  User I/O or input \nvoltage reference for bank\n32CLK:  User I/O, input, or \nclock buffer input\n2SUSPEND:  Dedicated \nSUSPEND and dual-purpose AWAKE Power Management pins\n2CONFIG:  Dedicated \nconfiguration pins\n4JTAG:  Dedicated JTAG \nport pins\n53GND:  Ground\n24VCCO:  Output voltage \nsupply for bank\n15VCCINT:  Internal core \nsupply voltage (+1.2V)\n10VCCAUX:  Auxiliary supply \nvoltage (+3.3V)\n3\n◆N.C.:  Not connected\n(XC3S700AN only)\nFigure 23: FGG484 Package Footprint (Top View)12 3 4567 8 91 0 1 1\nA GNDI/O\nL36N_0\nPUDC_BI/O\nL33P_0I/O\nL31P_0I/O\nL28N_0I/O\nL26N_0I/O\nL26P_0I/O\nL22N_0I/O\nL22P_0I/O\nL21P_0I/O\nL18N_0\nGCLK7\nBI/O\nL02P_ 3I/O\nL36P_0\nVREF_0I/O\nL33N_0I/O\nL31N_0VCCO_0I/O\nL28P_0GNDI/O\nL25P_0I/O\nL24P_0VCCO_0I/O\nL19P_0\nGCLK 8\nCI/O\nL01P_ 3I/O\nL02N_ 3GND\nPROG_BI/O\nL32P_0I/O\nL29P_0I/O\nL27N_0I/O\nL25N_0I/O\nL24N_0\nVREF_0I/O\nL21N_0I/O\nL19N_0\nGCLK9\nDI/O\nL06P_ 3I/O\nL01N_ 3I/O\nL03P_3TMSI/O\nL32N_0I/O\nL29N_0I/O\nL27P_0I/O\nL30N_0GNDI/O\nL23P_0I/O\nL20P_0\nGCLK10\nEI/O\nL06N_ 3VCCO_ 3I/O\nL07N_ 3I/O\nL03N_3VCCAUXI/O\nL35N_0I/O\nL34P_0INPUTI/O\nL30P_0I/O\nL23N_0I/O\nL20N_0\nGCLK11\nFI/O\nL12N_ 3I/O\nL12P_ 3I/O\nL08P_3I/O\nL07P_ 3TDI GNDI/O\nL35P_0I/O\nL34N_0VCCO_0 INPUT GND\nGI/O\nL13N_3GNDI/O\nL13P_3I/O\nL08N_3I/O\nL05N_ 3I/O\nL05P_ 3INPUTINPUT\nVREF_0INPUT INPUT INPUT\nHI/O\nL16N_ 3I/O\nL16P_ 3I/O\nL14N_ 3I/O\nL14P_ 3I/O\nL09P_ 3I/O\nL09N_ 3INPUT\nL04N_ 3\nVREF_ 3INPUT\nL04P_ 3INPUT\nVREF_0INPUT VCCAUX\nJI/O\nL17N_ 3\nVREF_ 3VCCO_ 3I/O\nL17P_ 3GNDI/O\nL10N_ 3VCCO_ 3INPUT\nL11P_ 3INPUT\nVREF_ 3GND VCCINT GND\nKI/O\nL22P_ 3\nLHCLK2I/O\nL20N_ 3I/O\nL20P_ 3I/O\nL18N_3I/O\nL18P_3I/O\nL10P_ 3INPUT\nL15P_ 3INPUT\nL11N_ 3VCCINT GND VCCINT\nLI/O\nL22N_ 3\nIRDY2\nLHCLK 3GNDI/O\nL21N_ 3\nLHCLK1VCCAUXI/O\nL21P_ 3\nLHCLK0GNDINPUT\nL19P_ 3INPUT\nL15N_ 3\nVREF_ 3GND VCCINT GND\nMI/O\nL24P_ 3\nLHCLK4I/O\nL24N_ 3\nLHCLK5I/O\nL25P_ 3\nTRDY2\nLHCLK6I/O\nL25N_ 3\nLHCLK7I/O\nL30P_3INPUT\nL23N_3INPUT\nL23P_3INPUT\nL19N_ 3VCCINT GND VCCINT\nNI/O\nL26P_ 3\nVREF_ 3VCCO_ 3I/O\nL26N_ 3I/O\nL30N_ 3INPUT\nL31N_ 3INPUT\nL31P_3INPUT\nL35P_3INPUT\nL27P_ 3INPUT\nL27N_ 3VCCINT GND\nPI/O\nL28P_3I/O\nL28N_3I/O\nL29P_ 3GNDI/O\nL29N_ 3VCCO_ 3INPUT\nL39P_3INPUT\nL35N_ 3GND GND VCCAUX\nRI/O\nL32P_3I/O\nL32N_ 3I/O\nL33P_3I/O\nL33N_3I/O\nL34P_3INPUT\nVREF_ 3INPUT\nL46P_ 3INPUT\nL39N_ 3INPUT INPUT INPUT\nTI/O\nL36P_3\nVREF_ 3GNDI/O\nL36N_ 3I/O\nL34N_ 3I/O\nL40P_ 3INPUT\nL46N_ 3\nVREF_ 3INPUT\nVREF_2INPUT\nVREF_2\n◆INPUTINPUT\nVREF_2INPUT\nVREF_2\nUI/O\nL37P_3I/O\nL37N_ 3I/O\nL41P_ 3I/O\nL41N_ 3I/O\nL40N_ 3GNDINPUT\n◆INPUT VCCO_2 INPUTI/O\nL17P_2\nGCLK12\nVI/O\nL38P_3VCCO_ 3I/O\nL38N_3I/O\nL43P_3VCCAUXI/O\nL01P_2\nM1INPUTINPUT\nVREF_2I/O\nL09P_2\nRDWR_BI/O\nL13P_2I/O\nL17N_2\nGCLK1 3\nWI/O\nL42P_ 3I/O\nL42N_ 3I/O\nL43N_3I/O\nL02P_2\nM2I/O\nL01N_2\nM0I/O\nL05P_2I/O\nL07P_2I/O\nL11P_2\nVS1I/O\nL09N_2\nVS2GND VCCAUX\nYI/O\nL44P_ 3I/O\nL44N_ 3GNDI/O\nL02N_2\nCSO_BI/O\nL05N_2I/O\nL07N_2I/O\nL10P_2I/O\nL11N_2\nVS0I/O\nL14P_2\nD7I/O\nL13N_2I/O\nL16P_2\nD5\nA\nAI/O\nL45P_ 3I/O\nL45N_ 3I/O\nL03N_2I/O\nL04N_2VCCO_2I/O\nL08P_2GNDI/O\nL12P_2VCCO_2I/O\nL15P_2GND\nA\nBGNDI/O\nL03P_2I/O\nL04P_2I/O\nL06P_2I/O\nL06N_2I/O\nL08N_2I/O\nL10N_2I/O\nL12N_2I/O\nL14N_2\nD6I/O\nL15N_2I/O\nL16N_2\nD4Bank 3\nBank 2Bank 0\nDS557_4_2 3_030911\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 109Right Half of FGG484 \nPackage (Top View)\nFigure 23: FGG484 Package Footprint (Top View)12 1 3 14 15 16 17 1 8 19 20 21 22\nI/O\nL18P_0\nGCLK6I/O\nL16N_0I/O\nL13N_0I/O\nL12N_0\nVREF_0I/O\nL12P_0I/O\nL10N_0I/O\nL05N_0I/O\nL06N_0I/O\nL03N_0TCK GND A\nGNDI/O\nL16P_0VCCO_0I/O\nL13P_0GNDI/O\nL10P_0VCCO_0I/O\nL06P_0\nVREF_0I/O\nL03P_0I/O\nL45N_1\nA23I/O\nL45P_1\nA22B\nI/O\nL17P_0\nGCLK4I/O\nL15N_0I/O\nL09P_0I/O\nL11N_0I/O\nL08N_0I/O\nL07N_0I/O\nL05P_0I/O\nL02N_0GNDI/O\nL44N_1\nA21I/O\nL44P_1\nA20C\nVCCAUXI/O\nL15P_0GNDI/O\nL11P_0I/O\nL08P_0I/O\nL07P_0I/O\nL01N_0I/O\nL02P_0\nVREF_0I/O\nL42N_1I/O\nL42P_1I/O\nL41N_1D\nI/O\nL17N_0\nGCLK5I/O\nL14N_0I/O\nL09N_0I/O\nL04P_0INPUTI/O\nL01P_0VCCAUX TDOI/O\nL38P_1VCCO_1I/O\nL41P_1E\nINPUTI/O\nL14P_0VCCO_0I/O\nL04N_0INPUT GNDI/O\nL40N_1I/O\nL40P_1I/O\nL38N_1I/O\nL34N_1\nA19I/O\nL34P_1\nA18F\nINPUT INPUT INPUT INPUT INPUTI/O\nL46N_1\nA25I/O\nL46P_1\nA24I/O\nL36P_1I/O\nL36N_1GNDI/O\nL30N_1\nA15G\nINPUT\nVREF_0INPUT INPUTINPUT\nL47N_1INPUT\nL47P_1\nVREF_1INPUT\nL39P_1INPUT\nL39N_1I/O\nL37N_1I/O\nL33N_1\nA17I/O\nL33P_1\nA16I/O\nL30P_1\nA14H\nVCCINT GND GNDINPUT\nL43N_1\nVREF_1INPUT\nL43P_1VCCO_1I/O\nL37P_1GNDI/O\nL29N_1\nA13I/O\nL29P_1\nA12I/O\nL26N_1\nA11J\nGND VCCINTINPUT\nL35P_1\nVREF_1INPUT\nL35N_1INPUT\nL31N_1I/O\nL32P_1I/O\nL32N_1I/O\nL25N_1\nRHCLK7I/O\nL25P_1\nIRDY1\nRHCLK6VCCO_1I/O\nL26P_1\nA10K\nVCCINT GND VCCINTINPUT\nL31P_1INPUT\nL27N_1GNDI/O\nL28P_1I/O\nL28N_1I/O\nL22N_1\nTRDY1\nRHCLK 3I/O\nL22P_1\nRHCLK2I/O\nL21N_1\nRHCLK1L\nGND VCCINT GNDINPUT\nL27P_1\nVREF_1INPUT\nL23N_1INPUT\nL23P_1I/O\nL24P_1\nRHCLK4VCCAUXI/O\nL24N_1\nRHCLK5GNDI/O\nL21P_1\nRHCLK0M\nVCCINT GND VCCINTINPUT\nL16P_1INPUT\nL16N_1\nVREF_1I/O\nL20N_1\nA9I/O\nL20P_1\nA8I/O\nL19N_1\nA7I/O\nL19P_1\nA6I/O\nL18N_1\nA5I/O\nL18P_1\nA4N\nINPUT VCCINT GNDINPUT\nL08P_1INPUT\nL08N_1VCCO_1I/O\nL17N_1\nA3GNDI/O\nL15P_1VCCO_1I/O\nL15N_1\nVREF_1P\nINPUT\nVREF_2INPUT\nVREF_2INPUT\nVREF_2INPUT\nL04P_1INPUT\nL04N_1\nVREF_1INPUT\nL12P_1INPUT\nL12N_1\nVREF_1I/O\nL17P_1\nA2I/O\nL13P_1I/O\nL14P_1I/O\nL14N_1R\nGND INPUT INPUTINPUT\nVREF_2INPUT\nVREF_2I/O\nL03P_1\nA0I/O\nL03N_1\nA1I/O\nL13N_1I/O\nL11P_1GNDI/O\nL11N_1T\nI/O\nL20N_2\nGCLK 3I/O\nL26N_2\nD3VCCO_2 INPUTINPUT\n◆GND\nSUSPENDI/O\nL10N_1I/O\nL10P_1I/O\nL09N_1I/O\nL09P_1U\nI/O\nL20P_2\nGCLK2I/O\nL26P_2\nINIT_BI/O\nL30P_2I/O\nL30N_2I/O\nL31N_2I/O\nL33N_2VCCAUXI/O\nL06P_1I/O\nL06N_1VCCO_1I/O\nL07N_1V\nI/O\nL18P_2\nGCLK14I/O\nL23P_2GNDI/O\nL25P_2I/O\nL31P_2I/O\nL34N_2I/O\nL33P_2I/O\nL02P_1\nLDC1I/O\nL02N_1\nLDC0I/O\nL05N_1I/O\nL07P_1W\nI/O\nL18N_2\nGCLK15I/O\nL21N_2I/O\nL23N_2I/O\nL25N_2I/O\nL27N_2I/O\nL28N_2\nD1I/O\nL34P_2DONE GNDI/O\nL01N_1\nLDC2I/O\nL05P_1Y\nI/O\nL19P_2\nGCLK0VCCO_2I/O\nL22P_2I/O\nL24N_2\nDOUTGNDI/O\nL28P_2\nD2VCCO_2I/O\nL32N_2I/O\nL36N_2\nCCLKI/O\nL35N_2I/O\nL01P_1\nHDCA\nA\nI/O\nL19N_2\nGCLK1I/O\nL21P_2I/O\nL22N_2\nMOSI\nCSI_BI/O\nL24P_2\nAWAKEI/O\nL27P_2I/O\nL29P_2I/O\nL29N_2I/O\nL32P_2I/O\nL36P_2\nD0\nDIN/MI SOI/O\nL35P_2GNDA\nB\nBank 1\nBank 2Bank 0\nDS557_4_2 3_030911\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 110FGG676: 676-Ball Fine-Pitch Ball Grid Array\nThe 676-ball fine-pitch ball grid array, FGG676, supports the XC3S1400AN FPGA.\nTable 81  lists all the FGG676 package pins. They are sorted by bank number and then by pin name. Pins that form a \ndifferential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type (as defined in Table 62 ).\nThe XC3S1400AN has 17 unconnect ed balls, indicated as N.C. in Table 81  and Figure 24 .\nAn electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at: \nwww.xilinx.com/support/documenta tion/data_shee ts/s3a_pin.zip\n.\nPinout Table\nTable  81: Spartan-3AN FGG676 Pinout\nBank Pin NameFGG676 \nBall Type\n0 IO_L01N_0 F20 I/O0 IO_L01P_0 G20 I/O\n0 IO_L02N_0 F19 I/O\n0 IO_L02P_0/VREF_0 G19 VREF0 IO_L05N_0 C22 I/O\n0 IO_L05P_0 D22 I/O\n0 IO_L06N_0 C23 I/O0 IO_L06P_0 D23 I/O\n0 IO_L07N_0 A22 I/O\n0 IO_L07P_0 B23 I/O0 IO_L08N_0 G17 I/O\n0 IO_L08P_0 H17 I/O\n0 IO_L09N_0 B21 I/O0 IO_L09P_0 C21 I/O\n0 IO_L10N_0 D21 I/O\n0 IO_L10P_0 E21 I/O0 IO_L11N_0 C20 I/O\n0 IO_L11P_0 D20 I/O\n0 IO_L12N_0 K16 I/O0 IO_L12P_0 J16 I/O\n0 IO_L13N_0 E17 I/O\n0 IO_L13P_0 F17 I/O0 IO_L14N_0 A20 I/O\n0 IO_L14P_0/VREF_0 B20 VREF\n0 IO_L15N_0 A19 I/O0 IO_L15P_0 B19 I/O0 IO_L16N_0 H15 I/O\n0 IO_L16P_0 G15 I/O\n0 IO_L17N_0 C18 I/O0 IO_L17P_0 D18 I/O0 IO_L18N_0 A18 I/O\n0 IO_L18P_0 B18 I/O\n0 IO_L19N_0 B17 I/O0 IO_L19P_0 C17 I/O\n0 IO_L20N_0/VREF_0 E15 VREF\n0 IO_L20P_0 F15 I/O0 IO_L21N_0 C16 I/O\n0 IO_L21P_0 D17 I/O\n0 IO_L22N_0 C15 I/O0 IO_L22P_0 D16 I/O\n0 IO_L23N_0 A15 I/O\n0 IO_L23P_0 B15 I/O0 IO_L24N_0 F14 I/O\n0 IO_L24P_0 E14 I/O\n0 IO_L25N_0/GCLK5 J14 GCLK0 IO_L25P_0/GCLK4 K14 GCLK\n0 IO_L26N_0/GCLK7 A14 GCLK\n0 IO_L26P_0/GCLK6 B14 GCLK0 IO_L27N_0/GCLK9 G13 GCLK\n0 IO_L27P_0/GCLK8 F13 GCLK\n0 IO_L28N_0/GCLK11 C13 GCLK0 IO_L28P_0/GCLK10 B13 GCLK\n0 IO_L29N_0 B12 I/O\n0 IO_L29P_0 A12 I/O0 IO_L30N_0 C12 I/O0 IO_L30P_0 D13 I/O\n0 IO_L31N_0 F12 I/O\n0 IO_L31P_0 E12 I/O0 IO_L32N_0/VREF_0 D11 VREF\n0 IO_L32P_0 C11 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1110 IO_L33N_0 B10 I/O\n0 IO_L33P_0 A10 I/O\n0 IO_L34N_0 D10 I/O0 IO_L34P_0 C10 I/O0 IO_L35N_0 H12 I/O\n0 IO_L35P_0 G12 I/O\n0 IO_L36N_0 B9 I/O0 IO_L36P_0 A9 I/O\n0 IO_L37N_0 D9 I/O\n0 IO_L37P_0 E10 I/O0 IO_L38N_0 B8 I/O\n0 IO_L38P_0 A8 I/O\n0 IO_L39N_0 K12 I/O0 IO_L39P_0 J12 I/O\n0 IO_L40N_0 D8 I/O\n0 IO_L40P_0 C8 I/O0 IO_L41N_0 C6 I/O\n0 IO_L41P_0 B6 I/O\n0 IO_L42N_0 C7 I/O0 IO_L42P_0 B7 I/O\n0 IO_L43N_0 K11 I/O\n0 IO_L43P_0 J11 I/O0 IO_L44N_0 D6 I/O\n0 IO_L44P_0 C5 I/O\n0 IO_L45N_0 B4 I/O0 IO_L45P_0 A4 I/O\n0 IO_L46N_0 H10 I/O\n0 IO_L46P_0 G10 I/O0 IO_L47N_0 H9 I/O\n0 IO_L47P_0 G9 I/O\n0 IO_L48N_0 E7 I/O0 IO_L48P_0 F7 I/O\n0 IO_L51N_0 B3 I/O\n0 IO_L51P_0 A3 I/O0 IO_L52N_0/PUDC_B G8 DUAL0 IO_L52P_0/VREF_0 F8 VREF\n0I P _ 0 A 5 I N P U T\n0I P _ 0 A 7 I N P U T0I P _ 0 A 1 3 I N P U T\n0I P _ 0 A 1 7 I N P U TTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n0 IP_0 A23 INPUT\n0 IP_0 C4 INPUT\n0 IP_0 D12 INPUT0 IP_0 D15 INPUT0 IP_0 D19 INPUT\n0 IP_0 E11 INPUT\n0 IP_0 E18 INPUT0 IP_0 E20 INPUT\n0 IP_0 F10 INPUT\n0 IP_0 G14 INPUT0 IP_0 G16 INPUT\n0 IP_0 H13 INPUT\n0 IP_0 H18 INPUT0 IP_0 J10 INPUT\n0 IP_0 J13 INPUT\n0 IP_0 J15 INPUT0 IP_0/VREF_0 D7 VREF\n0 IP_0/VREF_0 D14 VREF\n0 IP_0/VREF_0 G11 VREF0 IP_0/VREF_0 J17 VREF\n0 N.C. A24 N.C.\n0 N.C. B24 N.C.\n0 N.C. D5 N.C.\n0 N.C. E9 N.C.\n0 N.C. F18 N.C.\n0 N.C. E6 N.C.\n0 N.C. F9 N.C.\n0 N.C. G18 N.C.\n0 VCCO_0 B5 VCCO\n0 VCCO_0 B11 VCCO\n0 VCCO_0 B16 VCCO0 VCCO_0 B22 VCCO\n0 VCCO_0 E8 VCCO\n0 VCCO_0 E13 VCCO0 VCCO_0 E19 VCCO0 VCCO_0 H11 VCCO\n0 VCCO_0 H16 VCCO\n1 IO_L01N_1/LDC2 Y21 DUAL1 IO_L01P_1/HDC Y20 DUAL\n1 IO_L02N_1/LDC0 AD25 DUALTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1121 IO_L02P_1/LDC1 AE26 DUAL\n1 IO_L03N_1/A1 AC24 DUAL\n1 IO_L03P_1/A0 AC23 DUAL1 IO_L04N_1 W21 I/O1 IO_L04P_1 W20 I/O\n1 IO_L05N_1 AC25 I/O\n1 IO_L05P_1 AD26 I/O1 IO_L06N_1 AB26 I/O\n1 IO_L06P_1 AC26 I/O\n1 IO_L07N_1/VREF_1 AB24 VREF1 IO_L07P_1 AB23 I/O\n1 IO_L08N_1 V19 I/O\n1 IO_L08P_1 V18 I/O1 IO_L09N_1 AA23 I/O\n1 IO_L09P_1 AA22 I/O\n1 IO_L10N_1 U20 I/O1 IO_L10P_1 V21 I/O\n1 IO_L11N_1 AA25 I/O\n1 IO_L11P_1 AA24 I/O1 IO_L12N_1 U18 I/O\n1 IO_L12P_1 U19 I/O\n1 IO_L13N_1 Y23 I/O1 IO_L13P_1 Y22 I/O\n1 IO_L14N_1 T20 I/O\n1 IO_L14P_1 U21 I/O1 IO_L15N_1 Y25 I/O\n1 IO_L15P_1 Y24 I/O\n1 IO_L17N_1 T17 I/O1 IO_L17P_1 T18 I/O\n1 IO_L18N_1 V22 I/O\n1 IO_L18P_1 W23 I/O1 IO_L19N_1 V25 I/O\n1 IO_L19P_1 V24 I/O\n1 IO_L21N_1 U22 I/O1 IO_L21P_1 V23 I/O1 IO_L22N_1 R20 I/O\n1 IO_L22P_1 R19 I/O\n1 IO_L23N_1/VREF_1 U24 VREF1 IO_L23P_1 U23 I/O\n1 IO_L25N_1/A3 R22 DUALTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n1 IO_L25P_1/A2 R21 DUAL\n1 IO_L26N_1/A5 T24 DUAL\n1 IO_L26P_1/A4 T23 DUAL1 IO_L27N_1/A7 R17 DUAL1 IO_L27P_1/A6 R18 DUAL\n1 IO_L29N_1/A9 R26 DUAL\n1 IO_L29P_1/A8 R25 DUAL1 IO_L30N_1/RHCLK1 P20 RHCLK\n1 IO_L30P_1/RHCLK0 P21 RHCLK\n1 IO_L31N_1/TRDY1/RHCLK3 P25 RHCLK1 IO_L31P_1/RHCLK2 P26 RHCLK\n1 IO_L33N_1/RHCLK5 N24 RHCLK\n1 IO_L33P_1/RHCLK4 P23 RHCLK1 IO_L34N_1/RHCLK7 N19 RHCLK\n1 IO_L34P_1/IRDY1/RHCLK6 P18 RHCLK\n1 IO_L35N_1/A11 M25 DUAL1 IO_L35P_1/A10 M26 DUAL\n1 IO_L37N_1 N21 I/O\n1 IO_L37P_1 P22 I/O1 IO_L38N_1/A13 M23 DUAL\n1 IO_L38P_1/A12 L24 DUAL\n1 IO_L39N_1/A15 N17 DUAL1 IO_L39P_1/A14 N18 DUAL\n1 IO_L41N_1 K26 I/O\n1 IO_L41P_1 K25 I/O1 IO_L42N_1/A17 M20 DUAL\n1 IO_L42P_1/A16 N20 DUAL\n1 IO_L43N_1/A19 J25 DUAL1 IO_L43P_1/A18 J26 DUAL\n1 IO_L45N_1 M22 I/O\n1 IO_L45P_1 M21 I/O1 IO_L46N_1 K22 I/O\n1 IO_L46P_1 K23 I/O\n1 IO_L47N_1 M18 I/O1 IO_L47P_1 M19 I/O1 IO_L49N_1 J22 I/O\n1 IO_L49P_1 J23 I/O\n1 IO_L50N_1 K21 I/O1 IO_L50P_1 L22 I/O\n1 IO_L51N_1 G24 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1131 IO_L51P_1 G23 I/O\n1 IO_L53N_1 K20 I/O\n1 IO_L53P_1 L20 I/O1 IO_L54N_1 F24 I/O1 IO_L54P_1 F25 I/O\n1 IO_L55N_1 L17 I/O\n1 IO_L55P_1 L18 I/O1 IO_L56N_1 F23 I/O\n1 IO_L56P_1 E24 I/O\n1 IO_L57N_1 K18 I/O1 IO_L57P_1 K19 I/O\n1 IO_L58N_1 G22 I/O\n1 IO_L58P_1/VREF_1 F22 VREF1 IO_L59N_1 J20 I/O\n1 IO_L59P_1 J19 I/O\n1 IO_L60N_1 D26 I/O1 IO_L60P_1 E26 I/O\n1 IO_L61N_1 D24 I/O\n1 IO_L61P_1 D25 I/O1 IO_L62N_1/A21 H21 DUAL\n1 IO_L62P_1/A20 J21 DUAL\n1 IO_L63N_1/A23 C25 DUAL1 IO_L63P_1/A22 C26 DUAL\n1 IO_L64N_1/A25 G21 DUAL\n1 IO_L64P_1/A24 H20 DUAL1 IP_L16N_1 Y26 INPUT\n1 IP_L16P_1 W25 INPUT\n1 IP_L20N_1/VREF_1 V26 VREF1 IP_L20P_1 W26 INPUT\n1 IP_L24N_1/VREF_1 U26 VREF\n1 IP_L24P_1 U25 INPUT1 IP_L28N_1 R24 INPUT\n1 IP_L28P_1/VREF_1 R23 VREF\n1 IP_L32N_1 N25 INPUT1 IP_L32P_1 N26 INPUT1 IP_L36N_1 N23 INPUT\n1 IP_L36P_1/VREF_1 M24 VREF\n1 IP_L40N_1 L23 INPUT1 IP_L40P_1 K24 INPUT\n1 IP_L44N_1 H25 INPUTTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n1 IP_L44P_1/VREF_1 H26 VREF\n1 IP_L48N_1 H24 INPUT\n1 IP_L48P_1 H23 INPUT1 IP_L52N_1/VREF_1 G25 VREF1 IP_L52P_1 G26 INPUT\n1 IP_L65N_1 B25 INPUT\n1 IP_L65P_1/VREF_1 B26 VREF1 VCCO_1 AB25 VCCO\n1 VCCO_1 E25 VCCO\n1 VCCO_1 H22 VCCO1 VCCO_1 L19 VCCO\n1 VCCO_1 L25 VCCO\n1 VCCO_1 N22 VCCO1 VCCO_1 T19 VCCO\n1 VCCO_1 T25 VCCO\n1 VCCO_1 W22 VCCO2 IO_L01N_2/M0 AD4 DUAL\n2 IO_L01P_2/M1 AC4 DUAL\n2 IO_L02N_2/CSO_B AA7 DUAL2 IO_L02P_2/M2 Y7 DUAL\n2 IO_L05N_2 Y9 I/O\n2 IO_L05P_2 W9 I/O2 IO_L06N_2 AF3 I/O\n2 IO_L06P_2 AE3 I/O\n2 IO_L07N_2 AF4 I/O2 IO_L07P_2 AE4 I/O\n2 IO_L08N_2 AD6 I/O\n2 IO_L08P_2 AC6 I/O2 IO_L09N_2 W10 I/O\n2 IO_L09P_2 V10 I/O\n2 IO_L10N_2 AE6 I/O2 IO_L10P_2 AF5 I/O\n2 IO_L11N_2 AE7 I/O\n2 IO_L11P_2 AD7 I/O2 IO_L12N_2 AA10 I/O2 IO_L12P_2 Y10 I/O\n2 IO_L13N_2 U11 I/O\n2 IO_L13P_2 V11 I/O2 IO_L14N_2 AB7 I/O\n2 IO_L14P_2 AC8 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1142 IO_L15N_2 AC9 I/O\n2 IO_L15P_2 AB9 I/O\n2 IO_L16N_2 W12 I/O2 IO_L16P_2 V12 I/O2 IO_L17N_2/VS2 AA12 DUAL\n2 IO_L17P_2/RDWR_B Y12 DUAL\n2 IO_L18N_2 AF8 I/O2 IO_L18P_2 AE8 I/O\n2 IO_L19N_2/VS0 AF9 DUAL\n2 IO_L19P_2/VS1 AE9 DUAL2 IO_L20N_2 W13 I/O\n2 IO_L20P_2 V13 I/O\n2 IO_L21N_2 AC12 I/O2 IO_L21P_2 AB12 I/O\n2 IO_L22N_2/D6 AF10 DUAL\n2 IO_L22P_2/D7 AE10 DUAL2 IO_L23N_2 AC11 I/O\n2 IO_L23P_2 AD11 I/O\n2 IO_L24N_2/D4 AE12 DUAL2 IO_L24P_2/D5 AF12 DUAL\n2 IO_L25N_2/GCLK13 Y13 GCLK\n2 IO_L25P_2/GCLK12 AA13 GCLK2 IO_L26N_2/GCLK15 AE13 GCLK\n2 IO_L26P_2/GCLK14 AF13 GCLK\n2 IO_L27N_2/GCLK1 AA14 GCLK2 IO_L27P_2/GCLK0 Y14 GCLK\n2 IO_L28N_2/GCLK3 AE14 GCLK\n2 IO_L28P_2/GCLK2 AF14 GCLK2 IO_L29N_2 AC14 I/O\n2 IO_L29P_2 AD14 I/O\n2 IO_L30N_2/MOSI/CSI_B AB15 DUAL2 IO_L30P_2 AC15 I/O\n2 IO_L31N_2 W15 I/O\n2 IO_L31P_2 V14 I/O2 IO_L32N_2/DOUT AE15 DUAL2 IO_L32P_2/AWAKE AD15 PWR MGMT\n2 IO_L33N_2 AD17 I/O\n2 IO_L33P_2 AE17 I/O2 IO_L34N_2/D3 Y15 DUAL\n2 IO_L34P_2/INIT_B AA15 DUALTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n2 IO_L35N_2 U15 I/O\n2 IO_L35P_2 V15 I/O\n2 IO_L36N_2/D1 AE18 DUAL2 IO_L36P_2/D2 AF18 DUAL2 IO_L37N_2 AE19 I/O\n2 IO_L37P_2 AF19 I/O\n2 IO_L38N_2 AB16 I/O2 IO_L38P_2 AC16 I/O\n2 IO_L39N_2 AE20 I/O\n2 IO_L39P_2 AF20 I/O2 IO_L40N_2 AC19 I/O\n2 IO_L40P_2 AD19 I/O\n2 IO_L41N_2 AC20 I/O2 IO_L41P_2 AD20 I/O\n2 IO_L42N_2 U16 I/O\n2 IO_L42P_2 V16 I/O2 IO_L43N_2 Y17 I/O\n2 IO_L43P_2 AA17 I/O\n2 IO_L44N_2 AD21 I/O2 IO_L44P_2 AE21 I/O\n2 IO_L45N_2 AC21 I/O\n2 IO_L45P_2 AD22 I/O2 IO_L46N_2 V17 I/O\n2 IO_L46P_2 W17 I/O\n2 IO_L47N_2 AA18 I/O2 IO_L47P_2 AB18 I/O\n2 IO_L48N_2 AE23 I/O\n2 IO_L48P_2 AF23 I/O2 IO_L51N_2 AE25 I/O\n2 IO_L51P_2 AF25 I/O\n2 IO_L52N_2/CCLK AE24 DUAL2 IO_L52P_2/D0/DIN/MISO AF24 DUAL\n2 IP_2 AA19 INPUT\n2 IP_2 AB13 INPUT2 IP_2 AB17 INPUT2 IP_2 AB20 INPUT\n2 IP_2 AC7 INPUT\n2 IP_2 AC13 INPUT2 IP_2 AC17 INPUT\n2 IP_2 AC18 INPUTTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1152I P _ 2 A D 9I N P U T\n2 IP_2 AD10 INPUT\n2 IP_2 AD16 INPUT2I P _ 2 A F 2 I N P U T2I P _ 2 A F 7 I N P U T\n2I P _ 2 Y 1 1 I N P U T\n2 IP_2/VREF_2 AA9 VREF2 IP_2/VREF_2 AA20 VREF\n2 IP_2/VREF_2 AB6 VREF\n2 IP_2/VREF_2 AB10 VREF2 IP_2/VREF_2 AC10 VREF\n2 IP_2/VREF_2 AD12 VREF\n2 IP_2/VREF_2 AF15 VREF2 IP_2/VREF_2 AF17 VREF\n2 IP_2/VREF_2 AF22 VREF\n2 IP_2/VREF_2 Y16 VREF\n2 N.C. AA8 N.C.\n2 N.C. AC5 N.C.\n2 N.C. AC22 N.C.\n2 N.C. AD5 N.C.\n2 N.C. Y18 N.C.\n2 N.C. Y19 N.C.\n2 N.C. AD23 N.C.\n2 N.C. W18 N.C.\n2 N.C. Y8 N.C.\n2 VCCO_2 AB8 VCCO\n2 VCCO_2 AB14 VCCO\n2 VCCO_2 AB19 VCCO2 VCCO_2 AE5 VCCO\n2 VCCO_2 AE11 VCCO\n2 VCCO_2 AE16 VCCO2 VCCO_2 AE22 VCCO\n2 VCCO_2 W11 VCCO\n2 VCCO_2 W16 VCCO3 IO_L01N_3 J9 I/O3 IO_L01P_3 J8 I/O\n3 IO_L02N_3 B1 I/O\n3 IO_L02P_3 B2 I/O3 IO_L03N_3 H7 I/O\n3 IO_L03P_3 G6 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n3 IO_L05N_3 K8 I/O\n3 IO_L05P_3 K9 I/O\n3 IO_L06N_3 E4 I/O3 IO_L06P_3 D3 I/O3 IO_L07N_3 F4 I/O\n3 IO_L07P_3 E3 I/O\n3 IO_L09N_3 G4 I/O3 IO_L09P_3 F5 I/O\n3 IO_L10N_3 H6 I/O\n3 IO_L10P_3 J7 I/O3 IO_L11N_3 F2 I/O\n3 IO_L11P_3 E1 I/O\n3 IO_L13N_3 J6 I/O3 IO_L13P_3 K7 I/O\n3 IO_L14N_3 F3 I/O\n3 IO_L14P_3 G3 I/O3 IO_L15N_3 L9 I/O\n3 IO_L15P_3 L10 I/O\n3 IO_L17N_3 H1 I/O3 IO_L17P_3 H2 I/O\n3 IO_L18N_3 L7 I/O\n3 IO_L18P_3 K6 I/O3 IO_L19N_3 J4 I/O\n3 IO_L19P_3 J5 I/O\n3 IO_L21N_3 M9 I/O3 IO_L21P_3 M10 I/O\n3 IO_L22N_3 K4 I/O\n3 IO_L22P_3 K5 I/O3 IO_L23N_3 K2 I/O\n3 IO_L23P_3 K3 I/O\n3 IO_L25N_3 L3 I/O3 IO_L25P_3 L4 I/O\n3 IO_L26N_3 M7 I/O\n3 IO_L26P_3 M8 I/O3 IO_L27N_3 M3 I/O3 IO_L27P_3 M4 I/O\n3 IO_L28N_3 M6 I/O\n3 IO_L28P_3 M5 I/O3 IO_L29N_3/VREF_3 M1 VREF\n3 IO_L29P_3 M2 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1163 IO_L30N_3 N4 I/O\n3 IO_L30P_3 N5 I/O\n3 IO_L31N_3 N2 I/O3 IO_L31P_3 N1 I/O3 IO_L32N_3/LHCLK1 N7 LHCLK\n3 IO_L32P_3/LHCLK0 N6 LHCLK\n3 IO_L33N_3/IRDY2/LHCLK3 P2 LHCLK3 IO_L33P_3/LHCLK2 P1 LHCLK\n3 IO_L34N_3/LHCLK5 P3 LHCLK\n3 IO_L34P_3/LHCLK4 P4 LHCLK3 IO_L35N_3/LHCLK7 P10 LHCLK\n3 IO_L35P_3/TRDY2/LHCLK6 N9 LHCLK\n3 IO_L36N_3 R2 I/O3 IO_L36P_3/VREF_3 R1 VREF\n3 IO_L37N_3 R4 I/O\n3 IO_L37P_3 R3 I/O3 IO_L38N_3 T4 I/O\n3 IO_L38P_3 T3 I/O\n3 IO_L39N_3 P6 I/O3 IO_L39P_3 P7 I/O\n3 IO_L40N_3 R6 I/O\n3 IO_L40P_3 R5 I/O3 IO_L41N_3 P9 I/O\n3 IO_L41P_3 P8 I/O\n3 IO_L42N_3 U4 I/O3 IO_L42P_3 T5 I/O\n3 IO_L43N_3 R9 I/O\n3 IO_L43P_3/VREF_3 R10 VREF3 IO_L44N_3 U2 I/O\n3 IO_L44P_3 U1 I/O\n3 IO_L45N_3 R7 I/O3 IO_L45P_3 R8 I/O\n3 IO_L47N_3 V2 I/O\n3 IO_L47P_3 V1 I/O3 IO_L48N_3 T9 I/O3 IO_L48P_3 T10 I/O\n3 IO_L49N_3 V5 I/O\n3 IO_L49P_3 U5 I/O3 IO_L51N_3 U6 I/O\n3 IO_L51P_3 T7 I/OTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\n3 IO_L52N_3 W4 I/O\n3 IO_L52P_3 W3 I/O\n3 IO_L53N_3 Y2 I/O3 IO_L53P_3 Y1 I/O3 IO_L55N_3 AA3 I/O\n3 IO_L55P_3 AA2 I/O\n3 IO_L56N_3 U8 I/O3 IO_L56P_3 U7 I/O\n3 IO_L57N_3 Y6 I/O\n3 IO_L57P_3 Y5 I/O3 IO_L59N_3 V6 I/O\n3 IO_L59P_3 V7 I/O\n3 IO_L60N_3 AC1 I/O3 IO_L60P_3 AB1 I/O\n3 IO_L61N_3 V8 I/O\n3 IO_L61P_3 U9 I/O3 IO_L63N_3 W6 I/O\n3 IO_L63P_3 W7 I/O\n3 IO_L64N_3 AC3 I/O3 IO_L64P_3 AC2 I/O\n3 IO_L65N_3 AD2 I/O\n3 IO_L65P_3 AD1 I/O3 IP_L04N_3/VREF_3 C1 VREF\n3 IP_L04P_3 C2 INPUT\n3 IP_L08N_3 D1 INPUT3 IP_L08P_3 D2 INPUT\n3 IP_L12N_3/VREF_3 H4 VREF\n3 IP_L12P_3 G5 INPUT3 IP_L16N_3 G1 INPUT\n3 IP_L16P_3 G2 INPUT\n3 IP_L20N_3/VREF_3 J2 VREF3 IP_L20P_3 J3 INPUT\n3 IP_L24N_3 K1 INPUT\n3 IP_L24P_3 J1 INPUT3 IP_L46N_3 V4 INPUT3 IP_L46P_3 U3 INPUT\n3 IP_L50N_3/VREF_3 W2 VREF\n3 IP_L50P_3 W1 INPUT3 IP_L54N_3 Y4 INPUT\n3 IP_L54P_3 Y3 INPUTTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 1173 IP_L58N_3/VREF_3 AA5 VREF\n3 IP_L58P_3 AA4 INPUT\n3 IP_L62N_3 AB4 INPUT3 IP_L62P_3 AB3 INPUT3 IP_L66N_3/VREF_3 AE2 VREF\n3 IP_L66P_3 AE1 INPUT\n3 VCCO_3 AB2 VCCO3 VCCO_3 E2 VCCO\n3 VCCO_3 H5 VCCO\n3 VCCO_3 L2 VCCO3 VCCO_3 L8 VCCO\n3 VCCO_3 P5 VCCO\n3 VCCO_3 T2 VCCO3 VCCO_3 T8 VCCO\n3 VCCO_3 W5 VCCO\nGND GND A1 GNDGND GND A6 GND\nGND GND A11 GND\nGND GND A16 GNDGND GND A21 GND\nGND GND A26 GND\nGND GND AA1 GNDGND GND AA6 GND\nGND GND AA11 GND\nGND GND AA16 GNDGND GND AA21 GND\nGND GND AA26 GND\nGND GND AD3 GNDGND GND AD8 GND\nGND GND AD13 GND\nGND GND AD18 GNDGND GND AD24 GND\nGND GND AF1 GND\nGND GND AF6 GNDGND GND AF11 GNDGND GND AF16 GND\nGND GND AF21 GND\nGND GND AF26 GNDGND GND C3 GND\nGND GND C9 GNDTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nGND GND C14 GND\nGND GND C19 GND\nGND GND C24 GNDGND GND F1 GNDGND GND F6 GND\nGND GND F11 GND\nGND GND F16 GNDGND GND F21 GND\nGND GND F26 GND\nGND GND H3 GNDGND GND H8 GND\nGND GND H14 GND\nGND GND H19 GNDGND GND J24 GND\nGND GND K10 GND\nGND GND K17 GNDGND GND L1 GND\nGND GND L6 GND\nGND GND L11 GNDGND GND L13 GND\nGND GND L15 GND\nGND GND L21 GNDGND GND L26 GND\nGND GND M12 GND\nGND GND M14 GNDGND GND M16 GND\nGND GND N3 GND\nGND GND N8 GNDGND GND N11 GND\nGND GND N15 GND\nGND GND P12 GNDGND GND P16 GND\nGND GND P19 GND\nGND GND P24 GNDGND GND R11 GNDGND GND R13 GND\nGND GND R15 GND\nGND GND T1 GNDGND GND T6 GND\nGND GND T12 GNDTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 118GND GND T14 GND\nGND GND T16 GND\nGND GND T21 GNDGND GND T26 GNDGND GND U10 GND\nGND GND U13 GND\nGND GND U17 GNDGND GND V3 GND\nGND GND W8 GND\nGND GND W14 GNDGND GND W19 GND\nGND GND W24 GND\nVCCAUX SUSPEND V20 PWR MGMTVCCAUX DONE AB21 CONFIG\nVCCAUX PROG_B A2 CONFIG\nVCCAUX TCK A25 JTAGVCCAUX TDI G7 JTAG\nVCCAUX TDO E23 JTAG\nVCCAUX TMS D4 JTAGVCCAUX VCCAUX AB5 VCCAUX\nVCCAUX VCCAUX AB11 VCCAUX\nVCCAUX VCCAUX AB22 VCCAUXVCCAUX VCCAUX E5 VCCAUX\nVCCAUX VCCAUX E16 VCCAUX\nVCCAUX VCCAUX E22 VCCAUXVCCAUX VCCAUX J18 VCCAUX\nVCCAUX VCCAUX K13 VCCAUX\nVCCAUX VCCAUX L5 VCCAUXVCCAUX VCCAUX N10 VCCAUX\nVCCAUX VCCAUX P17 VCCAUX\nVCCAUX VCCAUX T22 VCCAUXVCCAUX VCCAUX U14 VCCAUX\nVCCAUX VCCAUX V9 VCCAUX\nVCCINT VCCINT K15 VCCINTVCCINT VCCINT L12 VCCINTVCCINT VCCINT L14 VCCINT\nVCCINT VCCINT L16 VCCINT\nVCCINT VCCINT M11 VCCINTVCCINT VCCINT M13 VCCINT\nVCCINT VCCINT M15 VCCINTTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nVCCINT VCCINT M17 VCCINT\nVCCINT VCCINT N12 VCCINT\nVCCINT VCCINT N13 VCCINTVCCINT VCCINT N14 VCCINTVCCINT VCCINT N16 VCCINT\nVCCINT VCCINT P11 VCCINT\nVCCINT VCCINT P13 VCCINTVCCINT VCCINT P14 VCCINT\nVCCINT VCCINT P15 VCCINT\nVCCINT VCCINT R12 VCCINTVCCINT VCCINT R14 VCCINT\nVCCINT VCCINT R16 VCCINT\nVCCINT VCCINT T11 VCCINTVCCINT VCCINT T13 VCCINT\nVCCINT VCCINT T15 VCCINT\nVCCINT VCCINT U12 VCCINTTable  81: Spartan-3AN FGG676 Pinout (Cont’d)\nBank Pin NameFGG676 \nBall Type\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 119User I/Os by Bank\nTable 82 indicates how the 502 available user-I/O pins are distribu ted between the four I/O banks on the FGG676 package. \nThe AWAKE pin is counted as a dual-purpose I/O.\nFootprint Migration Differences\nThe XC3S1400AN is the only Spartan-3AN FPGA offered in the FGG676 package. The XC3S1400AN FPGA is pin \ncompatible with the Spartan-3A XC3S1400A FPGA in the FG(G)676 package, although the Spartan-3A FPGA requires an external configuration source.Table  82: User I/Os Per Bank for the XC3S1400AN in the FGG676 Package\nPackage \nEdgeI/O Bank Maximum I/OsAll Possible I/O Pins by Type\nI/O INPUT DUAL VREF CLK\nTop 0 120 82 20 1 9 8\nRight 1 130 67 15 30 10 8\nBottom 2 120 67 14 21 10 8\nLeft 3 132 97 18 0 9 8\nTotal 502 313 67 52 38 32\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 120FGG676 FootprintX-Ref Target - Figure 24\nLeft Half of FGG676 \nPackage (Top View)\n313I/O: Unrestricted, \ngeneral-purpose user I/O\n67INPUT:  Unrestricted, \ngeneral-purpose input pin\n51DUAL:  Configuration pins, \nthen possible user I/O\n2SUSPEND:  Dedicated \nSUSPEND and dual-purpose AWAKE Power Management pins\n38VREF:  User I/O or input \nvoltage reference for bank\n32CLK:  User I/O, input, or \nclock buffer input\n2CONFIG:  Dedicated \nconfiguration pins\n4JTAG:  Dedicated JTAG \nport pins\n77GND:  Ground\n36VCCO:  Output voltage \nsupply for bank\n23VCCINT:  Internal core \nsupply voltage (+1.2V)\n14VCCAUX:  Auxiliary supply \nvoltage\n17N.C.: Not connected\nFigure 24: FGG676 Package Footprint (Top View)123456789 1 0 1 1 1 2 1 3\nA GND\nPROG_BI/O\nL51P_0I/O\nL45P_0INPUT GND INPUTI/O\nL38P_0I/O\nL36P_0I/O\nL33P_0GNDI/O\nL29P_0INPUT\nBI/O\nL02N_3I/O\nL02P_3I/O\nL51N_0I/O\nL45N_0VCCO_0I/O\nL41P_0I/O\nL42P_0I/O\nL38N_0I/O\nL36N_0I/O\nL33N_0VCCO_0I/O\nL29N_0I/O\nL28P_0\nGCLK10\nCINPUT\nL04N_3\nVREF_3INPUT\nL04P_3GND INPUTI/O\nL44P_0I/O\nL41N_0I/O\nL42N_0I/O\nL40P_0GNDI/O\nL34P_0I/O\nL32P_0I/O\nL30N_0I/O\nL28N_0\nGCLK11\nDINPUT\nL08N_3INPUT\nL08P_3I/O\nL06P_3TMS N.C.I/O\nL44N_0INPUT\nVREF_0I/O\nL40N_0I/O\nL37N_0I/O\nL34N_0I/O\nL32N_0\nVREF_0INPUTI/O\nL30P_0\nEI/O\nL11P_3VCCO_3I/O\nL07P_3I/O\nL06N_3VCCAUXI/O\nL48N_0VCCO_0 N.C.I/O\nL37P_0INPUTI/O\nL31P_0VCCO_0\nF GNDI/O\nL11N_3I/O\nL14N_3I/O\nL07N_3I/O\nL09P_3GNDI/O\nL48P_0I/O\nL52P_0\nVREF_0INPUT GNDI/O\nL31N_0I/O\nL27P_0\nGCLK8\nGINPUT\nL16N_3INPUT\nL16P_3I/O\nL14P_3I/O\nL09N_3INPUT\nL12P_3I/O\nL03P_3TDII/O\nL52N_0\nPUDC_BI/O\nL47P_0I/O\nL46P_0INPUT\nVREF_0I/O\nL35P_0I/O\nL27N_0\nGCLK9\nHI/O\nL17N_3I/O\nL17P_3GNDINPUT\nL12N_3\nVREF_3VCCO_3I/O\nL10N_3I/O\nL03N_3GNDI/O\nL47N_0I/O\nL46N_0VCCO_0I/O\nL35N_0INPUT\nJINPUT\nL24P_3INPUT\nL20N_3\nVREF_3INPUT\nL20P_3I/O\nL19N_3I/O\nL19P_3I/O\nL13N_3I/O\nL10P_3I/O\nL01P_3I/O\nL01N_3INPUTI/O\nL43P_0I/O\nL39P_0INPUT\nKINPUT\nL24N_3I/O\nL23N_3I/O\nL23P_3I/O\nL22N_3I/O\nL22P_3I/O\nL18P_3I/O\nL13P_3I/O\nL05N_3I/O\nL05P_3GNDI/O\nL43N_0I/O\nL39N_0VCCAUX\nL GND VCCO_3I/O\nL25N_3I/O\nL25P_3VCCAUX GNDI/O\nL18N_3VCCO_3I/O\nL15N_3I/O\nL15P_3GND VCCINT GND\nMI/O\nL29N_3\nVREF_3I/O\nL29P_3I/O\nL27N_3I/O\nL27P_3I/O\nL28P_3I/O\nL28N_3I/O\nL26N_3I/O\nL26P_3I/O\nL21N_3I/O\nL21P_3VCCINT GND VCCINT\nNI/O\nL31P_3I/O\nL31N_3GNDI/O\nL30N_3I/O\nL30P_3I/O\nL32P_3\nLHCLK0I/O\nL32N_3\nLHCLK1GNDI/O\nL35P_3\nTRDY2\nLHCLK 6VCCAUX GND VCCINT VCCINT\nPI/O\nL33P_3\nLHCLK2I/O\nL33N_3\nIRDY2\nLHCLK 3I/O\nL34N_3\nLHCLK5I/O\nL34P_3\nLHCLK4VCCO_3I/O\nL39N_3I/O\nL39P_3I/O\nL41P_3I/O\nL41N_3I/O\nL35N_3\nLHCLK7VCCINT GND VCCINT\nRI/O\nL36P_3\nVREF_3I/O\nL36N_3I/O\nL37P_3I/O\nL37N_3I/O\nL40P_3I/O\nL40N_3I/O\nL45N_3I/O\nL45P_3I/O\nL43N_3I/O\nL43P_3\nVREF_3GND VCCINT GND\nT GND VCCO_3I/O\nL38P_3I/O\nL38N_3I/O\nL42P_3GNDI/O\nL51P_3VCCO_3I/O\nL48N_3I/O\nL48P_3VCCINT GND VCCINT\nUI/O\nL44P_3I/O\nL44N_3INPUT\nL46P_3I/O\nL42N_3I/O\nL49P_3I/O\nL51N_3I/O\nL56P_3I/O\nL56N_3I/O\nL61P_3GNDI/O\nL13N_2VCCINT GND\nVI/O\nL47P_3I/O\nL47N_3GNDINPUT\nL46N_3I/O\nL49N_3I/O\nL59N_3I/O\nL59P_3I/O\nL61N_3VCCAUXI/O\nL09P_2I/O\nL13P_2I/O\nL16P_2I/O\nL20P_2\nWINPUT\nL50P_3INPUT\nL50N_3\nVREF_3I/O\nL52P_3I/O\nL52N_3VCCO_3I/O\nL63N_3I/O\nL63P_3GNDI/O\nL05P_2I/O\nL09N_2VCCO_2I/O\nL16N_2I/O\nL20N_2\nYI/O\nL53P_3I/O\nL53N_3INPUT\nL54P_3INPUT\nL54N_3I/O\nL57P_3I/O\nL57N_3I/O\nL02P_2\nM2I/O\nL05N_2I/O\nL12P_2INPUTI/O\nL17P_2\nRDWR_BI/O\nL25N_2\nGCLK13\nA\nAGNDI/O\nL55P_3I/O\nL55N_3INPUT\nL58P_3INPUT\nL58N_3\nVREF_3GNDI/O\nL02N_2\nCSO_BN.C.INPUT\nVREF_2I/O\nL12N_2GNDI/O\nL17N_2\nVS2I/O\nL25P_2\nGCLK12\nA\nBI/O\nL60P_3VCCO_3INPUT\nL62P_3INPUT\nL62N_3VCCAUXINPUT\nVREF_2I/O\nL14N_2VCCO_2I/O\nL15P_2INPUT\nVREF_2VCCAUXI/O\nL21P_2INPUT\nA\nCI/O\nL60N_3I/O\nL64P_3I/O\nL64N_3I/O\nL01P_2\nM1N.C.I/O\nL08P_2INPUTI/O\nL14P_2I/O\nL15N_2INPUT\nVREF_2I/O\nL23N_2I/O\nL21N_2INPUT\nA\nDI/O\nL65P_3I/O\nL65N_3GNDI/O\nL01N_2\nM0N.C.I/O\nL08N_2I/O\nL11P_2GND INPUT INPUTI/O\nL23P_2INPUT\nVREF_2GND\nA\nEINPUT\nL66P_3INPUT\nL66N_3\nVREF_3I/O\nL06P_2I/O\nL07P_2VCCO_2I/O\nL10N_2I/O\nL11N_2I/O\nL18P_2I/O\nL19P_2\nVS1I/O\nL22P_2\nD7VCCO_2I/O\nL24N_2\nD4I/O\nL26N_2\nGCLK15\nA\nFGND INPUTI/O\nL06N_2I/O\nL07N_2I/O\nL10P_2GND INPUTI/O\nL18N_2I/O\nL19N_2\nVS0I/O\nL22N_2\nD6GNDI/O\nL24P_2\nD5I/O\nL26P_2\nGCLK14\nBank 2Bank 0Bank 3\nDS557-4_07_032309N.C.N.C.N.C.\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 121Right Half of FGG676 \nPackage (Top View)\nFigure 24: FGG676 Package Footprint (Top View)14 15 16 17 1 8 19 20 21 22 2 3 24 25 26\nI/O\nL26N_0\nGCLK7I/O\nL23N_0GND INPUTI/O\nL18N_0I/O\nL15N_0I/O\nL14N_0GNDI/O\nL07N_0INPUT N.C. TCK GND A\nI/O\nL26P_0\nGCLK6I/O\nL23P_0VCCO_0I/O\nL19N_0I/O\nL18P_0I/O\nL15P_0I/O\nL14P_0\nVREF_0I/O\nL09N_0VCCO_0I/O\nL07P_0N.C.INPUT\nL65N_1INPUT\nL65P_1\nVREF_1B\nGNDI/O\nL22N_0I/O\nL21N_0I/O\nL19P_0I/O\nL17N_0GNDI/O\nL11N_0I/O\nL09P_0I/O\nL05N_0I/O\nL06N_0GNDI/O\nL63N_1\nA23I/O\nL63P_1\nA22C\nINPUT\nVREF_0INPUTI/O\nL22P_0I/O\nL21P_0I/O\nL17P_0INPUTI/O\nL11P_0I/O\nL10N_0I/O\nL05P_0I/O\nL06P_0I/O\nL61N_1I/O\nL61P_1I/O\nL60N_1D\nI/O\nL24P_0I/O\nL20N_0\nVREF_0VCCAUXI/O\nL13N_0INPUT VCCO_0 INPUTI/O\nL10P_0VCCAUX TDOI/O\nL56P_1VCCO_1I/O\nL60P_1E\nI/O\nL24N_0I/O\nL20P_0GNDI/O\nL13P_0N.C.I/O\nL02N_0I/O\nL01N_0GNDI/O\nL58P_1\nVREF_1I/O\nL56N_1I/O\nL54N_1I/O\nL54P_1GND F\nINPUTI/O\nL16P_0INPUTI/O\nL08N_0I/O\nL02P_0\nVREF_0I/O\nL01P_0I/O\nL64N_1\nA25I/O\nL58N_1I/O\nL51P_1I/O\nL51N_1INPUT\nL52N_1\nVREF_1INPUT\nL52P_1G\nGNDI/O\nL16N_0VCCO_0I/O\nL08P_0INPUT GNDI/O\nL64P_1\nA24I/O\nL62N_1\nA21VCCO_1INPUT\nL48P_1INPUT\nL48N_1INPUT\nL44N_1INPUT\nL44P_1\nVREF_1H\nI/O\nL25N_0\nGCLK5INPUTI/O\nL12P_0INPUT\nVREF_0VCCAUXI/O\nL59P_1I/O\nL59N_1I/O\nL62P_1\nA20I/O\nL49N_1I/O\nL49P_1GNDI/O\nL43N_1\nA19I/O\nL43P_1\nA18J\nI/O\nL25P_0\nGCLK4VCCINTI/O\nL12N_0GNDI/O\nL57N_1I/O\nL57P_1I/O\nL53N_1I/O\nL50N_1I/O\nL46N_1I/O\nL46P_1INPUT\nL40P_1I/O\nL41P_1I/O\nL41N_1K\nVCCINT GND VCCINTI/O\nL55N_1I/O\nL55P_1VCCO_1I/O\nL53P_1GNDI/O\nL50P_1INPUT\nL40N_1I/O\nL38P_1\nA12VCCO_1 GND L\nGND VCCINT GND VCCINTI/O\nL47N_1I/O\nL47P_1I/O\nL42N_1\nA17I/O\nL45P_1I/O\nL45N_1I/O\nL38N_1\nA13INPUT\nL36P_1\nVREF_1I/O\nL35N_1\nA11I/O\nL35P_1\nA10M\nVCCINT GND VCCINTI/O\nL39N_1\nA15I/O\nL39P_1\nA14I/O\nL34N_1\nRHCLK7I/O\nL42P_1\nA16I/O\nL37N_1VCCO_1INPUT\nL36N_1I/O\nL33N_1\nRHCLK5INPUT\nL32N_1INPUT\nL32P_1N\nVCCINT VCCINT GND VCCAUXI/O\nL34P_1\nIRDY1\nRHCLK6GNDI/O\nL30N_1\nRHCLK1I/O\nL30P_1\nRHCLK0I/O\nL37P_1I/O\nL33P_1\nRHCLK4GNDI/O\nL31N_1\nTRDY1\nRHCLK3I/O\nL31P_1\nRHCLK2P\nVCCINT GND VCCINTI/O\nL27N_1\nA7I/O\nL27P_1\nA6I/O\nL22P_1I/O\nL22N_1I/O\nL25P_1\nA2I/O\nL25N_1\nA3INPUT\nL28P_1\nVREF_1INPUT\nL28N_1I/O\nL29P_1\nA8I/O\nL29N_1\nA9R\nGND VCCINT GNDI/O\nL17N_1I/O\nL17P_1VCCO_1I/O\nL14N_1GND VCCAUXI/O\nL26P_1\nA4I/O\nL26N_1\nA5VCCO_1 GND T\nVCCAUXI/O\nL35N_2I/O\nL42N_2GNDI/O\nL12N_1I/O\nL12P_1I/O\nL10N_1I/O\nL14P_1I/O\nL21N_1I/O\nL23P_1I/O\nL23N_1\nVREF_1INPUT\nL24P_1INPUT\nL24N_1\nVREF_1U\nI/O\nL31P_2I/O\nL35P_2I/O\nL42P_2I/O\nL46N_2I/O\nL08P_1I/O\nL08N_1\nSUSPENDI/O\nL10P_1I/O\nL18N_1I/O\nL21P_1I/O\nL19P_1I/O\nL19N_1INPUT\nL20N_1\nVREF_1V\nGNDI/O\nL31N_2VCCO_2I/O\nL46P_2GNDI/O\nL04P_1I/O\nL04N_1VCCO_1I/O\nL18P_1GNDINPUT\nL16P_1INPUT\nL20P_1W\nI/O\nL27P_2\nGCLK0I/O\nL34N_2\nD3INPUT\nVREF_2I/O\nL43N_2N.C. N.C.I/O\nL01P_1\nHDCI/O\nL01N_1\nLDC2I/O\nL13P_1I/O\nL13N_1I/O\nL15P_1I/O\nL15N_1INPUT\nL16N_1Y\nI/O\nL27N_2\nGCLK1I/O\nL34P_2\nINIT_BGNDI/O\nL43P_2I/O\nL47N_2INPUTINPUT\nVREF_2GNDI/O\nL09P_1I/O\nL09N_1I/O\nL11P_1I/O\nL11N_1GNDA\nA\nVCCO_2I/O\nL30N_2\nMOSI\nCSI_BI/O\nL38N_2INPUTI/O\nL47P_2VCCO_2 INPUT DONE VCCAUXI/O\nL07P_1I/O\nL07N_1\nVREF_1VCCO_1I/O\nL06N_1A\nB\nI/O\nL29N_2I/O\nL30P_2I/O\nL38P_2INPUT INPUTI/O\nL40N_2I/O\nL41N_2I/O\nL45N_2N.C.I/O\nL03P_1\nA0I/O\nL03N_1\nA1I/O\nL05N_1I/O\nL06P_1A\nC\nI/O\nL29P_2I/O\nL32P_2\nAWAKEINPUTI/O\nL33N_2GNDI/O\nL40P_2I/O\nL41P_2I/O\nL44N_2I/O\nL45P_2GNDI/O\nL02N_1\nLDC0I/O\nL05P_1A\nD\nI/O\nL28N_2\nGCLK 3I/O\nL32N_2\nDOUTVCCO_2I/O\nL33P_2I/O\nL36N_2\nD1I/O\nL37N_2I/O\nL39N_2I/O\nL44P_2VCCO_2I/O\nL48N_2I/O\nL52N_2\nCCLKI/O\nL51N_2I/O\nL02P_1\nLDC1A\nE\nI/O\nL28P_2\nGCLK2INPUT\nVREF_2GNDINPUT\nVREF_2I/O\nL36P_2\nD2I/O\nL37P_2I/O\nL39P_2GNDINPUT\nVREF_2I/O\nL48P_2I/O\nL52P_2\nD0\nDIN/MI SOI/O\nL51P_2GNDA\nF\nBank 2Bank 0\nBank 1\nDS557-4_0 8_030911N.C.N.C.N.C.\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 122Revision History\nThe following table shows the revision history for this document.\nDate Version Revision\n02/26/2007 1.0 Initial release.\n08/16/2007 2.0 Updated for Production release of initial device. Noted that family is available in Pb-free packages only.\n09/12/2007 2.0.1 Minor updates to text.\n09/24/2007 2.1 Update thermal characteristics in Table 66 .\n12/12/2007 3.0 Updated to Production st atus with Production release of final family member, XC3S50AN. Noted that \nnon-Pb-free packages may be available for select ed devices. Updated thermal characteristics in \nTable 66 . Updated links.\n06/02/2008 3.1 Add Package Overview  section. Removed VREF and INPUT designations and diamond symbols on \nunconnected N.C. pins for XC3S700AN FGG484 in Table 77  0and Figure 22  and for XC3S1400AN \nFGG676 in Table 81  and Figure 23 .\n11/19/2009 3.2 Renamed package ‘Footprint Area’ to ‘Body Area’ throughout document. Noted in Introduction  that \nreferences to Pb-free package code also apply to the Pb package. Added Pb packages to Table 65  and \nTable 66. Changed Body Area of TQ144/TQG144 packages in 0. Corrected bank designation for \nSUSPEND to VCCAUX. Noted that non- Pb-free (Pb) packages are available for selected devices. \nUpdated Table 78  and Figure 22  for I/O vs. Input pin counts.\n12/02/2010 4.0 Upgraded Notice of Disclaimer .\n04/01/2011 4.1 Updated the CLK description in Table 62 . In Table 64 , added device/package combinations for the \nXC3S50AN and XC3S400AN in the FT(G)256 package and the XC3S1400AN in the FG(G)484 \npackage. In Table 65 , updated the maximum I/Os for th e FG484/FGG484 pack ages, removed the \nMass column, and updated Note 1. In Table 65 , changed the FTG256 link from PK115_FTG256 , \nFGG676 link from PK111_FGG676 , and the TQG144 link from PK126_TQG144 . Completely replaced \nthe section FTG256: 256-Ball Fine-Pitch, Thin Ball Grid Array  with new information on the added \ndevice/package combinations and new figures and tables. Revised U16, U7, and T8 in Table 77 . Added \nTable 79  and Table 80  and updated Figure 23 .\n06/11/2014 4.2 Xilinx has issued a discontinuation notic e for the XC3S50AN in the FT(G)256 package and the \nXC3S1400AN in the FG(G)484 package. See XCN13016 : Product Discontinuation Notice For \nSelected Spartan-3AN FPGA Products . This customer notice is highlighted in Table 64  with the \naddition of Note 2  and Table 66  with the addition of Note 3 . The FTG256: 256-Ball Fine-Pitch, Thin Ball \nGrid Array, page 79  and FGG484: 484-Ball Fine-Pitch Ball Grid Array, page 100  package sections have \nbeen updated due to this discontinuation notice including adding Note 1  to Table 70 , Note 1  to \nTable 72 , Note 1  to Table 73 , Note 1  to Table 74 , and a note above FTG256 Footprint (XC3S50AN)  \nFigure 20 . The FGG484: 484-Ball Fine-Pitch  Ball Grid Array, page 100  section is also updated with \nlinks to the customer notice including adding Note 1  to Table 79  and Note 1  to Table 80 .\nAlso added data to Table 66  for the XC3S400AN in the FTG676 package.\nUpdated Notice of Disclaimer .\n01/09/2019 4.3 Updated for Lead-Frame Plating Composition Ch ange For Legacy Eutectic Products (XCN18024 ). \nUpdated Table 65  including Note 1 . Updated Mechanical Drawings  section and removed Table 66.\nSend Feedback\nSpartan-3AN FPGA Family: Pinout Descriptions\nDS557 (v4.3) January 9, 2019 www.xilinx.com\nProduct Specification 123Notice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is prov ided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of data, profits, goodwill,  or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors cont ained in the Materials or to notify you of updates to the M aterials or to\nproduct specifications. You may not reproduc e, modify, distribute, or publicly displa y the Materials without prior written cons ent. Certain\nproducts are subject to the terms and conditions of Xilinx’s lim ited warranty, please refer to Xilinx’s Terms of Sale which can  be viewed at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx\nproducts are not designed or intended to be fail-safe or for us e in any application requiring fa il-safe performance; you assume  sole risk and\nliability for use of Xilinx products in such critical applications, please refer to Xili nx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICAT IONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE  NO T W ARRANTED FOR USE IN THE DEPLOYMENT OF\nAIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEH ICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY\nCONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUT OMOTIVE SAFETY STANDARD (“SAFETY DESIGN”).\nCUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THA T  INCORPORA TE PRODUCTS, THOROUGHLY TEST SUCH\nSYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLIC ATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK\nOF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GO VERNING LIMITATIONS ON PRODUCT LIABILITY.\nSend Feedback\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Xilinx:   \n\xa0 XC3S400AN-4FTG256C\xa0 XC3S1400AN-4FGG676C\xa0 XC3S50AN-4TQG144I4346\xa0 XC3S1400AN-4FG676I\xa0\nXC3S700AN-4FG484I\xa0 XC3S400AN-5FGG400C\xa0 XC3S400AN-4FGG400I\xa0 XC3S700AN-4FG484C\xa0 XC3S1400AN-\n4FGG676I4301\xa0 XC3S50AN-4TQ144C4100\xa0 XC3S50AN-5TQG144C\xa0 XC3S400AN-4FTG256C4346\xa0 XC3S1400AN-\n5FGG676C\xa0 XC3S400AN-4FGG400C\xa0 XC3S1400AN-4FG676C4301\xa0 XC3S700AN-4FGG484C\xa0 XC3S400AN-4FT256C\xa0\nXC3S400AN-4FG400C\xa0 XC3S700AN-4FGG484C4346\xa0 XC3S200AN-4FTG256C4346\xa0 XC3S50AN-4TQ144I4766\xa0\nXC3S400AN-4FG400I\xa0 XC3S1400AN-4FGG676I\xa0 XC3S1400AN-4FGG676C4346\xa0 XC3S400AN-4FTG256I\xa0\nXC3S200AN-4FT256I\xa0 XC3S50AN-4TQG144C\xa0 XC3S200AN-4FTG256I0913\xa0 XC3S1400AN-4FG676I4301\xa0\nXC3S200AN-4FTG256I4346\xa0 XC3S400AN-5FT256C\xa0 XC3S200AN-5FT256C\xa0 XC3S700AN-4FGG484I\xa0 XC3S700AN-\n4FGG484I4346\xa0 XC3S1400AN-4FGG676C4301\xa0 XC3S1400AN-4FGG676I4346\xa0 XC3S700AN-5FGG484C\xa0\nXC3S1400AN-4FG484I\xa0 XC3S400AN-4FGG400I4346\xa0 XC3S200AN-5FTG256C\xa0 XC3S200AN-4FTG256C\xa0 XC3S400AN-\n5FTG256C\xa0 XC3S400AN-4FT256I\xa0 XC3S200AN-4FT256C4346\xa0 XC3S50AN-4TQG144C4346\xa0 XC3S200AN-4FTG256I\xa0\nXC3S1400AN-4FG676C\xa0 XC3S1400AN-4FG484I4307\xa0 XC3S400AN-4FGG400C4346\xa0 XC3S50AN-4TQ144I4100\xa0\nXC3S200AN-4FT256C\xa0 XC3S50AN-4TQG144I\n'}]
!==============================================================================!
### Component Summary: XC3S400AN-4FGG400I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT: 1.14V to 1.26V
  - VCCAUX: 3.00V to 3.60V
  - VCCO: 1.10V to 3.60V (depending on I/O standard)
  
- **Current Ratings:**
  - Quiescent current (VCCINT): 10 mA (typical), 85 mA (max)
  - Quiescent current (VCCAUX): 5.1 mA (typical), 18.1 mA (max)
  - Quiescent current (VCCO): 0.3 mA (typical), 3 mA (max)

- **Power Consumption:**
  - Power consumption varies based on configuration and usage, with quiescent currents specified above.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C

- **Package Type:**
  - 400-ball Fine-Pitch Ball Grid Array (FBGA)

- **Special Features:**
  - Non-volatile configuration memory (Flash)
  - MultiBoot support for multiple configurations
  - Integrated Digital Clock Managers (DCMs)
  - Supports various I/O standards including LVDS, SSTL, HSTL, etc.
  - Security features including Device DNA for authentication.

- **Moisture Sensitive Level (MSL):**
  - MSL 3 per JEDEC J-STD-020E.

#### Description:
The **XC3S400AN-4FGG400I** is a member of the Spartan-3AN FPGA family from Xilinx. It is a field-programmable gate array (FPGA) designed for a wide range of applications requiring high performance and flexibility. The device features a combination of programmable logic, embedded memory, and digital signal processing capabilities, making it suitable for various applications in consumer electronics, automotive, medical devices, and telecommunications.

#### Typical Applications:
- **Signal Processing:** The XC3S400AN is often used in applications that require real-time data processing, such as audio and video processing.
- **Data Communication:** It supports high-speed data transfer protocols, making it ideal for networking and communication systems.
- **Embedded Systems:** The FPGA can be integrated into embedded systems for custom logic implementations, control systems, and automation.
- **Power Management:** The device can be utilized in power management applications, optimizing energy consumption in various electronic devices.
- **Consumer Electronics:** Its compact size and low power consumption make it suitable for consumer products like smartphones, tablets, and other portable devices.

This FPGA provides a robust solution for designers looking to implement complex logic functions while maintaining a small footprint and low power usage.