module ramproject (
  input clk,
  input rst,
  input en,
  input wr,
  input [3:0] addr,
  input [7:0] indata,
  output reg [7:0] outdata
);
  reg [7:0] mem[15:0];
  always @(posedge clk or posedge rst) begin
    if (rst)
      outdata <= 8'b0;
    else begin
      if (en && wr)
        mem[addr] <= indata;
      else if (en && !wr)
        outdata <= mem[addr];
      else
        outdata <= 8'bx;
    end
  end
endmodule
