/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [13:0] _03_;
  wire [21:0] _04_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [12:0] _05_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 13'h0000;
    else _05_ <= in_data[21:9];
  assign _03_[13:1] = _05_;
  reg [17:0] _06_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 18'h00000;
    else _06_ <= in_data[55:38];
  assign { _04_[21:19], _02_[16:13], _01_, _02_[11:7], _00_, _02_[5:2] } = _06_;
  assign celloutsig_1_10z = !(celloutsig_1_0z[5] ? celloutsig_1_1z[7] : celloutsig_1_8z);
  assign celloutsig_0_9z = !(1'h0 ? celloutsig_0_2z : 1'h0);
  assign celloutsig_1_6z = ~((in_data[180] | celloutsig_1_2z) & (celloutsig_1_0z[5] | celloutsig_1_2z));
  assign celloutsig_1_17z = ~((celloutsig_1_12z[0] | celloutsig_1_14z) & (celloutsig_1_5z[11] | celloutsig_1_13z));
  assign celloutsig_0_12z = ~((in_data[13] | celloutsig_0_2z) & (celloutsig_0_2z | _01_));
  assign celloutsig_0_2z = ~((1'h0 | _00_) & (1'h0 | 1'h0));
  assign celloutsig_0_14z[16:2] = { _02_[16:13], _01_, _02_[11:7], _00_, _02_[5:2] } + { celloutsig_0_13z, celloutsig_0_11z[6:2] };
  assign celloutsig_0_23z = celloutsig_0_14z[11:9] + celloutsig_0_8z[7:5];
  assign celloutsig_0_11z = { 1'h0, celloutsig_0_6z, celloutsig_0_9z } / { 1'h1, in_data[6:1] };
  assign celloutsig_1_9z = { celloutsig_1_5z[13:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } / { 1'h1, celloutsig_1_5z[7:0] };
  assign celloutsig_0_8z = { _04_[19], _02_[16:13], _01_, _02_[11:7], _00_, _02_[5:2], 4'h0 } / { 1'h1, celloutsig_0_3z[1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_8z[15:6] / { 1'h1, celloutsig_0_8z[17:9] };
  assign celloutsig_1_3z = celloutsig_1_1z[10:6] / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_1_13z = in_data[153:143] == { in_data[161:157], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[129:122] == { in_data[137:136], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_9z[6:3] === in_data[137:134];
  assign celloutsig_1_14z = { celloutsig_1_1z[13:8], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } <= { celloutsig_1_3z[3:0], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:1], celloutsig_1_6z } <= { celloutsig_1_9z[1], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_3z && celloutsig_1_3z;
  assign celloutsig_0_24z = ! celloutsig_0_22z[11:5];
  assign celloutsig_0_6z = _02_[11:7] % { 1'h1, celloutsig_0_3z[6:3] };
  assign celloutsig_0_22z = { celloutsig_0_5z[6:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_8z[18:7], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[139:126], celloutsig_1_0z } % { 1'h1, in_data[114:108], celloutsig_1_0z, celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_1_12z = - { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_3z = - { _04_[19], _02_[16:13], _01_, _02_[11:9] };
  assign celloutsig_0_10z = | celloutsig_0_6z[3:1];
  assign celloutsig_0_21z = ~^ { celloutsig_0_13z[9:8], 1'h0 };
  assign celloutsig_1_5z = { in_data[180:171], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[165:149], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[24:15], _03_[13:1], 1'h0 } <<< { in_data[22:15], _03_[13:1], 3'h0 };
  assign celloutsig_0_15z = { celloutsig_0_14z[2], celloutsig_0_11z[1:0] } <<< { celloutsig_0_14z[6], celloutsig_0_10z, 1'h0 };
  assign celloutsig_0_25z = { celloutsig_0_14z[12:8], celloutsig_0_23z } <<< { celloutsig_0_15z, celloutsig_0_3z[1], celloutsig_0_23z, 1'h0 };
  assign celloutsig_1_0z = in_data[181:176] <<< in_data[179:174];
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_17z } ^ { celloutsig_1_1z[18:4], celloutsig_1_0z };
  assign { _02_[12], _02_[6], _02_[1:0] } = { _01_, _00_, 2'h0 };
  assign _03_[0] = 1'h0;
  assign _04_[18:0] = { _02_[16:13], _01_, _02_[11:7], _00_, _02_[5:2], 4'h0 };
  assign celloutsig_0_14z[1:0] = celloutsig_0_11z[1:0];
  assign { out_data[148:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
