// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="packetMaker,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.390000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=188,HLS_SYN_LUT=107}" *)

module packetMaker (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        packetOut_TDATA,
        packetOut_TVALID,
        packetOut_TREADY,
        packetOut_TLAST,
        packetOut_TDEST,
        id_V
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_state2 = 4'b10;
parameter    ap_ST_fsm_pp0_stage0 = 4'b100;
parameter    ap_ST_fsm_state6 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv5_19 = 5'b11001;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_18 = 5'b11000;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] packetOut_TDATA;
output   packetOut_TVALID;
input   packetOut_TREADY;
output  [0:0] packetOut_TLAST;
output  [7:0] packetOut_TDEST;
input  [31:0] id_V;

reg ap_idle;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [63:0] packetOut_V_packet_V_1_data_out;
reg    packetOut_V_packet_V_1_vld_in;
wire    packetOut_V_packet_V_1_vld_out;
wire    packetOut_V_packet_V_1_ack_in;
wire    packetOut_V_packet_V_1_ack_out;
reg   [63:0] packetOut_V_packet_V_1_payload_A;
reg   [63:0] packetOut_V_packet_V_1_payload_B;
reg    packetOut_V_packet_V_1_sel_rd;
reg    packetOut_V_packet_V_1_sel_wr;
wire    packetOut_V_packet_V_1_sel;
wire    packetOut_V_packet_V_1_load_A;
wire    packetOut_V_packet_V_1_load_B;
reg   [1:0] packetOut_V_packet_V_1_state;
wire    packetOut_V_packet_V_1_state_cmp_full;
reg   [0:0] packetOut_V_last_V_1_data_out;
reg    packetOut_V_last_V_1_vld_in;
wire    packetOut_V_last_V_1_vld_out;
wire    packetOut_V_last_V_1_ack_in;
wire    packetOut_V_last_V_1_ack_out;
reg   [0:0] packetOut_V_last_V_1_payload_A;
reg   [0:0] packetOut_V_last_V_1_payload_B;
reg    packetOut_V_last_V_1_sel_rd;
reg    packetOut_V_last_V_1_sel_wr;
wire    packetOut_V_last_V_1_sel;
wire    packetOut_V_last_V_1_load_A;
wire    packetOut_V_last_V_1_load_B;
reg   [1:0] packetOut_V_last_V_1_state;
wire    packetOut_V_last_V_1_state_cmp_full;
wire   [7:0] packetOut_V_dest_V_1_data_out;
reg    packetOut_V_dest_V_1_vld_in;
wire    packetOut_V_dest_V_1_vld_out;
wire    packetOut_V_dest_V_1_ack_out;
reg    packetOut_V_dest_V_1_sel_rd;
wire    packetOut_V_dest_V_1_sel;
reg   [1:0] packetOut_V_dest_V_1_state;
wire   [4:0] packet1_address0;
reg    packet1_ce0;
wire   [31:0] packet1_q0;
reg    packetOut_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_reg_129;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_reg_129;
reg   [4:0] i_reg_90;
wire   [0:0] exitcond_fu_101_p2;
wire   [4:0] i_1_fu_107_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_last_V_fu_118_p2;
reg   [0:0] tmp_last_V_reg_143;
wire  signed [63:0] tmp_packet_V_fu_124_p1;
wire   [0:0] ap_CS_fsm_state2;
wire   [63:0] tmp_fu_113_p1;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
#0 packetOut_V_packet_V_1_sel_rd = 1'b0;
#0 packetOut_V_packet_V_1_sel_wr = 1'b0;
#0 packetOut_V_packet_V_1_state = 2'b00;
#0 packetOut_V_last_V_1_sel_rd = 1'b0;
#0 packetOut_V_last_V_1_sel_wr = 1'b0;
#0 packetOut_V_last_V_1_state = 2'b00;
#0 packetOut_V_dest_V_1_sel_rd = 1'b0;
#0 packetOut_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

packetMaker_packet1 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
packet1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(packet1_address0),
    .ce0(packet1_ce0),
    .q0(packet1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & ~(1'b0 == exitcond_fu_101_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b0 == exitcond_fu_101_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & ~(1'b0 == exitcond_fu_101_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == packetOut_V_dest_V_1_ack_out) & (1'b1 == packetOut_V_dest_V_1_vld_out))) begin
            packetOut_V_dest_V_1_sel_rd <= ~packetOut_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == packetOut_V_dest_V_1_vld_in) & (1'b1 == packetOut_V_dest_V_1_ack_out) & (ap_const_lv2_3 == packetOut_V_dest_V_1_state)) | ((1'b0 == packetOut_V_dest_V_1_vld_in) & (ap_const_lv2_2 == packetOut_V_dest_V_1_state)))) begin
            packetOut_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == packetOut_V_dest_V_1_vld_in) & (1'b0 == packetOut_V_dest_V_1_ack_out) & (ap_const_lv2_3 == packetOut_V_dest_V_1_state)) | ((1'b0 == packetOut_V_dest_V_1_ack_out) & (ap_const_lv2_1 == packetOut_V_dest_V_1_state)))) begin
            packetOut_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == packetOut_V_dest_V_1_vld_in) & (ap_const_lv2_2 == packetOut_V_dest_V_1_state)) | ((1'b1 == packetOut_V_dest_V_1_ack_out) & (ap_const_lv2_1 == packetOut_V_dest_V_1_state)) | ((ap_const_lv2_3 == packetOut_V_dest_V_1_state) & ~((1'b1 == packetOut_V_dest_V_1_vld_in) & (1'b0 == packetOut_V_dest_V_1_ack_out)) & ~((1'b0 == packetOut_V_dest_V_1_vld_in) & (1'b1 == packetOut_V_dest_V_1_ack_out))))) begin
            packetOut_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            packetOut_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == packetOut_V_last_V_1_ack_out) & (1'b1 == packetOut_V_last_V_1_vld_out))) begin
            packetOut_V_last_V_1_sel_rd <= ~packetOut_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == packetOut_V_last_V_1_vld_in) & (1'b1 == packetOut_V_last_V_1_ack_in))) begin
            packetOut_V_last_V_1_sel_wr <= ~packetOut_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == packetOut_V_last_V_1_vld_in) & (1'b1 == packetOut_V_last_V_1_ack_out) & (ap_const_lv2_3 == packetOut_V_last_V_1_state)) | ((1'b0 == packetOut_V_last_V_1_vld_in) & (ap_const_lv2_2 == packetOut_V_last_V_1_state)))) begin
            packetOut_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == packetOut_V_last_V_1_vld_in) & (1'b0 == packetOut_V_last_V_1_ack_out) & (ap_const_lv2_3 == packetOut_V_last_V_1_state)) | ((1'b0 == packetOut_V_last_V_1_ack_out) & (ap_const_lv2_1 == packetOut_V_last_V_1_state)))) begin
            packetOut_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == packetOut_V_last_V_1_vld_in) & (ap_const_lv2_2 == packetOut_V_last_V_1_state)) | ((1'b1 == packetOut_V_last_V_1_ack_out) & (ap_const_lv2_1 == packetOut_V_last_V_1_state)) | ((ap_const_lv2_3 == packetOut_V_last_V_1_state) & ~((1'b1 == packetOut_V_last_V_1_vld_in) & (1'b0 == packetOut_V_last_V_1_ack_out)) & ~((1'b0 == packetOut_V_last_V_1_vld_in) & (1'b1 == packetOut_V_last_V_1_ack_out))))) begin
            packetOut_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            packetOut_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_packet_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == packetOut_V_packet_V_1_ack_out) & (1'b1 == packetOut_V_packet_V_1_vld_out))) begin
            packetOut_V_packet_V_1_sel_rd <= ~packetOut_V_packet_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_packet_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == packetOut_V_packet_V_1_vld_in) & (1'b1 == packetOut_V_packet_V_1_ack_in))) begin
            packetOut_V_packet_V_1_sel_wr <= ~packetOut_V_packet_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        packetOut_V_packet_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == packetOut_V_packet_V_1_vld_in) & (1'b1 == packetOut_V_packet_V_1_ack_out) & (packetOut_V_packet_V_1_state == ap_const_lv2_3)) | ((1'b0 == packetOut_V_packet_V_1_vld_in) & (packetOut_V_packet_V_1_state == ap_const_lv2_2)))) begin
            packetOut_V_packet_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == packetOut_V_packet_V_1_vld_in) & (1'b0 == packetOut_V_packet_V_1_ack_out) & (packetOut_V_packet_V_1_state == ap_const_lv2_3)) | ((1'b0 == packetOut_V_packet_V_1_ack_out) & (packetOut_V_packet_V_1_state == ap_const_lv2_1)))) begin
            packetOut_V_packet_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == packetOut_V_packet_V_1_vld_in) & (packetOut_V_packet_V_1_state == ap_const_lv2_2)) | ((1'b1 == packetOut_V_packet_V_1_ack_out) & (packetOut_V_packet_V_1_state == ap_const_lv2_1)) | ((packetOut_V_packet_V_1_state == ap_const_lv2_3) & ~((1'b1 == packetOut_V_packet_V_1_vld_in) & (1'b0 == packetOut_V_packet_V_1_ack_out)) & ~((1'b0 == packetOut_V_packet_V_1_vld_in) & (1'b1 == packetOut_V_packet_V_1_ack_out))))) begin
            packetOut_V_packet_V_1_state <= ap_const_lv2_3;
        end else begin
            packetOut_V_packet_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_fu_101_p2))) begin
        i_reg_90 <= i_1_fu_107_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_90 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))))) begin
        ap_pipeline_reg_pp0_iter1_exitcond_reg_129 <= exitcond_reg_129;
        exitcond_reg_129 <= exitcond_fu_101_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == packetOut_V_last_V_1_load_A)) begin
        packetOut_V_last_V_1_payload_A <= tmp_last_V_reg_143;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == packetOut_V_last_V_1_load_B)) begin
        packetOut_V_last_V_1_payload_B <= tmp_last_V_reg_143;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == packetOut_V_packet_V_1_load_A)) begin
        packetOut_V_packet_V_1_payload_A <= tmp_packet_V_fu_124_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == packetOut_V_packet_V_1_load_B)) begin
        packetOut_V_packet_V_1_payload_B <= tmp_packet_V_fu_124_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b0 == exitcond_fu_101_p2))) begin
        tmp_last_V_reg_143 <= tmp_last_V_fu_118_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        packet1_ce0 = 1'b1;
    end else begin
        packet1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129)))) begin
        packetOut_TDATA_blk_n = packetOut_V_packet_V_1_state[1'b1];
    end else begin
        packetOut_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))))) begin
        packetOut_V_dest_V_1_vld_in = 1'b1;
    end else begin
        packetOut_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == packetOut_V_last_V_1_sel)) begin
        packetOut_V_last_V_1_data_out = packetOut_V_last_V_1_payload_B;
    end else begin
        packetOut_V_last_V_1_data_out = packetOut_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))))) begin
        packetOut_V_last_V_1_vld_in = 1'b1;
    end else begin
        packetOut_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == packetOut_V_packet_V_1_sel)) begin
        packetOut_V_packet_V_1_data_out = packetOut_V_packet_V_1_payload_B;
    end else begin
        packetOut_V_packet_V_1_data_out = packetOut_V_packet_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))))) begin
        packetOut_V_packet_V_1_vld_in = 1'b1;
    end else begin
        packetOut_V_packet_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter2) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp0_iter1)) & ~(~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_fu_101_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter2) & ~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp0_iter1)) | (~(((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_reg_129) & (1'b0 == packetOut_V_packet_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_fu_101_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_done = 1'b0;

assign ap_ready = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond_fu_101_p2 = ((i_reg_90 == ap_const_lv5_19) ? 1'b1 : 1'b0);

assign i_1_fu_107_p2 = (i_reg_90 + ap_const_lv5_1);

assign packet1_address0 = tmp_fu_113_p1;

assign packetOut_TDATA = packetOut_V_packet_V_1_data_out;

assign packetOut_TDEST = packetOut_V_dest_V_1_data_out;

assign packetOut_TLAST = packetOut_V_last_V_1_data_out;

assign packetOut_TVALID = packetOut_V_dest_V_1_state[1'b0];

assign packetOut_V_dest_V_1_ack_out = packetOut_TREADY;

assign packetOut_V_dest_V_1_data_out = ap_const_lv8_0;

assign packetOut_V_dest_V_1_sel = packetOut_V_dest_V_1_sel_rd;

assign packetOut_V_dest_V_1_vld_out = packetOut_V_dest_V_1_state[1'b0];

assign packetOut_V_last_V_1_ack_in = packetOut_V_last_V_1_state[1'b1];

assign packetOut_V_last_V_1_ack_out = packetOut_TREADY;

assign packetOut_V_last_V_1_load_A = (packetOut_V_last_V_1_state_cmp_full & ~packetOut_V_last_V_1_sel_wr);

assign packetOut_V_last_V_1_load_B = (packetOut_V_last_V_1_sel_wr & packetOut_V_last_V_1_state_cmp_full);

assign packetOut_V_last_V_1_sel = packetOut_V_last_V_1_sel_rd;

assign packetOut_V_last_V_1_state_cmp_full = ((packetOut_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign packetOut_V_last_V_1_vld_out = packetOut_V_last_V_1_state[1'b0];

assign packetOut_V_packet_V_1_ack_in = packetOut_V_packet_V_1_state[1'b1];

assign packetOut_V_packet_V_1_ack_out = packetOut_TREADY;

assign packetOut_V_packet_V_1_load_A = (packetOut_V_packet_V_1_state_cmp_full & ~packetOut_V_packet_V_1_sel_wr);

assign packetOut_V_packet_V_1_load_B = (packetOut_V_packet_V_1_sel_wr & packetOut_V_packet_V_1_state_cmp_full);

assign packetOut_V_packet_V_1_sel = packetOut_V_packet_V_1_sel_rd;

assign packetOut_V_packet_V_1_state_cmp_full = ((packetOut_V_packet_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign packetOut_V_packet_V_1_vld_out = packetOut_V_packet_V_1_state[1'b0];

assign tmp_fu_113_p1 = i_reg_90;

assign tmp_last_V_fu_118_p2 = ((i_reg_90 == ap_const_lv5_18) ? 1'b1 : 1'b0);

assign tmp_packet_V_fu_124_p1 = $signed(packet1_q0);

endmodule //packetMaker
