
---------- Begin Simulation Statistics ----------
final_tick                                15939694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67278                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   126904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   445.91                       # Real time elapsed on the host
host_tick_rate                               35746402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015940                       # Number of seconds simulated
sim_ticks                                 15939694500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36337411                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17400488                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.062646                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.062646                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1579889                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   866652                       # number of floating regfile writes
system.cpu.idleCycles                           87400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               173252                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6542755                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.873778                       # Inst execution rate
system.cpu.iew.exec_refs                     12213141                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5025273                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2505274                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7282645                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4493                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5140506                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            61497851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7187868                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            292590                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59734905                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18382                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2123222                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 147958                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2161291                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            481                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       124278                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          48974                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67654230                       # num instructions consuming a value
system.cpu.iew.wb_count                      59553791                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607951                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41130441                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.868097                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59632271                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92883027                       # number of integer regfile reads
system.cpu.int_regfile_writes                47705894                       # number of integer regfile writes
system.cpu.ipc                               0.941047                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.941047                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            608784      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45843038     76.37%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               264008      0.44%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                383763      0.64%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128513      0.21%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  464      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65438      0.11%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                98156      0.16%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              366634      0.61%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                330      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6958353     11.59%     91.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4596005      7.66%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          264042      0.44%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449911      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               60027497                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1489833                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2944195                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1407694                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1747387                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      864077                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014395                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  712502     82.46%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3007      0.35%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   547      0.06%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67905      7.86%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47621      5.51%     96.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               808      0.09%     96.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31665      3.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58792957                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          149804604                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     58146097                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          64660855                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   61497664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  60027497                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 187                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4909926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             37740                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            121                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6670172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31791990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.888133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.374578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15975461     50.25%     50.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2324936      7.31%     57.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2712942      8.53%     66.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2808210      8.83%     74.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2304980      7.25%     82.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1830239      5.76%     87.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2037492      6.41%     94.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1125860      3.54%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              671870      2.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31791990                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.882956                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            212887                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46882                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7282645                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5140506                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                25187844                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31879390                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          706                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            712                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7174978                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5809974                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            180715                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3012736                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2810292                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.280394                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  374897                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          188181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             154317                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33864                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          478                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4887019                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            145629                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     31088639                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.820212                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.660310                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17033121     54.79%     54.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3273337     10.53%     65.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1668060      5.37%     70.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2818345      9.07%     79.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          728651      2.34%     82.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1109416      3.57%     85.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1012610      3.26%     88.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          574724      1.85%     90.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2870375      9.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     31088639                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2870375                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10451991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10451991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10451991                       # number of overall hits
system.cpu.dcache.overall_hits::total        10451991                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       183920                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         183920                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       183920                       # number of overall misses
system.cpu.dcache.overall_misses::total        183920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12023954497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12023954497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12023954497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12023954497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10635911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10635911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10635911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10635911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017292                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017292                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017292                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65376.003137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65376.003137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65376.003137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65376.003137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18128                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.013575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121031                       # number of writebacks
system.cpu.dcache.writebacks::total            121031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127884                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9201664497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9201664497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9201664497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9201664497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71953.211481                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71953.211481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71953.211481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71953.211481                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127370                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5677041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5677041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4401851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4401851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5756966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5756966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55074.770097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55074.770097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1830780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1830780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57818.974229                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57818.974229                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4774950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4774950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       103995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       103995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7622103497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7622103497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73292.980403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73292.980403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7775                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7370884497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7370884497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76604.494876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76604.494876                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.091452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10579875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.731542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.091452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21399704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21399704                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5946633                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15790903                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9033858                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                872638                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 147958                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2770266                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 35340                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               63121370                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                185845                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7194279                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5025279                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54642                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6620102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       34342683                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7174978                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3339506                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24986130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  366564                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  290                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2177                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   5313780                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 59839                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31791990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.049711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.183301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20922988     65.81%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   476181      1.50%     67.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1158750      3.64%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   932697      2.93%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   643567      2.02%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   702054      2.21%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   788201      2.48%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   581543      1.83%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5586009     17.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31791990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.225066                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.077269                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5263784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5263784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5263784                       # number of overall hits
system.cpu.icache.overall_hits::total         5263784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49996                       # number of overall misses
system.cpu.icache.overall_misses::total         49996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    751751000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    751751000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    751751000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    751751000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5313780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5313780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5313780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5313780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009409                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15036.222898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15036.222898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15036.222898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15036.222898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48914                       # number of writebacks
system.cpu.icache.writebacks::total             48914                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          572                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          572                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          572                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          572                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    674393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    674393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    674393000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    674393000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13645.050987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13645.050987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13645.050987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13645.050987                       # average overall mshr miss latency
system.cpu.icache.replacements                  48914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5263784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5263784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    751751000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    751751000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5313780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5313780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15036.222898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15036.222898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          572                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          572                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    674393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    674393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13645.050987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13645.050987                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.019056                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5313208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.502590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.019056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10676984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10676984                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5314112                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           470                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1420778                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  567033                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                15006                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 481                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 261562                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15954                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15939694500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 147958                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6407937                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4983634                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2620                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9419894                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10829947                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               62590895                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 41176                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 369814                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10315774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               4                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            69733311                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   164969726                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 98175843                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1765380                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7146383                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      47                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5130787                       # count of insts added to the skid buffer
system.cpu.rob.reads                         89668539                       # The number of ROB reads
system.cpu.rob.writes                       123658253                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48056                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19263                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48056                       # number of overall hits
system.l2.overall_hits::.cpu.data               19263                       # number of overall hits
system.l2.overall_hits::total                   67319                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108619                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109983                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1364                       # number of overall misses
system.l2.overall_misses::.cpu.data            108619                       # number of overall misses
system.l2.overall_misses::total                109983                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8802212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8896721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94508500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8802212500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8896721000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.849369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620314                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.849369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620314                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69287.756598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81037.502647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80891.783276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69287.756598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81037.502647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80891.783276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98260                       # number of writebacks
system.l2.writebacks::total                     98260                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80570500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7696166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7776737000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80570500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7696166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7776737000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.849369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.849369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620314                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59069.281525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70854.698533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70708.536774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59069.281525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70854.698533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70708.536774                       # average overall mshr miss latency
system.l2.replacements                         101947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48913                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48913                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48913                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7117773000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7117773000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82645.638846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82645.638846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6241297500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6241297500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72468.736937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72468.736937                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94508500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94508500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69287.756598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69287.756598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80570500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80570500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59069.281525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59069.281525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1684439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1684439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.710810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.710810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74880.617915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74880.617915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1454869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1454869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.710810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.710810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64675.216715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64675.216715                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8013.547590                       # Cycle average of tags in use
system.l2.tags.total_refs                      353540                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.209944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.949978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        88.391859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7912.205753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2938603                       # Number of tag accesses
system.l2.tags.data_accesses                  2938603                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000792484250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              314080                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92301                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109983                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98260                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.332889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.669780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.607844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5994     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4896     81.61%     81.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.13%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1041     17.35%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      0.87%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7038912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    441.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    394.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15939380000                       # Total gap between requests
system.mem_ctrls.avgGap                      76542.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6951616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5476641.977046674117                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 436119776.323191106319                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 394442691.483202517033                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108619                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98260                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35558500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4111708250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 379382121250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26069.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37854.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3861002.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6951616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7038912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5476642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    436119776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        441596418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5476642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5476642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    394527009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       394527009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    394527009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5476642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    436119776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       836123428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109983                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98239                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6055                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2085085500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4147266750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18958.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37708.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49360                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52088                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.810430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.922303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.421436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70544     66.07%     66.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23233     21.76%     87.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5946      5.57%     93.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3234      3.03%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2217      2.08%     98.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          829      0.78%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          406      0.38%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          142      0.13%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          217      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7038912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              441.596418                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              394.442691                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       381704400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202869315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391600440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     255994020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1258168080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7034499390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    197053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9721889565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.916932                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    454132250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    532220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14953342250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380661960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202315245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393678180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256813560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1258168080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7022763090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    206937120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9721337235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.882281                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    479784000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    532220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14927690500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98260                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2995                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86124                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321221                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321221                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321221                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13327552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13327552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13327552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109983                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151069500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137478750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             81071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10026                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96235                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383138                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                530896                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6293376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15930432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22223808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101951                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002718                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278502     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    747      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279255                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15939694500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346741000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74136998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191824000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
