============================================================
   Tang Dynasty, V4.3.815
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.3.815/bin/td.exe
   Built at =   18:48:55 Dec 28 2018
   Run by =     SalieriNUC
   Run Date =   Wed May  8 18:28:24 2019

   Run on =     NUC8I7HVK
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicated  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package QFN88" in  2.946428s wall, 2.937500s user + 0.093750s system = 3.031250s CPU (102.9%)

RUN-1004 : used memory is 179 MB, reserved memory is 144 MB, peak memory is 179 MB
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/src/top.v
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
RUN-1002 : start command "elaborate -top system"
HDL-5007 WARNING: port 'pcpi_valid' remains unconnected for this instance in ../src/top.v(60)
HDL-1007 : elaborate module system in ../src/top.v(3)
HDL-8007 ERROR: cannot find port 'wclk' on this module in ../src/picorv32.v(1311)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'waddr' on this module in ../src/picorv32.v(1312)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'we' on this module in ../src/picorv32.v(1313)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'di' on this module in ../src/picorv32.v(1314)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'do' on this module in ../src/picorv32.v(1316)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'raddr' on this module in ../src/picorv32.v(1317)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../src/picorv32.v(1318)
HDL-8007 ERROR: cannot find port 'wclk' on this module in ../src/picorv32.v(1320)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'waddr' on this module in ../src/picorv32.v(1321)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'we' on this module in ../src/picorv32.v(1322)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'di' on this module in ../src/picorv32.v(1323)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'do' on this module in ../src/picorv32.v(1325)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-8007 ERROR: cannot find port 'raddr' on this module in ../src/picorv32.v(1326)
HDL-1007 : 'regfile_dp' is declared here in al_ip/cpuregs.v(14)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../src/picorv32.v(1327)
HDL-1007 : module 'system' remains a blackbox, due to errors in its contents in ../src/top.v(3)
HDL-8007 ERROR: system is a black box in ../src/top.v(3)
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
GUI-6001 WARNING: File al_ip/cpuregs.v does not exist!
HDL-8007 ERROR: cannot open verilog file 'C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v'
HDL-8007 ERROR: cannot open verilog file 'C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v'
GUI-8003 ERROR: C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v is missing!
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
HDL-1007 : analyze verilog file C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
RUN-1002 : start command "elaborate -top system"
HDL-5007 WARNING: port 'pcpi_valid' remains unconnected for this instance in ../src/top.v(60)
HDL-1007 : elaborate module system in ../src/top.v(3)
HDL-1007 : elaborate module picorv32 in ../src/picorv32.v(46)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(367)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1075)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1268)
HDL-1007 : elaborate module regfile_dp in C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=32,ADDR_WIDTH_W=5,DATA_DEPTH_W=32,DATA_WIDTH_R=32,ADDR_WIDTH_R=5,DATA_DEPTH_R=32,INIT_FILE="zero.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(254)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1436)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1522)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1674)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1705)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1424)
HDL-1007 : elaborate module sysmem_lo in al_ip/mem_lo.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="lo.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_ml in al_ip/mem_ml.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="ml.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_mh in al_ip/mem_mh.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="mh.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_hi in al_ip/mem_hi.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="hi.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module simple_uart in ../src/uart.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in ../src/top.v(114)
HDL-5007 WARNING: input port 'pcpi_wr' is not connected on this instance in ../src/top.v(44)
HDL-1200 : Current top model is system
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
RUN-1002 : start command "elaborate -top system"
HDL-5007 WARNING: port 'pcpi_valid' remains unconnected for this instance in ../src/top.v(60)
HDL-1007 : elaborate module system in ../src/top.v(3)
HDL-1007 : elaborate module picorv32 in ../src/picorv32.v(46)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(367)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1075)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1268)
HDL-1007 : elaborate module regfile_dp in C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=32,ADDR_WIDTH_W=5,DATA_DEPTH_W=32,DATA_WIDTH_R=32,ADDR_WIDTH_R=5,DATA_DEPTH_R=32,INIT_FILE="zero.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(254)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1436)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1522)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1674)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1705)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1424)
HDL-1007 : elaborate module sysmem_lo in al_ip/mem_lo.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="lo.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_ml in al_ip/mem_ml.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="ml.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_mh in al_ip/mem_mh.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="mh.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_hi in al_ip/mem_hi.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="hi.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module simple_uart in ../src/uart.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in ../src/top.v(114)
HDL-5007 WARNING: input port 'pcpi_wr' is not connected on this instance in ../src/top.v(44)
HDL-1200 : Current top model is system
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "system"
SYN-1012 : SanityCheck: Model "sysmem_hi"
SYN-1012 : SanityCheck: Model "sysmem_lo"
SYN-1012 : SanityCheck: Model "sysmem_mh"
SYN-1012 : SanityCheck: Model "sysmem_ml"
SYN-1012 : SanityCheck: Model "picorv32"
SYN-1012 : SanityCheck: Model "regfile_dp"
SYN-1012 : SanityCheck: Model "simple_uart"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_ready"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wait"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wr"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 112 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model system
SYN-1011 : Flatten model sysmem_hi
SYN-1011 : Flatten model sysmem_lo
SYN-1011 : Flatten model sysmem_mh
SYN-1011 : Flatten model sysmem_ml
SYN-1011 : Flatten model picorv32
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model simple_uart
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5052/367 useful/useless nets, 4532/355 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 399 onehot mux instances.
SYN-1020 : Optimized 517 distributor mux.
SYN-1016 : Merged 1544 instances.
SYN-1015 : Optimize round 1, 3761 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5752/1197 useful/useless nets, 5232/611 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 879 better
SYN-1014 : Optimize round 3
SYN-1032 : 5726/1 useful/useless nets, 5206/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 5726/0 useful/useless nets, 5206/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.200675s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (105.4%)

RUN-1004 : used memory is 186 MB, reserved memory is 232 MB, peak memory is 253 MB
RUN-1002 : start command "report_area -file Picorv32_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Gate Statistics
#Basic gates         3977
  #and               1441
  #nand                 0
  #or                1220
  #nor                  0
  #xor                 32
  #xnor                 0
  #buf                  0
  #not                 84
  #bufif1               0
  #MX21               514
  #FADD                 0
  #DFF                686
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              68
#MACRO_MUX           1128

RUN-1002 : start command "read_adc IO..adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment out_byte[7]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment out_byte[6]  LOCATION = P19;  "
RUN-1002 : start command "set_pin_assignment out_byte[5]  LOCATION = P17;  "
RUN-1002 : start command "set_pin_assignment out_byte[4]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment out_byte[3]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment out_byte[2]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment out_byte[1]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment out_byte[0]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment out_byte_en  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment resetn_i  LOCATION = P16;  "
RUN-1002 : start command "set_pin_assignment rxd  LOCATION = P13;  "
RUN-1002 : start command "set_pin_assignment trap  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment txd  LOCATION = P14;  "
RUN-1002 : start command "export_db Picorv32_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "optimize_gate -packarea Picorv32_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "mem_hi/inst"
SYN-2541 : Reading BRAM "mem_hi/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\hi.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_lo/inst"
SYN-2541 : Reading BRAM "mem_lo/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\lo.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_mh/inst"
SYN-2541 : Reading BRAM "mem_mh/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\mh.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_ml/inst"
SYN-2541 : Reading BRAM "mem_ml/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\ml.mif"
SYN-2542 : Parsing MIF init file
SYN-2531 : Dram(picorv32_core/cpuregs_p1/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p1/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2531 : Dram(picorv32_core/cpuregs_p2/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p2/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5871/0 useful/useless nets, 5318/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5868/0 useful/useless nets, 5315/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6410/0 useful/useless nets, 5857/0 useful/useless insts
SYN-1016 : Merged 273 instances.
SYN-2501 : Optimize round 1, 729 better
SYN-2501 : Optimize round 2
SYN-1032 : 6137/0 useful/useless nets, 5584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7487/2 useful/useless nets, 6934/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2177 (3.45), #lev = 11 (5.21)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 2160 (3.44), #lev = 11 (5.17)
SYN-2581 : Mapping with K=4, #lut = 2157 (3.44), #lev = 11 (5.17)
SYN-2581 : Mapping with K=4, #lut = 2157 (3.44), #lev = 11 (5.17)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 5618 instances into 2172 LUTs, name keeping = 49%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing top model "system" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4018/0 useful/useless nets, 3468/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     picorv32_core/reg22_b4
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 4016/0 useful/useless nets, 3466/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 676 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 272 adder to BLE ...
SYN-4008 : Packed 272 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2170 LUT to BLE ...
SYN-4008 : Packed 2170 LUT and 518 SEQ to BLE.
SYN-4013 : Packed 32 DRAM and 0 SEQ.
SYN-4003 : Packing 157 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (157 nodes)...
SYN-4004 : #1: Packed 97 SEQ (724 nodes)...
SYN-4005 : Packed 97 SEQ with LUT/SLICE
SYN-4006 : 1561 single LUT's are left
SYN-4006 : 157 single SEQ's are left
SYN-4011 : Packing model "system" (AL_USER_NORMAL) with 2230/2566 primitive instances ...
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
RUN-1002 : start command "report_area -file Picorv32_gate.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2800   out of  19600   14.29%
#reg                  676   out of  19600    3.45%
#le                  2860
  #lut only          2184   out of   2860   76.36%
  #reg only            60   out of   2860    2.10%
  #lut&reg            616   out of   2860   21.54%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1003 : finish command "optimize_gate -packarea Picorv32_gate.area" in  2.851854s wall, 2.890625s user + 0.140625s system = 3.031250s CPU (106.3%)

RUN-1004 : used memory is 214 MB, reserved memory is 249 MB, peak memory is 253 MB
RUN-1002 : start command "export_db Picorv32_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1001 : There are total 1451 instances
RUN-1001 : 715 mslices, 715 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3576 nets
RUN-1001 : 2244 nets have 2 pins
RUN-1001 : 1022 nets have [3 - 5] pins
RUN-1001 : 132 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1449 instances, 1430 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 13945, tnet num: 3222, tinst num: 1449, tnode num: 15873, tedge num: 23568.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 66 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1156 clock pins, and constraint 1928 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.656410s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 991343
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.912449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 763767, overlap = 9
PHY-3002 : Step(2): len = 643761, overlap = 9
PHY-3002 : Step(3): len = 583026, overlap = 9
PHY-3002 : Step(4): len = 533348, overlap = 16.75
PHY-3002 : Step(5): len = 488972, overlap = 27.5
PHY-3002 : Step(6): len = 450585, overlap = 36.75
PHY-3002 : Step(7): len = 414263, overlap = 44.25
PHY-3002 : Step(8): len = 380704, overlap = 53.25
PHY-3002 : Step(9): len = 346790, overlap = 66.5
PHY-3002 : Step(10): len = 312688, overlap = 81.75
PHY-3002 : Step(11): len = 283959, overlap = 84.25
PHY-3002 : Step(12): len = 256621, overlap = 95.5
PHY-3002 : Step(13): len = 216474, overlap = 105.5
PHY-3002 : Step(14): len = 186805, overlap = 117.75
PHY-3002 : Step(15): len = 169363, overlap = 124.75
PHY-3002 : Step(16): len = 139190, overlap = 136.5
PHY-3002 : Step(17): len = 115146, overlap = 152
PHY-3002 : Step(18): len = 105267, overlap = 156.25
PHY-3002 : Step(19): len = 86944.9, overlap = 165
PHY-3002 : Step(20): len = 72714.6, overlap = 179.25
PHY-3002 : Step(21): len = 68335.2, overlap = 183
PHY-3002 : Step(22): len = 65015.9, overlap = 191
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22988e-06
PHY-3002 : Step(23): len = 63179.1, overlap = 190.25
PHY-3002 : Step(24): len = 68068.2, overlap = 179.5
PHY-3002 : Step(25): len = 78438.9, overlap = 164
PHY-3002 : Step(26): len = 76669.4, overlap = 165.75
PHY-3002 : Step(27): len = 76405.8, overlap = 164
PHY-3002 : Step(28): len = 79238.1, overlap = 157.5
PHY-3002 : Step(29): len = 82522.5, overlap = 145
PHY-3002 : Step(30): len = 87232.7, overlap = 133.5
PHY-3002 : Step(31): len = 88233.6, overlap = 132
PHY-3002 : Step(32): len = 89396.9, overlap = 129.75
PHY-3002 : Step(33): len = 91428.3, overlap = 128.25
PHY-3002 : Step(34): len = 91466.8, overlap = 127.75
PHY-3002 : Step(35): len = 91529.4, overlap = 126
PHY-3002 : Step(36): len = 90772.6, overlap = 119.75
PHY-3002 : Step(37): len = 90761.9, overlap = 113.75
PHY-3002 : Step(38): len = 90263.7, overlap = 116.5
PHY-3002 : Step(39): len = 89581.9, overlap = 118.75
PHY-3002 : Step(40): len = 89596, overlap = 115.75
PHY-3002 : Step(41): len = 89396.9, overlap = 113.5
PHY-3002 : Step(42): len = 88865.8, overlap = 119.75
PHY-3002 : Step(43): len = 88318.9, overlap = 122.75
PHY-3002 : Step(44): len = 87563.8, overlap = 126.75
PHY-3002 : Step(45): len = 86700.9, overlap = 123.75
PHY-3002 : Step(46): len = 86230, overlap = 117.25
PHY-3002 : Step(47): len = 86301.4, overlap = 114.75
PHY-3002 : Step(48): len = 86027.1, overlap = 116
PHY-3002 : Step(49): len = 85787.5, overlap = 116.25
PHY-3002 : Step(50): len = 85539.1, overlap = 118
PHY-3002 : Step(51): len = 85091.6, overlap = 119.75
PHY-3002 : Step(52): len = 84752, overlap = 120.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04598e-05
PHY-3002 : Step(53): len = 85476.6, overlap = 121.25
PHY-3002 : Step(54): len = 87020.6, overlap = 117.5
PHY-3002 : Step(55): len = 89080.2, overlap = 106.25
PHY-3002 : Step(56): len = 90730.5, overlap = 97
PHY-3002 : Step(57): len = 92406.8, overlap = 92.75
PHY-3002 : Step(58): len = 92676.1, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09195e-05
PHY-3002 : Step(59): len = 94104.8, overlap = 91.25
PHY-3002 : Step(60): len = 98178.3, overlap = 84.5
PHY-3002 : Step(61): len = 99296.3, overlap = 86.75
PHY-3002 : Step(62): len = 99783.9, overlap = 83
PHY-3002 : Step(63): len = 100417, overlap = 79.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046142s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (101.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.52987e-06
PHY-3002 : Step(64): len = 100856, overlap = 118.25
PHY-3002 : Step(65): len = 98412.5, overlap = 122
PHY-3002 : Step(66): len = 95109.4, overlap = 128
PHY-3002 : Step(67): len = 90911.2, overlap = 135.25
PHY-3002 : Step(68): len = 83354.5, overlap = 162.75
PHY-3002 : Step(69): len = 77594.3, overlap = 171.25
PHY-3002 : Step(70): len = 75391.5, overlap = 173
PHY-3002 : Step(71): len = 74004, overlap = 173.5
PHY-3002 : Step(72): len = 71961.8, overlap = 175
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.05974e-06
PHY-3002 : Step(73): len = 71813.8, overlap = 175
PHY-3002 : Step(74): len = 71920.9, overlap = 174.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64604e-06
PHY-3002 : Step(75): len = 72509.1, overlap = 173
PHY-3002 : Step(76): len = 73737.9, overlap = 172.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.71416e-06
PHY-3002 : Step(77): len = 73934, overlap = 172.5
PHY-3002 : Step(78): len = 75287.3, overlap = 172.25
PHY-3002 : Step(79): len = 83515.4, overlap = 165.25
PHY-3002 : Step(80): len = 85163.8, overlap = 152.75
PHY-3002 : Step(81): len = 85687.1, overlap = 152.25
PHY-3002 : Step(82): len = 85687.1, overlap = 152.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.07659e-05
PHY-3002 : Step(83): len = 87444.1, overlap = 147
PHY-3002 : Step(84): len = 90010, overlap = 141.5
PHY-3002 : Step(85): len = 91272.7, overlap = 129.75
PHY-3002 : Step(86): len = 93725.7, overlap = 122.5
PHY-3002 : Step(87): len = 97200.9, overlap = 113.75
PHY-3002 : Step(88): len = 97919.5, overlap = 112.25
PHY-3002 : Step(89): len = 98220.7, overlap = 112
PHY-3002 : Step(90): len = 98663.2, overlap = 111.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.09226e-05
PHY-3002 : Step(91): len = 102170, overlap = 107.25
PHY-3002 : Step(92): len = 108136, overlap = 94.75
PHY-3002 : Step(93): len = 108389, overlap = 95.75
PHY-3002 : Step(94): len = 108760, overlap = 94.25
PHY-3002 : Step(95): len = 109234, overlap = 93.5
PHY-3002 : Step(96): len = 111912, overlap = 88.75
PHY-3002 : Step(97): len = 113958, overlap = 83.75
PHY-3002 : Step(98): len = 114367, overlap = 80
PHY-3002 : Step(99): len = 114859, overlap = 77.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.18452e-05
PHY-3002 : Step(100): len = 117172, overlap = 77
PHY-3002 : Step(101): len = 120923, overlap = 76.25
PHY-3002 : Step(102): len = 121366, overlap = 75.75
PHY-3002 : Step(103): len = 121702, overlap = 75.75
PHY-3002 : Step(104): len = 122296, overlap = 74.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.94951e-05
PHY-3002 : Step(105): len = 125371, overlap = 73
PHY-3002 : Step(106): len = 130866, overlap = 65
PHY-3002 : Step(107): len = 130582, overlap = 63.25
PHY-3002 : Step(108): len = 130611, overlap = 61.75
PHY-3002 : Step(109): len = 130654, overlap = 61.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.98149e-05
PHY-3002 : Step(110): len = 129184, overlap = 103.75
PHY-3002 : Step(111): len = 127648, overlap = 92
PHY-3002 : Step(112): len = 126219, overlap = 93
PHY-3002 : Step(113): len = 124545, overlap = 95.25
PHY-3002 : Step(114): len = 122588, overlap = 97
PHY-3002 : Step(115): len = 119860, overlap = 99.75
PHY-3002 : Step(116): len = 117825, overlap = 102.25
PHY-3002 : Step(117): len = 116331, overlap = 101.5
PHY-3002 : Step(118): len = 114914, overlap = 101.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.96299e-05
PHY-3002 : Step(119): len = 118713, overlap = 93.75
PHY-3002 : Step(120): len = 121651, overlap = 85.25
PHY-3002 : Step(121): len = 123787, overlap = 84.75
PHY-3002 : Step(122): len = 124541, overlap = 85
PHY-3002 : Step(123): len = 124481, overlap = 86
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015926
PHY-3002 : Step(124): len = 127499, overlap = 76
PHY-3002 : Step(125): len = 131825, overlap = 65.25
PHY-3002 : Step(126): len = 134025, overlap = 65.5
PHY-3002 : Step(127): len = 134065, overlap = 65
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.955220s wall, 0.812500s user + 3.406250s system = 4.218750s CPU (106.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303512
PHY-3002 : Step(128): len = 147128, overlap = 18.5
PHY-3002 : Step(129): len = 144916, overlap = 24
PHY-3002 : Step(130): len = 142936, overlap = 32
PHY-3002 : Step(131): len = 141391, overlap = 43
PHY-3002 : Step(132): len = 140086, overlap = 44
PHY-3002 : Step(133): len = 139211, overlap = 56.75
PHY-3002 : Step(134): len = 138618, overlap = 62
PHY-3002 : Step(135): len = 138243, overlap = 60.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000607023
PHY-3002 : Step(136): len = 139212, overlap = 59.5
PHY-3002 : Step(137): len = 140439, overlap = 54.5
PHY-3002 : Step(138): len = 141171, overlap = 53.75
PHY-3002 : Step(139): len = 141868, overlap = 56.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00121405
PHY-3002 : Step(140): len = 142378, overlap = 54.25
PHY-3002 : Step(141): len = 142875, overlap = 54.75
PHY-3002 : Step(142): len = 143426, overlap = 55
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009682s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.4%)

PHY-3001 : Legalized: Len = 150055, Over = 0
PHY-3001 : Final: Len = 150055, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 13945, tnet num: 3222, tinst num: 1449, tnode num: 15873, tedge num: 23568.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 66 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 14 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1430 has valid locations, 34 needs to be replaced
PHY-3001 : design contains 1479 instances, 1460 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 14160, tnet num: 3252, tinst num: 1479, tnode num: 16132, tedge num: 23855.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 66 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1196 clock pins, and constraint 1972 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.616101s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (106.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154719
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.910612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(143): len = 154632, overlap = 0
PHY-3002 : Step(144): len = 154632, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13367e-05
PHY-3002 : Step(145): len = 154506, overlap = 2
PHY-3002 : Step(146): len = 154462, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26734e-05
PHY-3002 : Step(147): len = 154412, overlap = 2
PHY-3002 : Step(148): len = 154412, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.32406e-05
PHY-3002 : Step(149): len = 154383, overlap = 4
PHY-3002 : Step(150): len = 154383, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126481
PHY-3002 : Step(151): len = 154463, overlap = 3.75
PHY-3002 : Step(152): len = 154463, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252962
PHY-3002 : Step(153): len = 154464, overlap = 3.5
PHY-3002 : Step(154): len = 154464, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.730208s wall, 0.203125s user + 0.531250s system = 0.734375s CPU (100.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.910612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178746
PHY-3002 : Step(155): len = 154505, overlap = 2.25
PHY-3002 : Step(156): len = 154505, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005373s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 154674, Over = 0
PHY-3001 : Final: Len = 154674, Over = 0
RUN-1003 : finish command "place -eco" in  8.979718s wall, 2.781250s user + 6.656250s system = 9.437500s CPU (105.1%)

RUN-1004 : used memory is 256 MB, reserved memory is 293 MB, peak memory is 284 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  83.171514s wall, 29.250000s user + 65.609375s system = 94.859375s CPU (114.1%)

RUN-1004 : used memory is 243 MB, reserved memory is 279 MB, peak memory is 284 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1546 to 1069
PHY-1001 : Pin misalignment score is improved from 1069 to 1046
PHY-1001 : Pin misalignment score is improved from 1046 to 1046
PHY-1001 : Pin local connectivity score is improved from 379 to 0
PHY-1001 : Pin misalignment score is improved from 1102 to 1044
PHY-1001 : Pin misalignment score is improved from 1044 to 1042
PHY-1001 : Pin misalignment score is improved from 1042 to 1042
PHY-1001 : Pin local connectivity score is improved from 78 to 0
PHY-1001 : End pin swap;  0.945607s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (102.4%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1481 instances
RUN-1001 : 736 mslices, 724 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3606 nets
RUN-1001 : 2242 nets have 2 pins
RUN-1001 : 1014 nets have [3 - 5] pins
RUN-1001 : 138 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 197312, over cnt = 683(2%), over = 1207, worst = 11
PHY-1002 : len = 200376, over cnt = 409(1%), over = 572, worst = 5
PHY-1002 : len = 202704, over cnt = 324(0%), over = 390, worst = 3
PHY-1002 : len = 209160, over cnt = 71(0%), over = 72, worst = 2
PHY-1002 : len = 210264, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 210976, over cnt = 31(0%), over = 31, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 14160, tnet num: 3252, tinst num: 1479, tnode num: 16132, tedge num: 23855.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 66 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1196 clock pins, and constraint 1972 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.359249s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.013318s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.3%)

PHY-1002 : len = 39248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 14% nets.
PHY-1001 :  1.436434s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (99.0%)

PHY-1002 : len = 109008, over cnt = 169(0%), over = 181, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  1.189716s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (105.1%)

PHY-1002 : len = 103872, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.299027s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (115.0%)

PHY-1002 : len = 103560, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.234880s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (106.4%)

PHY-1002 : len = 103344, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.293053s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (106.6%)

PHY-1002 : len = 103192, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.145357s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (129.0%)

PHY-1002 : len = 103216, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.091666s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (102.3%)

PHY-1002 : len = 103104, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.065406s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (119.4%)

PHY-1002 : len = 103120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.033966s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (138.0%)

PHY-1002 : len = 103160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.022289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-1002 : len = 103160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.021761s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (143.6%)

PHY-1002 : len = 103176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1001 :  7.485065s wall, 8.828125s user + 4.500000s system = 13.328125s CPU (178.1%)

PHY-1002 : len = 547608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 547608
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.238136s wall, 18.250000s user + 5.062500s system = 23.312500s CPU (135.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.624352s wall, 20.656250s user + 5.093750s system = 25.750000s CPU (131.2%)

RUN-1004 : used memory is 347 MB, reserved memory is 310 MB, peak memory is 835 MB
RUN-1002 : start command "report_area -io_info -file Picorv32_phy.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2860   out of  19600   14.59%
#reg                  696   out of  19600    3.55%
#le                  2920
  #lut only          2224   out of   2920   76.16%
  #reg only            60   out of   2920    2.05%
  #lut&reg            636   out of   2920   21.78%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1002 : start command "export_db Picorv32_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1481
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 3606, pip num: 34998
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1219 valid insts, and 97778 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Picorv32.bit.
RUN-1003 : finish command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000" in  3.991475s wall, 17.625000s user + 0.218750s system = 17.843750s CPU (447.0%)

RUN-1004 : used memory is 372 MB, reserved memory is 330 MB, peak memory is 835 MB
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
RUN-1002 : start command "elaborate -top system"
HDL-5007 WARNING: port 'pcpi_valid' remains unconnected for this instance in ../src/top.v(60)
HDL-1007 : elaborate module system in ../src/top.v(3)
HDL-1007 : elaborate module picorv32 in ../src/picorv32.v(46)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(367)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1075)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1268)
HDL-1007 : elaborate module regfile_dp in C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/al_ip/cpuregs.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=32,ADDR_WIDTH_W=5,DATA_DEPTH_W=32,DATA_WIDTH_R=32,ADDR_WIDTH_R=5,DATA_DEPTH_R=32,INIT_FILE="zero.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(254)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1436)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1522)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1674)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1705)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1424)
HDL-1007 : elaborate module sysmem_lo in al_ip/mem_lo.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="lo.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_ml in al_ip/mem_ml.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="ml.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_mh in al_ip/mem_mh.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="mh.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_hi in al_ip/mem_hi.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="hi.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module simple_uart in ../src/uart.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in ../src/top.v(114)
HDL-5007 WARNING: input port 'pcpi_wr' is not connected on this instance in ../src/top.v(44)
HDL-1200 : Current top model is system
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "system"
SYN-1012 : SanityCheck: Model "sysmem_hi"
SYN-1012 : SanityCheck: Model "sysmem_lo"
SYN-1012 : SanityCheck: Model "sysmem_mh"
SYN-1012 : SanityCheck: Model "sysmem_ml"
SYN-1012 : SanityCheck: Model "picorv32"
SYN-1012 : SanityCheck: Model "regfile_dp"
SYN-1012 : SanityCheck: Model "simple_uart"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_ready"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wait"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wr"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 112 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model system
SYN-1011 : Flatten model sysmem_hi
SYN-1011 : Flatten model sysmem_lo
SYN-1011 : Flatten model sysmem_mh
SYN-1011 : Flatten model sysmem_ml
SYN-1011 : Flatten model picorv32
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model simple_uart
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5052/367 useful/useless nets, 4532/355 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 399 onehot mux instances.
SYN-1020 : Optimized 517 distributor mux.
SYN-1016 : Merged 1544 instances.
SYN-1015 : Optimize round 1, 3761 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5752/1197 useful/useless nets, 5232/611 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 879 better
SYN-1014 : Optimize round 3
SYN-1032 : 5726/1 useful/useless nets, 5206/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 5726/0 useful/useless nets, 5206/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.191227s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (107.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 289 MB, peak memory is 835 MB
RUN-1002 : start command "report_area -file Picorv32_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Gate Statistics
#Basic gates         3977
  #and               1441
  #nand                 0
  #or                1220
  #nor                  0
  #xor                 32
  #xnor                 0
  #buf                  0
  #not                 84
  #bufif1               0
  #MX21               514
  #FADD                 0
  #DFF                686
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              68
#MACRO_MUX           1128

RUN-1002 : start command "read_sdc picorv32_demo.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file picorv32_demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "read_adc IO..adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment out_byte[7]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment out_byte[6]  LOCATION = P19;  "
RUN-1002 : start command "set_pin_assignment out_byte[5]  LOCATION = P17;  "
RUN-1002 : start command "set_pin_assignment out_byte[4]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment out_byte[3]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment out_byte[2]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment out_byte[1]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment out_byte[0]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment out_byte_en  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment resetn_i  LOCATION = P16;  "
RUN-1002 : start command "set_pin_assignment rxd  LOCATION = P13;  "
RUN-1002 : start command "set_pin_assignment trap  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment txd  LOCATION = P14;  "
RUN-1002 : start command "export_db Picorv32_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "optimize_gate -packarea Picorv32_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "mem_hi/inst"
SYN-2541 : Reading BRAM "mem_hi/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\hi.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_lo/inst"
SYN-2541 : Reading BRAM "mem_lo/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\lo.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_mh/inst"
SYN-2541 : Reading BRAM "mem_mh/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\mh.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_ml/inst"
SYN-2541 : Reading BRAM "mem_ml/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\ml.mif"
SYN-2542 : Parsing MIF init file
SYN-2531 : Dram(picorv32_core/cpuregs_p1/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p1/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2531 : Dram(picorv32_core/cpuregs_p2/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p2/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5871/0 useful/useless nets, 5318/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5868/0 useful/useless nets, 5315/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6410/0 useful/useless nets, 5857/0 useful/useless insts
SYN-1016 : Merged 273 instances.
SYN-2501 : Optimize round 1, 729 better
SYN-2501 : Optimize round 2
SYN-1032 : 6137/0 useful/useless nets, 5584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7487/2 useful/useless nets, 6934/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 24516, tnet num: 7489, tinst num: 6920, tnode num: 31395, tedge num: 40674.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 140 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1896 (4.17), #lev = 11 (4.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1863 (4.16), #lev = 11 (4.55)
SYN-2581 : Mapping with K=5, #lut = 1858 (4.15), #lev = 11 (4.55)
SYN-2581 : Mapping with K=5, #lut = 1858 (4.15), #lev = 11 (4.55)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 5618 instances into 1872 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "system" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3719/0 useful/useless nets, 3169/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     picorv32_core/reg22_b4
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 3717/0 useful/useless nets, 3167/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 676 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 272 adder to BLE ...
SYN-4008 : Packed 272 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1871 LUT to BLE ...
SYN-4008 : Packed 1871 LUT and 518 SEQ to BLE.
SYN-4013 : Packed 32 DRAM and 0 SEQ.
SYN-4003 : Packing 157 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (157 nodes)...
SYN-4004 : #1: Packed 97 SEQ (708 nodes)...
SYN-4005 : Packed 97 SEQ with LUT/SLICE
SYN-4006 : 1262 single LUT's are left
SYN-4006 : 157 single SEQ's are left
SYN-4011 : Packing model "system" (AL_USER_NORMAL) with 1931/2267 primitive instances ...
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
RUN-1002 : start command "report_area -file Picorv32_gate.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2810   out of  19600   14.34%
#reg                  676   out of  19600    3.45%
#le                  2870
  #lut only          2194   out of   2870   76.45%
  #reg only            60   out of   2870    2.09%
  #lut&reg            616   out of   2870   21.46%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1003 : finish command "optimize_gate -packarea Picorv32_gate.area" in  4.458176s wall, 4.671875s user + 0.234375s system = 4.906250s CPU (110.1%)

RUN-1004 : used memory is 368 MB, reserved memory is 333 MB, peak memory is 835 MB
RUN-1002 : start command "export_db Picorv32_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 1456 instances
RUN-1001 : 718 mslices, 717 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3276 nets
RUN-1001 : 1595 nets have 2 pins
RUN-1001 : 1361 nets have [3 - 5] pins
RUN-1001 : 133 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 100 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15190, tnet num: 2922, tinst num: 1454, tnode num: 17130, tedge num: 26750.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1454 instances, 1435 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.217633s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (193.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 944635
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(157): len = 740989, overlap = 9
PHY-3002 : Step(158): len = 618148, overlap = 9
PHY-3002 : Step(159): len = 552134, overlap = 9
PHY-3002 : Step(160): len = 502081, overlap = 11.75
PHY-3002 : Step(161): len = 458415, overlap = 25.25
PHY-3002 : Step(162): len = 418724, overlap = 36.25
PHY-3002 : Step(163): len = 382491, overlap = 43.25
PHY-3002 : Step(164): len = 346422, overlap = 54.5
PHY-3002 : Step(165): len = 305893, overlap = 67.25
PHY-3002 : Step(166): len = 274334, overlap = 81.5
PHY-3002 : Step(167): len = 246142, overlap = 96.75
PHY-3002 : Step(168): len = 213115, overlap = 111.5
PHY-3002 : Step(169): len = 179793, overlap = 127
PHY-3002 : Step(170): len = 159474, overlap = 140
PHY-3002 : Step(171): len = 126706, overlap = 162.25
PHY-3002 : Step(172): len = 102415, overlap = 189
PHY-3002 : Step(173): len = 91913.7, overlap = 197
PHY-3002 : Step(174): len = 71359.9, overlap = 207.5
PHY-3002 : Step(175): len = 57538.8, overlap = 229.5
PHY-3002 : Step(176): len = 49185.3, overlap = 235
PHY-3002 : Step(177): len = 46424.6, overlap = 239.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07693e-06
PHY-3002 : Step(178): len = 45058.5, overlap = 242
PHY-3002 : Step(179): len = 49011.7, overlap = 236.25
PHY-3002 : Step(180): len = 59567.3, overlap = 222.5
PHY-3002 : Step(181): len = 62067, overlap = 210.5
PHY-3002 : Step(182): len = 64444.3, overlap = 207.75
PHY-3002 : Step(183): len = 68147.3, overlap = 205
PHY-3002 : Step(184): len = 75624.2, overlap = 186.25
PHY-3002 : Step(185): len = 77410.6, overlap = 174
PHY-3002 : Step(186): len = 79735.9, overlap = 168.75
PHY-3002 : Step(187): len = 83031.7, overlap = 156.75
PHY-3002 : Step(188): len = 84572.8, overlap = 146.75
PHY-3002 : Step(189): len = 85146.4, overlap = 145
PHY-3002 : Step(190): len = 86703.1, overlap = 141.75
PHY-3002 : Step(191): len = 87152.4, overlap = 139.75
PHY-3002 : Step(192): len = 87126, overlap = 125.5
PHY-3002 : Step(193): len = 86707.1, overlap = 121.25
PHY-3002 : Step(194): len = 86100.6, overlap = 119.75
PHY-3002 : Step(195): len = 85768.7, overlap = 123
PHY-3002 : Step(196): len = 84587.9, overlap = 123.75
PHY-3002 : Step(197): len = 83597.7, overlap = 125
PHY-3002 : Step(198): len = 82388.6, overlap = 128.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.15385e-06
PHY-3002 : Step(199): len = 82937.9, overlap = 127
PHY-3002 : Step(200): len = 84175.8, overlap = 125.25
PHY-3002 : Step(201): len = 86363.5, overlap = 121.5
PHY-3002 : Step(202): len = 88187.3, overlap = 117.25
PHY-3002 : Step(203): len = 89723.8, overlap = 114.25
PHY-3002 : Step(204): len = 90017.2, overlap = 113.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.63077e-05
PHY-3002 : Step(205): len = 94052.2, overlap = 110.5
PHY-3002 : Step(206): len = 97928.8, overlap = 110.25
PHY-3002 : Step(207): len = 97902.1, overlap = 110.25
PHY-3002 : Step(208): len = 98131.8, overlap = 108.25
PHY-3002 : Step(209): len = 98633.4, overlap = 106
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.26154e-05
PHY-3002 : Step(210): len = 103185, overlap = 102
PHY-3002 : Step(211): len = 107344, overlap = 92.75
PHY-3002 : Step(212): len = 107359, overlap = 97.25
PHY-3002 : Step(213): len = 107757, overlap = 96.5
PHY-3002 : Step(214): len = 108798, overlap = 93.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.52308e-05
PHY-3002 : Step(215): len = 110469, overlap = 87.5
PHY-3002 : Step(216): len = 112886, overlap = 84.25
PHY-3002 : Step(217): len = 112947, overlap = 85.75
PHY-3002 : Step(218): len = 113964, overlap = 84
PHY-3002 : Step(219): len = 115136, overlap = 79.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000130462
PHY-3002 : Step(220): len = 116159, overlap = 76.75
PHY-3002 : Step(221): len = 117045, overlap = 73.25
PHY-3002 : Step(222): len = 116600, overlap = 79.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000237718
PHY-3002 : Step(223): len = 117425, overlap = 72
PHY-3002 : Step(224): len = 120081, overlap = 68.25
PHY-3002 : Step(225): len = 119934, overlap = 69.5
PHY-3002 : Step(226): len = 120161, overlap = 67
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000475435
PHY-3002 : Step(227): len = 120685, overlap = 59.75
PHY-3002 : Step(228): len = 122376, overlap = 52.25
PHY-3002 : Step(229): len = 122976, overlap = 48
PHY-3002 : Step(230): len = 123160, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.105096s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (133.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23738e-06
PHY-3002 : Step(231): len = 116065, overlap = 103.25
PHY-3002 : Step(232): len = 110031, overlap = 114.75
PHY-3002 : Step(233): len = 106261, overlap = 119
PHY-3002 : Step(234): len = 102845, overlap = 123.75
PHY-3002 : Step(235): len = 99703.3, overlap = 128
PHY-3002 : Step(236): len = 97317.9, overlap = 131.5
PHY-3002 : Step(237): len = 94057.9, overlap = 134.75
PHY-3002 : Step(238): len = 91380.8, overlap = 139.25
PHY-3002 : Step(239): len = 89779.9, overlap = 141.25
PHY-3002 : Step(240): len = 88085.5, overlap = 142.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.47475e-06
PHY-3002 : Step(241): len = 90564.8, overlap = 139.75
PHY-3002 : Step(242): len = 93510.8, overlap = 132.25
PHY-3002 : Step(243): len = 93566.8, overlap = 131.25
PHY-3002 : Step(244): len = 94292.6, overlap = 129.5
PHY-3002 : Step(245): len = 94551.3, overlap = 128.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41268e-05
PHY-3002 : Step(246): len = 97838.1, overlap = 126.75
PHY-3002 : Step(247): len = 101600, overlap = 119.75
PHY-3002 : Step(248): len = 101813, overlap = 117.5
PHY-3002 : Step(249): len = 102835, overlap = 114.75
PHY-3002 : Step(250): len = 104578, overlap = 112.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.82536e-05
PHY-3002 : Step(251): len = 107556, overlap = 110.25
PHY-3002 : Step(252): len = 114792, overlap = 105.25
PHY-3002 : Step(253): len = 114965, overlap = 104.5
PHY-3002 : Step(254): len = 115334, overlap = 105
PHY-3002 : Step(255): len = 116883, overlap = 91.75
PHY-3002 : Step(256): len = 118434, overlap = 88.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.65072e-05
PHY-3002 : Step(257): len = 119437, overlap = 85.5
PHY-3002 : Step(258): len = 124182, overlap = 82.5
PHY-3002 : Step(259): len = 124867, overlap = 79.75
PHY-3002 : Step(260): len = 125739, overlap = 76.25
PHY-3002 : Step(261): len = 126085, overlap = 75.25
PHY-3002 : Step(262): len = 126736, overlap = 73.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000113014
PHY-3002 : Step(263): len = 128953, overlap = 72.25
PHY-3002 : Step(264): len = 131761, overlap = 69.75
PHY-3002 : Step(265): len = 131489, overlap = 68.5
PHY-3002 : Step(266): len = 131561, overlap = 68
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75734e-05
PHY-3002 : Step(267): len = 131811, overlap = 109.25
PHY-3002 : Step(268): len = 131263, overlap = 94.5
PHY-3002 : Step(269): len = 129148, overlap = 96
PHY-3002 : Step(270): len = 125783, overlap = 100
PHY-3002 : Step(271): len = 123162, overlap = 98.5
PHY-3002 : Step(272): len = 120161, overlap = 103
PHY-3002 : Step(273): len = 117955, overlap = 105
PHY-3002 : Step(274): len = 116187, overlap = 105
PHY-3002 : Step(275): len = 114975, overlap = 109
PHY-3002 : Step(276): len = 113883, overlap = 112
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51468e-05
PHY-3002 : Step(277): len = 118168, overlap = 93.5
PHY-3002 : Step(278): len = 121775, overlap = 87.25
PHY-3002 : Step(279): len = 123212, overlap = 85.5
PHY-3002 : Step(280): len = 123446, overlap = 86.25
PHY-3002 : Step(281): len = 123665, overlap = 87.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141025
PHY-3002 : Step(282): len = 126248, overlap = 82.25
PHY-3002 : Step(283): len = 129705, overlap = 77.25
PHY-3002 : Step(284): len = 132281, overlap = 77.5
PHY-3002 : Step(285): len = 131999, overlap = 78
PHY-3002 : Step(286): len = 131670, overlap = 80
PHY-3002 : Step(287): len = 131622, overlap = 78.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.959061s wall, 0.921875s user + 2.312500s system = 3.234375s CPU (109.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349383
PHY-3002 : Step(288): len = 152738, overlap = 29.5
PHY-3002 : Step(289): len = 149960, overlap = 35.75
PHY-3002 : Step(290): len = 146725, overlap = 43.25
PHY-3002 : Step(291): len = 145032, overlap = 51
PHY-3002 : Step(292): len = 143687, overlap = 58.25
PHY-3002 : Step(293): len = 142586, overlap = 61.25
PHY-3002 : Step(294): len = 141969, overlap = 66.5
PHY-3002 : Step(295): len = 141318, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000698767
PHY-3002 : Step(296): len = 142465, overlap = 65.75
PHY-3002 : Step(297): len = 143966, overlap = 63.25
PHY-3002 : Step(298): len = 145173, overlap = 61.5
PHY-3002 : Step(299): len = 144984, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00139753
PHY-3002 : Step(300): len = 145879, overlap = 59.25
PHY-3002 : Step(301): len = 146966, overlap = 55.75
PHY-3002 : Step(302): len = 147818, overlap = 54.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012136s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (257.5%)

PHY-3001 : Legalized: Len = 153087, Over = 0
PHY-3001 : Final: Len = 153087, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 14 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1426 has valid locations, 90 needs to be replaced
PHY-3001 : design contains 1531 instances, 1512 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.196924s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (127.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 162076
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(303): len = 161902, overlap = 0.5
PHY-3002 : Step(304): len = 161902, overlap = 0.5
PHY-3002 : Step(305): len = 161603, overlap = 0.5
PHY-3002 : Step(306): len = 161603, overlap = 0.5
PHY-3002 : Step(307): len = 161472, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04099e-05
PHY-3002 : Step(308): len = 161427, overlap = 8.75
PHY-3002 : Step(309): len = 161427, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.08199e-05
PHY-3002 : Step(310): len = 161376, overlap = 9.5
PHY-3002 : Step(311): len = 161401, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.16397e-05
PHY-3002 : Step(312): len = 161388, overlap = 9
PHY-3002 : Step(313): len = 161388, overlap = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010551
PHY-3002 : Step(314): len = 161349, overlap = 14.5
PHY-3002 : Step(315): len = 161369, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211021
PHY-3002 : Step(316): len = 161428, overlap = 13
PHY-3002 : Step(317): len = 161428, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.911236s wall, 0.218750s user + 0.750000s system = 0.968750s CPU (106.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000466432
PHY-3002 : Step(318): len = 162346, overlap = 4.5
PHY-3002 : Step(319): len = 162315, overlap = 5.75
PHY-3002 : Step(320): len = 161990, overlap = 8.75
PHY-3002 : Step(321): len = 161991, overlap = 7.5
PHY-3002 : Step(322): len = 161991, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005631s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (277.5%)

PHY-3001 : Legalized: Len = 162738, Over = 0
PHY-3001 : Final: Len = 162738, Over = 0
RUN-1003 : finish command "place -eco" in  11.960304s wall, 3.125000s user + 9.703125s system = 12.828125s CPU (107.3%)

RUN-1004 : used memory is 413 MB, reserved memory is 376 MB, peak memory is 835 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  88.683283s wall, 33.328125s user + 71.484375s system = 104.812500s CPU (118.2%)

RUN-1004 : used memory is 369 MB, reserved memory is 330 MB, peak memory is 835 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1686 to 1348
PHY-1001 : Pin misalignment score is improved from 1348 to 1337
PHY-1001 : Pin misalignment score is improved from 1337 to 1336
PHY-1001 : Pin misalignment score is improved from 1336 to 1336
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 1348 to 1336
PHY-1001 : Pin misalignment score is improved from 1336 to 1334
PHY-1001 : Pin misalignment score is improved from 1334 to 1334
PHY-1001 : Pin local connectivity score is improved from 37 to 0
PHY-1001 : End pin swap;  1.352256s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (105.1%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1533 instances
RUN-1001 : 775 mslices, 737 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3353 nets
RUN-1001 : 1592 nets have 2 pins
RUN-1001 : 1342 nets have [3 - 5] pins
RUN-1001 : 139 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 128 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 211952, over cnt = 709(2%), over = 1362, worst = 10
PHY-1002 : len = 216112, over cnt = 430(1%), over = 605, worst = 4
PHY-1002 : len = 218264, over cnt = 364(1%), over = 420, worst = 3
PHY-1002 : len = 225136, over cnt = 50(0%), over = 50, worst = 1
PHY-1002 : len = 227080, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 227080, over cnt = 13(0%), over = 13, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 472 out of 3353 nets being processed.
PHY-1001 : End global routing;  1.521489s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.015461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.1%)

PHY-1002 : len = 37600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 28% nets.
PHY-1001 :  7.467793s wall, 7.468750s user + 0.125000s system = 7.593750s CPU (101.7%)

PHY-1002 : len = 315280, over cnt = 755(0%), over = 800, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  3.972880s wall, 4.687500s user + 0.109375s system = 4.796875s CPU (120.7%)

PHY-1002 : len = 286232, over cnt = 230(0%), over = 237, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  2.063195s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (104.5%)

PHY-1002 : len = 281760, over cnt = 165(0%), over = 168, worst = 2
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  1.528530s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (105.3%)

PHY-1002 : len = 279568, over cnt = 120(0%), over = 122, worst = 2
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  1.585713s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (104.4%)

PHY-1002 : len = 278960, over cnt = 107(0%), over = 108, worst = 2
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  1.056520s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (106.5%)

PHY-1002 : len = 278976, over cnt = 65(0%), over = 66, worst = 2
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.847298s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (103.3%)

PHY-1002 : len = 278992, over cnt = 58(0%), over = 59, worst = 2
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.765658s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (106.1%)

PHY-1002 : len = 279136, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.532294s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (108.6%)

PHY-1002 : len = 279240, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.219017s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (107.0%)

PHY-1002 : len = 279384, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.069824s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (134.3%)

PHY-1002 : len = 279472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 83% nets.
PHY-1001 :  4.835131s wall, 5.671875s user + 3.421875s system = 9.093750s CPU (188.1%)

PHY-1002 : len = 577480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.043232s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (144.6%)

PHY-1002 : len = 577480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577480
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  30.180902s wall, 31.500000s user + 4.421875s system = 35.921875s CPU (119.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  33.136183s wall, 34.453125s user + 4.562500s system = 39.015625s CPU (117.7%)

RUN-1004 : used memory is 400 MB, reserved memory is 363 MB, peak memory is 873 MB
RUN-1002 : start command "report_area -io_info -file Picorv32_phy.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2964   out of  19600   15.12%
#reg                  701   out of  19600    3.58%
#le                  3024
  #lut only          2323   out of   3024   76.82%
  #reg only            60   out of   3024    1.98%
  #lut&reg            641   out of   3024   21.20%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1002 : start command "export_db Picorv32_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Picorv32_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 1, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Picorv32_phy.timing, timing summay in Picorv32_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Picorv32_phy.timing" in  1.996895s wall, 1.750000s user + 0.281250s system = 2.031250s CPU (101.7%)

RUN-1004 : used memory is 449 MB, reserved memory is 410 MB, peak memory is 915 MB
RUN-1002 : start command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1533
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 3353, pip num: 39169
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1117 valid insts, and 107233 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Picorv32.bit.
RUN-1003 : finish command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000" in  3.990296s wall, 18.984375s user + 0.234375s system = 19.218750s CPU (481.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 433 MB, peak memory is 915 MB
