
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     FPGASDR_impl1.ngd -o FPGASDR_impl1_map.ncd -pr FPGASDR_impl1.prf -mp
     FPGASDR_impl1.mrp -lpf
     C:/Users/user/lattice/FPGASDR/impl1/FPGASDR_impl1.lpf -lpf
     C:/Users/user/lattice/FPGASDR/FPGASDR.lpf -gui -msgset
     C:/Users/user/lattice/FPGASDR/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  06/05/19  14:14:04

Design Summary
--------------

   Number of registers:   1369 out of  7209 (19%)
      PFU registers:         1369 out of  6864 (20%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       842 out of  3432 (25%)
      SLICEs as Logic/ROM:    842 out of  3432 (25%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        453 out of  3432 (13%)
   Number of LUT4s:        1062 out of  6864 (15%)
      Number used as logic LUTs:        156
      Number used as distributed RAM:     0
      Number used as ripple logic:      906
      Number used as shift registers:     0
   Number of PIO sites used: 28 + 4(JTAG) out of 115 (28%)
      Number of PIO sites used for single ended IOs: 30
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
     comps in NCD)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  top                                           Date:  06/05/19  14:14:04

Design Summary (cont)
---------------------
   Number of clocks:  4
     Net uart_tx1/UartClk[2]: 42 loads, 42 rising, 0 falling (Driver:
     uart_tx1/UartClk_286_298__i2 )
     Net osc_clk: 181 loads, 181 rising, 0 falling (Driver: PLL1/PLLInst_0 )
     Net XIn_c: 1 loads, 1 rising, 0 falling (Driver: PIO XIn )
     Net osc_clk_derived_989: 523 loads, 523 rising, 0 falling (Driver:
     CIC1Cos/d_clk_65_rep_53 )
   Number of Clock Enables:  34
     Net uart_tx1/r_SM_Main_2: 10 loads, 10 LSLICEs
     Net uart_tx1/UartClk_2_enable_9: 2 loads, 2 LSLICEs
     Net uart_tx1/UartClk_2_enable_48: 4 loads, 4 LSLICEs
     Net PWM1/osc_clk_enable_153: 5 loads, 5 LSLICEs
     Net uart_rx1/UartClk_2_enable_56: 9 loads, 9 LSLICEs
     Net uart_rx1/UartClk_2_enable_12: 2 loads, 2 LSLICEs
     Net uart_rx1/UartClk_2_enable_10: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_17: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_19: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_20: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_21: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_22: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_40: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_37: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_23: 1 loads, 1 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_121: 25 loads, 25 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_51: 31 loads, 31 LSLICEs
     Net CIC2Cos/v_comb: 17 loads, 17 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_148: 26 loads, 26 LSLICEs
     Net CIC2Cos/count_15__N_1529: 8 loads, 8 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_198: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_598: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_548: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_498: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_448: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_398: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_348: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_248: 26 loads, 26 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_298: 26 loads, 26 LSLICEs
     Net CIC1Cos/d_clk_tmp_N_478: 8 loads, 8 LSLICEs
     Net CIC1Cos/osc_clk_enable_51: 31 loads, 31 LSLICEs
     Net CIC1Cos/v_comb: 5 loads, 5 LSLICEs
     Net CIC1Cos/osc_clk_enable_101: 27 loads, 27 LSLICEs
     Net CIC1Cos/osc_clk_enable_158: 27 loads, 27 LSLICEs
   Number of LSRs:  11
     Net uart_tx1/r_SM_Main_2: 1 loads, 1 LSLICEs
     Net uart_tx1/n2562: 1 loads, 1 LSLICEs
     Net uart_tx1/n1212: 9 loads, 9 LSLICEs
     Net uart_rx1/n1223: 9 loads, 9 LSLICEs
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/n3166: 1 loads, 1 LSLICEs
     Net CIC2Cos/osc_clk_derived_989_enable_121: 1 loads, 1 LSLICEs
     Net CIC2Cos/n1262: 8 loads, 8 LSLICEs
     Net CIC2Cos/count_15__N_1529: 1 loads, 1 LSLICEs
     Net CIC1Cos/d_clk_tmp_N_478: 2 loads, 2 LSLICEs
     Net CIC1Cos/n1233: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:

                                    Page 2




Design:  top                                           Date:  06/05/19  14:14:04

Design Summary (cont)
---------------------
     Net CIC1Cos_out_7: 56 loads
     Net CIC2Cos/osc_clk_derived_989_enable_121: 38 loads
     Net CIC1Cos/osc_clk_enable_51: 31 loads
     Net CIC2Cos/osc_clk_derived_989_enable_51: 31 loads
     Net CIC1Cos/osc_clk_enable_101: 27 loads
     Net CIC1Cos/osc_clk_enable_158: 27 loads
     Net CIC2Cos/osc_clk_derived_989_enable_148: 26 loads
     Net CIC2Cos/osc_clk_derived_989_enable_198: 26 loads
     Net CIC2Cos/osc_clk_derived_989_enable_398: 26 loads
     Net CIC2Cos/osc_clk_derived_989_enable_448: 26 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_DV             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  top                                           Date:  06/05/19  14:14:04

IO (PIO) Attributes (cont)
--------------------------
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XOut                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DiffOut             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PWMOut              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sinGen              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sin_out             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CIC_out_clk         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_Rx_Serial         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XIn                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RFIn                | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal uart_tx1/UartClk_2_enable_51 was merged into signal uart_tx1/r_SM_Main_2
Signal SinCos1/Cosine_0_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_1_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_2_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_3_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_4_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_5_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Cosine_7_ffin undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_5/S1 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_5/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/add_10_17/S1 undriven or does not drive anything - clipped.
Signal CIC1Cos/add_10_17/CO undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_7/S1 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_7/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_9/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_28_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_28_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_28_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_28_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_27_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_27_add_2_1/CI undriven or does not drive anything - clipped.

                                    Page 4




Design:  top                                           Date:  06/05/19  14:14:04

Removed logic (cont)
--------------------
Signal CIC1Cos/sub_27_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_27_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_26_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_26_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_26_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_26_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_25_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_25_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_25_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_25_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/d5_281_add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/d5_281_add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/d5_281_add_4_16/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/d4_280_add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/d4_280_add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/d4_280_add_4_16/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/d3_279_add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/d3_279_add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/d3_279_add_4_16/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/d2_278_add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/d2_278_add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/d2_278_add_4_16/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/d1_277_add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/d1_277_add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/d1_277_add_4_16/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_29_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC1Cos/sub_29_add_2_17/CO undriven or does not drive anything - clipped.
     
Signal CIC1Cos/add_10_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/add_10_1/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_1/S1 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_3/S1 undriven or does not drive anything - clipped.
Signal CIC1Cos/sub_29_add_2_3/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_25_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_25_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/d_in_7__I_0_64/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/d_in_7__I_0_64/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/d1_62__I_0_2/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/d1_62__I_0_2/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/d2_62__I_0_64/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/d2_62__I_0_64/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/d3_62__I_0_2/S0 undriven or does not drive anything - clipped.

                                    Page 5




Design:  top                                           Date:  06/05/19  14:14:04

Removed logic (cont)
--------------------
Signal CIC2Cos/d3_62__I_0_2/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/d3_62__I_0_64/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/d3_62__I_0_64/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/d4_62__I_0_2/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/d4_62__I_0_2/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/d4_62__I_0_64/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/d4_62__I_0_64/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/add_10_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/add_10_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/add_10_17/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/add_10_17/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_1/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_3/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_3/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_5/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_5/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_7/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_7/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_9/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_9/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_29_add_2_11/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_11/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_13/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_13/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_15/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_15/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_17/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_17/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_19/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_19/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_21/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_21/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_23/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_23/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_25/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_25/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_27/S1 undriven or does not drive anything - clipped.
     

                                    Page 6




Design:  top                                           Date:  06/05/19  14:14:04

Removed logic (cont)
--------------------
Signal CIC2Cos/sub_29_add_2_27/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_29/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_29/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_31/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_31/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_33/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_33/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_35/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_35/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_37/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_37/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_39/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_39/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_41/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_41/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_43/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_43/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_45/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_45/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_47/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_47/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_49/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_49/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_51/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_51/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_53/S1 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_53/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_55/S1 undriven or does not drive anything - clipped.
     

                                    Page 7




Design:  top                                           Date:  06/05/19  14:14:04

Removed logic (cont)
--------------------
Signal CIC2Cos/sub_29_add_2_55/S0 undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_29_add_2_63/CO undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_28_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_28_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_28_add_2_63/CO undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_27_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_27_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_27_add_2_63/CO undriven or does not drive anything - clipped.
     
Signal CIC2Cos/sub_26_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_26_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_26_add_2_63/CO undriven or does not drive anything - clipped.
     
Signal CIC2Cos/d1_62__I_0_64/S1 undriven or does not drive anything - clipped.
Signal CIC2Cos/d1_62__I_0_64/CO undriven or does not drive anything - clipped.
Signal CIC2Cos/d2_62__I_0_2/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/d2_62__I_0_2/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/d_in_7__I_0_2/S0 undriven or does not drive anything - clipped.
Signal CIC2Cos/d_in_7__I_0_2/CI undriven or does not drive anything - clipped.
Signal CIC2Cos/sub_25_add_2_63/CO undriven or does not drive anything - clipped.
     
Signal uart_rx1/r_Clock_Count_285_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_285_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_285_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_285_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal PWM1/counter_282_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_282_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/counter_282_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_282_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_7_add_3_1/S0 undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_7_add_3_1/CI undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_7_add_3_9/S1 undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_7_add_3_9/CO undriven or does not drive anything -
     clipped.
Signal uart_tx1/r_Clock_Count_288_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_288_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_288_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_288_add_4_17/CO undriven or does not drive
     anything - clipped.

                                    Page 8




Design:  top                                           Date:  06/05/19  14:14:04

Removed logic (cont)
--------------------
Signal uart_tx1/UartClk_286_298_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal uart_tx1/UartClk_286_298_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal uart_tx1/UartClk_286_298_add_4_3/CO undriven or does not drive anything -
     clipped.
Block uart_tx1/i1_1_lut was optimized away.
Block SinCos1/triglut_1_0_0 was optimized away.
Block SinCos1/triglut_1_0_1 was optimized away.
Block SinCos1/triglut_1_0_2 was optimized away.
Block SinCos1/triglut_1_0_3 was optimized away.
Block SinCos1/triglut_1_0_4 was optimized away.
Block SinCos1/triglut_1_0_5 was optimized away.
Block SinCos1/triglut_1_0_7 was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                PLL1/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      XIn_c
  Output Clock(P):                         NODE     osc_clk
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     osc_clk
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE

                                    Page 9




Design:  top                                           Date:  06/05/19  14:14:04

PLL/DLL Summary (cont)
----------------------
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                       8.0000
  Output Clock(P) Frequency (MHz):                  120.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    15
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: PLL1/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 67 MB
        

                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
