(define-fun assumption.0 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_rd) ((_ extract 0 0) (_ bv17 5))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (and (and (and (and (and (and (and (and (and (and (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8))) (and (= ((_ extract 1 0) RTL.decoded_rd) ((_ extract 1 0) (_ bv15 5))) (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv15 5))))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_compr) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 4 0) RTL.latched_rd) ((_ extract 4 0) (_ bv17 5)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))))))
(define-fun assumption.1 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv17 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 4 0) RTL.latched_rd) ((_ extract 4 0) (_ bv1 5)))) (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))))))
(define-fun assumption.2 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (not (and (and (and (and (and (and (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))))
(define-fun assumption.3 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.alu_out_q (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294967295 32))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv16 8)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.alu_out_q) ((_ extract 0 0) (_ bv0 32))) (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv17 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 4 0) RTL.latched_rd) ((_ extract 4 0) (_ bv1 5)))) (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294967293 32)))))))
(define-fun assumption.4 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv0 1))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv17 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (and (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv6 5))) (= ((_ extract 1 0) RTL.latched_rd) ((_ extract 1 0) (_ bv6 5))))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 1 0) RTL.mem_wordsize) ((_ extract 1 0) (_ bv3 2)))))))
(define-fun assumption.5 ((|RTL.cpuregs[17]| (_ BitVec 32)) (|RTL.cpuregs[1]| (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv5 32)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv3 32))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1075863555 32)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv5 32)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1075863553 32)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv2 5))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv2 5))))) (not (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv17 5))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1075863555 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv0 1))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 0 0) |RTL.cpuregs[17]|) ((_ extract 0 0) (_ bv6 32)))) (= ((_ extract 0 0) |RTL.cpuregs[1]|) ((_ extract 0 0) (_ bv6 32)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv17 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (and (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv6 5))) (= ((_ extract 1 0) RTL.latched_rd) ((_ extract 1 0) (_ bv6 5))))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv3 32)))))))
(define-fun assumption.6 ((|RTL.cpuregs[17]| (_ BitVec 32)) (|RTL.cpuregs[1]| (_ BitVec 32)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) (_ bv0 32)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv5 32)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv5 32)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv1 32))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv9 32)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv2 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294966405 32)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv4294966405 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) (_ bv5 32))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv0 1))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 1 1) |RTL.cpuregs[17]|) ((_ extract 1 1) (_ bv4294967295 32)))) (= ((_ extract 1 1) |RTL.cpuregs[1]|) ((_ extract 1 1) (_ bv4294967295 32)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv1 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (and (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv31 5))) (= ((_ extract 1 0) RTL.latched_rd) ((_ extract 1 0) (_ bv31 5))))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 1 0) RTL.reg_next_pc) ((_ extract 1 0) (_ bv4294967289 32)))))))
(define-fun assumption.7 ((|RTL.cpuregs[17]| (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (|RTL.cpuregs[1]| (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.reg_next_pc) ((_ extract 2 2) (_ bv22 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv22 32))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294950912 32)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294950912 32)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.reg_next_pc) ((_ extract 2 2) (_ bv4294967286 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (or (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.latched_is_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv0 2)))))) (or (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967288 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967294 32)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 2 2) RTL.reg_next_pc) ((_ extract 2 2) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967216 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967216 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967216 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967286 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32)))))) (or (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294950912 32)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967216 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4294967222 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4294967216 32)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv0 32)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4 32)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) (_ bv4286578678 32))))) (not (= ((_ extract 1 1) RTL.reg_pc) ((_ extract 1 1) (_ bv4286578672 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv0 1))) (= ((_ extract 7 0) RTL.cpu_state) ((_ extract 7 0) (_ bv64 8)))) (= ((_ extract 2 2) |RTL.cpuregs[17]|) ((_ extract 2 2) (_ bv4294967294 32)))) (= ((_ extract 2 2) |RTL.cpuregs[1]|) ((_ extract 2 2) (_ bv4294967294 32)))) (= ((_ extract 4 0) RTL.decoded_rd) ((_ extract 4 0) (_ bv1 5)))) (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (and (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv31 5))) (= ((_ extract 1 0) RTL.latched_rd) ((_ extract 1 0) (_ bv31 5))))) (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1)))) (= ((_ extract 2 0) RTL.reg_next_pc) ((_ extract 2 0) (_ bv4294967286 32)))))))
