============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:59:57 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8056 instances
RUN-0007 : 5937 luts, 1898 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8481 nets
RUN-1001 : 4614 nets have 2 pins
RUN-1001 : 2804 nets have [3 - 5] pins
RUN-1001 : 591 nets have [6 - 10] pins
RUN-1001 : 243 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     554     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8054 instances, 5937 luts, 1898 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.05346e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8054.
PHY-3001 : Level 1 #clusters 1055.
PHY-3001 : End clustering;  0.076764s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 563283, overlap = 305.438
PHY-3002 : Step(2): len = 490395, overlap = 337.969
PHY-3002 : Step(3): len = 352040, overlap = 424.031
PHY-3002 : Step(4): len = 309273, overlap = 467.844
PHY-3002 : Step(5): len = 249817, overlap = 535.906
PHY-3002 : Step(6): len = 226311, overlap = 543.906
PHY-3002 : Step(7): len = 188515, overlap = 591.844
PHY-3002 : Step(8): len = 171018, overlap = 629.625
PHY-3002 : Step(9): len = 150856, overlap = 645.969
PHY-3002 : Step(10): len = 138274, overlap = 663.656
PHY-3002 : Step(11): len = 125722, overlap = 690.969
PHY-3002 : Step(12): len = 114953, overlap = 717.438
PHY-3002 : Step(13): len = 104979, overlap = 733.375
PHY-3002 : Step(14): len = 97461, overlap = 748.812
PHY-3002 : Step(15): len = 88475.8, overlap = 772.688
PHY-3002 : Step(16): len = 79907.4, overlap = 778.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26178e-07
PHY-3002 : Step(17): len = 92157.7, overlap = 767.156
PHY-3002 : Step(18): len = 124063, overlap = 714.625
PHY-3002 : Step(19): len = 124985, overlap = 671.562
PHY-3002 : Step(20): len = 129960, overlap = 652.438
PHY-3002 : Step(21): len = 128171, overlap = 655.281
PHY-3002 : Step(22): len = 130104, overlap = 656.094
PHY-3002 : Step(23): len = 126524, overlap = 660.562
PHY-3002 : Step(24): len = 125776, overlap = 652.625
PHY-3002 : Step(25): len = 124472, overlap = 651.5
PHY-3002 : Step(26): len = 125214, overlap = 651.156
PHY-3002 : Step(27): len = 123527, overlap = 648.906
PHY-3002 : Step(28): len = 123483, overlap = 647.812
PHY-3002 : Step(29): len = 122305, overlap = 650.875
PHY-3002 : Step(30): len = 121180, overlap = 636.781
PHY-3002 : Step(31): len = 119867, overlap = 629.812
PHY-3002 : Step(32): len = 119457, overlap = 613.219
PHY-3002 : Step(33): len = 118485, overlap = 617.719
PHY-3002 : Step(34): len = 118802, overlap = 626.281
PHY-3002 : Step(35): len = 118906, overlap = 627.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25236e-06
PHY-3002 : Step(36): len = 133430, overlap = 603.969
PHY-3002 : Step(37): len = 139839, overlap = 593.281
PHY-3002 : Step(38): len = 141110, overlap = 576.688
PHY-3002 : Step(39): len = 140791, overlap = 565.312
PHY-3002 : Step(40): len = 139276, overlap = 565.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.50471e-06
PHY-3002 : Step(41): len = 154410, overlap = 528.031
PHY-3002 : Step(42): len = 163312, overlap = 498.844
PHY-3002 : Step(43): len = 167376, overlap = 478.312
PHY-3002 : Step(44): len = 167637, overlap = 474.281
PHY-3002 : Step(45): len = 166834, overlap = 466.375
PHY-3002 : Step(46): len = 165579, overlap = 470
PHY-3002 : Step(47): len = 163361, overlap = 475.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.00942e-06
PHY-3002 : Step(48): len = 183007, overlap = 462.094
PHY-3002 : Step(49): len = 191517, overlap = 435.219
PHY-3002 : Step(50): len = 194464, overlap = 415.875
PHY-3002 : Step(51): len = 194745, overlap = 404.281
PHY-3002 : Step(52): len = 193424, overlap = 408.062
PHY-3002 : Step(53): len = 193075, overlap = 404.438
PHY-3002 : Step(54): len = 192657, overlap = 402.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.00188e-05
PHY-3002 : Step(55): len = 216594, overlap = 347.656
PHY-3002 : Step(56): len = 236620, overlap = 289.219
PHY-3002 : Step(57): len = 247211, overlap = 266.031
PHY-3002 : Step(58): len = 249764, overlap = 249.906
PHY-3002 : Step(59): len = 247583, overlap = 262.594
PHY-3002 : Step(60): len = 245292, overlap = 263.5
PHY-3002 : Step(61): len = 243536, overlap = 274.656
PHY-3002 : Step(62): len = 243067, overlap = 282.562
PHY-3002 : Step(63): len = 242422, overlap = 282.156
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.00377e-05
PHY-3002 : Step(64): len = 261321, overlap = 268.562
PHY-3002 : Step(65): len = 278280, overlap = 228.938
PHY-3002 : Step(66): len = 285472, overlap = 199.781
PHY-3002 : Step(67): len = 286274, overlap = 185.031
PHY-3002 : Step(68): len = 283734, overlap = 193.812
PHY-3002 : Step(69): len = 282328, overlap = 205.406
PHY-3002 : Step(70): len = 281709, overlap = 214.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.00509e-05
PHY-3002 : Step(71): len = 298626, overlap = 190.625
PHY-3002 : Step(72): len = 316244, overlap = 149.969
PHY-3002 : Step(73): len = 325936, overlap = 136.688
PHY-3002 : Step(74): len = 327075, overlap = 128.969
PHY-3002 : Step(75): len = 325101, overlap = 130.906
PHY-3002 : Step(76): len = 324084, overlap = 127.781
PHY-3002 : Step(77): len = 323162, overlap = 134.625
PHY-3002 : Step(78): len = 323061, overlap = 137.656
PHY-3002 : Step(79): len = 323193, overlap = 137.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.85678e-05
PHY-3002 : Step(80): len = 333312, overlap = 129.531
PHY-3002 : Step(81): len = 350638, overlap = 123.844
PHY-3002 : Step(82): len = 357564, overlap = 119.469
PHY-3002 : Step(83): len = 357707, overlap = 123.312
PHY-3002 : Step(84): len = 357204, overlap = 118.875
PHY-3002 : Step(85): len = 357642, overlap = 121.312
PHY-3002 : Step(86): len = 357882, overlap = 120.438
PHY-3002 : Step(87): len = 357567, overlap = 118.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000145114
PHY-3002 : Step(88): len = 364174, overlap = 118.25
PHY-3002 : Step(89): len = 376039, overlap = 109.5
PHY-3002 : Step(90): len = 380616, overlap = 108.375
PHY-3002 : Step(91): len = 381798, overlap = 114.062
PHY-3002 : Step(92): len = 382876, overlap = 112.688
PHY-3002 : Step(93): len = 384537, overlap = 108.25
PHY-3002 : Step(94): len = 385203, overlap = 108.188
PHY-3002 : Step(95): len = 384871, overlap = 112.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000267602
PHY-3002 : Step(96): len = 388944, overlap = 108.125
PHY-3002 : Step(97): len = 399579, overlap = 114.75
PHY-3002 : Step(98): len = 403387, overlap = 110.25
PHY-3002 : Step(99): len = 403370, overlap = 108
PHY-3002 : Step(100): len = 404207, overlap = 103.5
PHY-3002 : Step(101): len = 405201, overlap = 103.5
PHY-3002 : Step(102): len = 406370, overlap = 101.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000453596
PHY-3002 : Step(103): len = 409411, overlap = 105.75
PHY-3002 : Step(104): len = 416504, overlap = 105.75
PHY-3002 : Step(105): len = 418916, overlap = 105.75
PHY-3002 : Step(106): len = 419041, overlap = 105.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8481.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 602256, over cnt = 1101(3%), over = 6083, worst = 39
PHY-1001 : End global iterations;  0.352418s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (22.2%)

PHY-1001 : Congestion index: top1 = 82.44, top5 = 61.13, top10 = 51.06, top15 = 44.74.
PHY-3001 : End congestion estimation;  0.458996s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107181
PHY-3002 : Step(107): len = 503582, overlap = 0.125
PHY-3002 : Step(108): len = 511435, overlap = 0.5625
PHY-3002 : Step(109): len = 485800, overlap = 1.25
PHY-3002 : Step(110): len = 468970, overlap = 0.4375
PHY-3002 : Step(111): len = 458797, overlap = 0.875
PHY-3002 : Step(112): len = 448132, overlap = 1.125
PHY-3002 : Step(113): len = 447708, overlap = 1.59375
PHY-3002 : Step(114): len = 440790, overlap = 2.9375
PHY-3002 : Step(115): len = 430725, overlap = 3.8125
PHY-3002 : Step(116): len = 430326, overlap = 3.71875
PHY-3002 : Step(117): len = 429373, overlap = 4.03125
PHY-3002 : Step(118): len = 428512, overlap = 3.59375
PHY-3002 : Step(119): len = 429260, overlap = 3.65625
PHY-3002 : Step(120): len = 428901, overlap = 4.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000214362
PHY-3002 : Step(121): len = 437413, overlap = 4.28125
PHY-3002 : Step(122): len = 443433, overlap = 4.53125
PHY-3002 : Step(123): len = 449824, overlap = 2.71875
PHY-3002 : Step(124): len = 444549, overlap = 3.5625
PHY-3002 : Step(125): len = 443812, overlap = 3.5
PHY-3002 : Step(126): len = 443301, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000358336
PHY-3002 : Step(127): len = 450703, overlap = 2.1875
PHY-3002 : Step(128): len = 455971, overlap = 1.8125
PHY-3002 : Step(129): len = 463026, overlap = 1.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/8481.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 578640, over cnt = 1427(4%), over = 5379, worst = 44
PHY-1001 : End global iterations;  0.456655s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.1%)

PHY-1001 : Congestion index: top1 = 66.90, top5 = 51.96, top10 = 44.68, top15 = 40.45.
PHY-3001 : End congestion estimation;  0.569960s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (16.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000127015
PHY-3002 : Step(130): len = 457184, overlap = 12.0312
PHY-3002 : Step(131): len = 451585, overlap = 7.34375
PHY-3002 : Step(132): len = 440246, overlap = 7.3125
PHY-3002 : Step(133): len = 426411, overlap = 9.40625
PHY-3002 : Step(134): len = 419775, overlap = 12.5938
PHY-3002 : Step(135): len = 412401, overlap = 13.6875
PHY-3002 : Step(136): len = 407468, overlap = 15.3125
PHY-3002 : Step(137): len = 402971, overlap = 14.0938
PHY-3002 : Step(138): len = 399728, overlap = 13.6875
PHY-3002 : Step(139): len = 394975, overlap = 16.2188
PHY-3002 : Step(140): len = 393978, overlap = 15.6562
PHY-3002 : Step(141): len = 393451, overlap = 12.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00025403
PHY-3002 : Step(142): len = 402180, overlap = 13.4375
PHY-3002 : Step(143): len = 407228, overlap = 11.2812
PHY-3002 : Step(144): len = 412355, overlap = 10.4062
PHY-3002 : Step(145): len = 414092, overlap = 10.2812
PHY-3002 : Step(146): len = 415107, overlap = 10.2812
PHY-3002 : Step(147): len = 414773, overlap = 8.96875
PHY-3002 : Step(148): len = 413769, overlap = 9.53125
PHY-3002 : Step(149): len = 413486, overlap = 9.21875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00050806
PHY-3002 : Step(150): len = 417743, overlap = 8.5625
PHY-3002 : Step(151): len = 421101, overlap = 8.6875
PHY-3002 : Step(152): len = 426352, overlap = 7.53125
PHY-3002 : Step(153): len = 429789, overlap = 7.46875
PHY-3002 : Step(154): len = 431886, overlap = 5.78125
PHY-3002 : Step(155): len = 433959, overlap = 4.5
PHY-3002 : Step(156): len = 434230, overlap = 5.34375
PHY-3002 : Step(157): len = 434339, overlap = 6.96875
PHY-3002 : Step(158): len = 434221, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00101612
PHY-3002 : Step(159): len = 437165, overlap = 5.125
PHY-3002 : Step(160): len = 439550, overlap = 4.09375
PHY-3002 : Step(161): len = 444182, overlap = 4.125
PHY-3002 : Step(162): len = 446301, overlap = 4.15625
PHY-3002 : Step(163): len = 447918, overlap = 4.28125
PHY-3002 : Step(164): len = 450127, overlap = 3.71875
PHY-3002 : Step(165): len = 451549, overlap = 3.59375
PHY-3002 : Step(166): len = 452404, overlap = 3.125
PHY-3002 : Step(167): len = 452290, overlap = 2.71875
PHY-3002 : Step(168): len = 452193, overlap = 2.78125
PHY-3002 : Step(169): len = 452177, overlap = 2.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00164408
PHY-3002 : Step(170): len = 452830, overlap = 2.8125
PHY-3002 : Step(171): len = 454019, overlap = 2.53125
PHY-3002 : Step(172): len = 455056, overlap = 2.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 98.78 peak overflow 1.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 276/8481.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 584800, over cnt = 1396(3%), over = 4384, worst = 28
PHY-1001 : End global iterations;  0.500189s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.5%)

PHY-1001 : Congestion index: top1 = 53.00, top5 = 43.96, top10 = 39.38, top15 = 36.44.
PHY-1001 : End incremental global routing;  0.611667s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (40.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38018, tnet num: 8479, tinst num: 8054, tnode num: 44256, tedge num: 61204.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.490744s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.245418s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (40.1%)

OPT-1001 : Current memory(MB): used = 376, reserve = 353, peak = 376.
OPT-1001 : End physical optimization;  1.299310s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (39.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5937 LUT to BLE ...
SYN-4008 : Packed 5937 LUT and 946 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 909 SEQ with LUT/SLICE
SYN-4006 : 4087 single LUT's are left
SYN-4006 : 43 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5980/6201 primitive instances ...
PHY-3001 : End packing;  0.358192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.4%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3547 instances
RUN-1001 : 1714 mslices, 1714 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7732 nets
RUN-1001 : 3610 nets have 2 pins
RUN-1001 : 2919 nets have [3 - 5] pins
RUN-1001 : 694 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3545 instances, 3428 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 473972, Over = 22.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3972/7732.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 606344, over cnt = 1183(3%), over = 2743, worst = 23
PHY-1002 : len = 617664, over cnt = 681(1%), over = 1293, worst = 11
PHY-1002 : len = 626672, over cnt = 228(0%), over = 374, worst = 10
PHY-1002 : len = 630168, over cnt = 18(0%), over = 24, worst = 4
PHY-1002 : len = 629752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.735705s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 41.19, top10 = 37.34, top15 = 34.77.
PHY-3001 : End congestion estimation;  0.901213s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (39.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16937e-05
PHY-3002 : Step(173): len = 455407, overlap = 31
PHY-3002 : Step(174): len = 439097, overlap = 46.25
PHY-3002 : Step(175): len = 427435, overlap = 45.5
PHY-3002 : Step(176): len = 422130, overlap = 41.5
PHY-3002 : Step(177): len = 417384, overlap = 44.25
PHY-3002 : Step(178): len = 413694, overlap = 46.25
PHY-3002 : Step(179): len = 409452, overlap = 46.5
PHY-3002 : Step(180): len = 406773, overlap = 49.5
PHY-3002 : Step(181): len = 405945, overlap = 51.75
PHY-3002 : Step(182): len = 403703, overlap = 54.25
PHY-3002 : Step(183): len = 403281, overlap = 56.25
PHY-3002 : Step(184): len = 403147, overlap = 58
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33874e-05
PHY-3002 : Step(185): len = 417132, overlap = 45.25
PHY-3002 : Step(186): len = 428946, overlap = 34
PHY-3002 : Step(187): len = 429965, overlap = 31.25
PHY-3002 : Step(188): len = 431480, overlap = 36
PHY-3002 : Step(189): len = 433932, overlap = 29.75
PHY-3002 : Step(190): len = 435197, overlap = 29.5
PHY-3002 : Step(191): len = 435197, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166775
PHY-3002 : Step(192): len = 448878, overlap = 26
PHY-3002 : Step(193): len = 459259, overlap = 23.25
PHY-3002 : Step(194): len = 459042, overlap = 22.5
PHY-3002 : Step(195): len = 459333, overlap = 25
PHY-3002 : Step(196): len = 463105, overlap = 20.5
PHY-3002 : Step(197): len = 467292, overlap = 20.75
PHY-3002 : Step(198): len = 469822, overlap = 17.75
PHY-3002 : Step(199): len = 470110, overlap = 18.25
PHY-3002 : Step(200): len = 470714, overlap = 18
PHY-3002 : Step(201): len = 471830, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000314948
PHY-3002 : Step(202): len = 478307, overlap = 13.5
PHY-3002 : Step(203): len = 484559, overlap = 14.5
PHY-3002 : Step(204): len = 486762, overlap = 13.5
PHY-3002 : Step(205): len = 487899, overlap = 11.25
PHY-3002 : Step(206): len = 489594, overlap = 10.75
PHY-3002 : Step(207): len = 490857, overlap = 11.5
PHY-3002 : Step(208): len = 490618, overlap = 10.5
PHY-3002 : Step(209): len = 490329, overlap = 9.25
PHY-3002 : Step(210): len = 490441, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000537377
PHY-3002 : Step(211): len = 494076, overlap = 9.75
PHY-3002 : Step(212): len = 498474, overlap = 9
PHY-3002 : Step(213): len = 500807, overlap = 8.25
PHY-3002 : Step(214): len = 501320, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00095
PHY-3002 : Step(215): len = 503337, overlap = 7.5
PHY-3002 : Step(216): len = 507690, overlap = 7.25
PHY-3002 : Step(217): len = 510924, overlap = 8
PHY-3002 : Step(218): len = 509589, overlap = 8
PHY-3002 : Step(219): len = 508751, overlap = 7.75
PHY-3002 : Step(220): len = 508461, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.096339s wall, 0.093750s user + 0.375000s system = 0.468750s CPU (42.8%)

PHY-3001 : Trial Legalized: Len = 525417
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 168/7732.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 650616, over cnt = 1041(2%), over = 1848, worst = 9
PHY-1002 : len = 657584, over cnt = 549(1%), over = 820, worst = 9
PHY-1002 : len = 661856, over cnt = 246(0%), over = 382, worst = 5
PHY-1002 : len = 664600, over cnt = 60(0%), over = 103, worst = 5
PHY-1002 : len = 665560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.904468s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (27.6%)

PHY-1001 : Congestion index: top1 = 48.88, top5 = 43.04, top10 = 39.64, top15 = 37.11.
PHY-3001 : End congestion estimation;  1.069109s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (26.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111201
PHY-3002 : Step(221): len = 495690, overlap = 7
PHY-3002 : Step(222): len = 483550, overlap = 11.5
PHY-3002 : Step(223): len = 478550, overlap = 15
PHY-3002 : Step(224): len = 473627, overlap = 15
PHY-3002 : Step(225): len = 472207, overlap = 15.25
PHY-3002 : Step(226): len = 469556, overlap = 13
PHY-3002 : Step(227): len = 468408, overlap = 13.25
PHY-3002 : Step(228): len = 466812, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000222401
PHY-3002 : Step(229): len = 474153, overlap = 12.25
PHY-3002 : Step(230): len = 481106, overlap = 10
PHY-3002 : Step(231): len = 484580, overlap = 9
PHY-3002 : Step(232): len = 482603, overlap = 10.75
PHY-3002 : Step(233): len = 481748, overlap = 10.25
PHY-3002 : Step(234): len = 481205, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 489269, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017375s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.9%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 489391, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 716/7732.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 616960, over cnt = 1020(2%), over = 1745, worst = 7
PHY-1002 : len = 624392, over cnt = 519(1%), over = 723, worst = 7
PHY-1002 : len = 627912, over cnt = 246(0%), over = 351, worst = 5
PHY-1002 : len = 630168, over cnt = 119(0%), over = 158, worst = 4
PHY-1002 : len = 631592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.950638s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (39.4%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 41.79, top10 = 37.83, top15 = 35.32.
PHY-1001 : End incremental global routing;  1.110011s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (39.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37095, tnet num: 7730, tinst num: 3545, tnode num: 42345, tedge num: 62074.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.709720s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (24.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.997987s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (34.4%)

OPT-1001 : Current memory(MB): used = 411, reserve = 388, peak = 411.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7228/7732.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 631592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056020s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.8%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 41.79, top10 = 37.83, top15 = 35.32.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011760s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.282287s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (35.6%)

RUN-1003 : finish command "place" in  12.766699s wall, 3.859375s user + 0.921875s system = 4.781250s CPU (37.5%)

RUN-1004 : used memory is 364 MB, reserved memory is 342 MB, peak memory is 416 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3547 instances
RUN-1001 : 1714 mslices, 1714 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7732 nets
RUN-1001 : 3610 nets have 2 pins
RUN-1001 : 2919 nets have [3 - 5] pins
RUN-1001 : 694 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37095, tnet num: 7730, tinst num: 3545, tnode num: 42345, tedge num: 62074.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1714 mslices, 1714 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3066 clock pins, and constraint 5216 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 611312, over cnt = 1048(2%), over = 1850, worst = 7
PHY-1002 : len = 618992, over cnt = 539(1%), over = 798, worst = 6
PHY-1002 : len = 625280, over cnt = 177(0%), over = 236, worst = 4
PHY-1002 : len = 626936, over cnt = 65(0%), over = 87, worst = 4
PHY-1002 : len = 627576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.853571s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (40.3%)

PHY-1001 : Congestion index: top1 = 49.25, top5 = 41.60, top10 = 37.68, top15 = 35.12.
PHY-1001 : End global routing;  1.006904s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (38.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 466, reserve = 446, peak = 466.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 723, reserve = 707, peak = 723.
PHY-1001 : End build detailed router design. 2.915031s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (28.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.509607s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (39.9%)

PHY-1001 : Current memory(MB): used = 758, reserve = 743, peak = 758.
PHY-1001 : End phase 1; 0.515623s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 97% nets.
PHY-1022 : len = 1.87944e+06, over cnt = 432(0%), over = 440, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 764, reserve = 748, peak = 764.
PHY-1001 : End initial routed; 23.930626s wall, 10.375000s user + 0.140625s system = 10.515625s CPU (43.9%)

PHY-1001 : Current memory(MB): used = 764, reserve = 748, peak = 764.
PHY-1001 : End phase 2; 23.930703s wall, 10.390625s user + 0.140625s system = 10.531250s CPU (44.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86887e+06, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.517192s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86822e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.172568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86775e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.108914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86777e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.073710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 104 feed throughs used by 73 nets
PHY-1001 : End commit to database; 1.079554s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (36.2%)

PHY-1001 : Current memory(MB): used = 821, reserve = 807, peak = 821.
PHY-1001 : End phase 3; 2.094231s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (32.1%)

PHY-1003 : Routed, final wirelength = 1.86777e+06
PHY-1001 : Current memory(MB): used = 823, reserve = 809, peak = 823.
PHY-1001 : End export database. 0.028465s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.8%)

PHY-1001 : End detail routing;  29.714607s wall, 12.171875s user + 0.156250s system = 12.328125s CPU (41.5%)

RUN-1003 : finish command "route" in  31.752038s wall, 12.906250s user + 0.171875s system = 13.078125s CPU (41.2%)

RUN-1004 : used memory is 742 MB, reserved memory is 728 MB, peak memory is 823 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6581   out of  19600   33.58%
#reg                     1898   out of  19600    9.68%
#le                      6624
  #lut only              4726   out of   6624   71.35%
  #reg only                43   out of   6624    0.65%
  #lut&reg               1855   out of   6624   28.00%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1462
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           71
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6624   |6479    |102     |1954    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6574   |6444    |93      |1866    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |22     |22      |0       |17      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |57     |56      |0       |31      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |108    |104     |0       |41      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |45     |27      |9       |29      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5538   |5450    |65      |1395    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5538   |5450    |65      |1395    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |214    |214     |0       |140     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |202    |202     |0       |128     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |247    |235     |12      |139     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |210    |198     |12      |109     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |33     |33      |0       |29      |0       |0       |
|      u_apb_slave_mux             |cmsdk_apb_slave_mux     |2      |2       |0       |1       |0       |0       |
|    dtcm_u0                       |dtcm                    |53     |53      |0       |11      |32      |0       |
|    itcm_u0                       |itcm                    |74     |74      |0       |13      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |206    |199     |7       |46      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |206    |199     |7       |46      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |28     |21      |7       |3       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |6      |6       |0       |3       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |168    |168     |0       |37      |0       |0       |
|        u_cm0_mtx_o_0             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_o_1             |cm0_mtx_o               |2      |2       |0       |0       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |0       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3546  
    #2          2       1892  
    #3          3       519   
    #4          4       508   
    #5        5-10      745   
    #6        11-50     425   
    #7       51-100      27   
    #8       101-500     1    
    #9        >500       1    
  Average     3.62            

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.228734s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (57.2%)

RUN-1004 : used memory is 743 MB, reserved memory is 728 MB, peak memory is 823 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3545
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7732, pip num: 106240
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 104
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3159 valid insts, and 279192 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  8.103834s wall, 64.109375s user + 0.390625s system = 64.500000s CPU (795.9%)

RUN-1004 : used memory is 754 MB, reserved memory is 749 MB, peak memory is 913 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_135957.log"
