
---------- Begin Simulation Statistics ----------
final_tick                               174503186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709664                       # Number of bytes of host memory used
host_op_rate                                   256449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   390.72                       # Real time elapsed on the host
host_tick_rate                              446620571                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174503                       # Number of seconds simulated
sim_ticks                                174503186000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568395                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104152                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389916                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.745032                       # CPI: cycles per instruction
system.cpu.discardedOps                        197116                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485657                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        40997417                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.573055                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174503186                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133505769                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       309224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        627075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1773                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           73                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1056756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2114544                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42460                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             128382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       227438                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            189571                       # Transaction distribution
system.membus.trans_dist::ReadExResp           189571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        128382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       945028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 945028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34905024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34905024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            317953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  317953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              317953                       # Request fanout histogram
system.membus.respLayer1.occupancy         1732857500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1536827000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            673537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          231896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       672765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3170542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3172334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128083328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128148608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          347112                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14556032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1404902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031538                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1360667     96.85%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  44162      3.14%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     73      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1404902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4003608000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3171059994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               739733                       # number of demand (read+write) hits
system.l2.demand_hits::total                   739832                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  99                       # number of overall hits
system.l2.overall_hits::.cpu.data              739733                       # number of overall hits
system.l2.overall_hits::total                  739832                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             317285                       # number of demand (read+write) misses
system.l2.demand_misses::total                 317958                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            317285                       # number of overall misses
system.l2.overall_misses::total                317958                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33936911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34003299000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33936911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34003299000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1057018                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1057790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1057018                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1057790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.300170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.300170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98644.873700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106960.338497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106942.737720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98644.873700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106960.338497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106942.737720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              227438                       # number of writebacks
system.l2.writebacks::total                    227438                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        317280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       317280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           317953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  27590822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27643750000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  27590822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27643750000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.300165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.300165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78644.873700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86960.482854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86942.881495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78644.873700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86960.482854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86942.881495                       # average overall mshr miss latency
system.l2.replacements                         347112                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       944284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           944284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       944284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       944284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4470                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4470                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            194682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                194682                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          189571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              189571                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20605802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20605802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.493349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108697.015894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108697.015894                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       189571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16814382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16814382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.493349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88697.015894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88697.015894                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98644.873700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98644.873700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78644.873700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78644.873700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        545051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            545051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       127714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13331109000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13331109000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       672765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104382.518753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104382.518753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       127709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10776440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10776440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84382.776468                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84382.776468                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.864815                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    355304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.933781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     225.213812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.719132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7852.931872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.958610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987532                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          981                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2468075                       # Number of tag accesses
system.l2.tags.data_accesses                  2468075                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20305920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20348992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14556032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14556032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          317280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       227438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             227438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            246826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         116364179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116611006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       246826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           246826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83414133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83414133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83414133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           246826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        116364179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200025139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    226997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    313402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.070323244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              885890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             214129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      317953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     227438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    317953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   227438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   441                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16505                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5419672000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1570375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11308578250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17255.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36005.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   149361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  111076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                317953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               227438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  258852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       280612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.397488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.144813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.050670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       217852     77.63%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36587     13.04%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6304      2.25%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2016      0.72%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9450      3.37%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          807      0.29%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          534      0.19%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          657      0.23%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6405      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       280612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.717490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.053275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.284500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         13202     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           36      0.27%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.140613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.105508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.099058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6078     45.90%     45.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              258      1.95%     47.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5952     44.95%     92.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              879      6.64%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.53%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13242                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20100800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  248192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14526464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20348992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14556032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174503052000                       # Total gap between requests
system.mem_ctrls.avgGap                     319959.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20057728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14526464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 246826.439031319460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114941901.404596701264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83244692.162812426686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       317280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       227438                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18379500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11290198750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4310593716750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27309.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35584.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18952829.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            961700880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            511148550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1090449360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          574857720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13774697040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44124080190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29852103360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90889037100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.844571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77152736000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5826860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  91523590000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1041883080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            553773990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1152046140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          609957000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13774697040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45396099030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28780929600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91309385880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.253403                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  74364283750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5826860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94312042250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10199062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10199062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10199062                       # number of overall hits
system.cpu.icache.overall_hits::total        10199062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72367000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72367000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72367000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72367000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93739.637306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93739.637306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93739.637306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93739.637306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70823000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70823000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91739.637306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91739.637306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91739.637306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91739.637306                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10199062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10199062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72367000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72367000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93739.637306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93739.637306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91739.637306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91739.637306                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.061318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13212.220207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.061318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.415099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.415099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200606                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51064592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51064592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51065004                       # number of overall hits
system.cpu.dcache.overall_hits::total        51065004                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1106870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1106870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1114876                       # number of overall misses
system.cpu.dcache.overall_misses::total       1114876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56195810997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56195810997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56195810997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56195810997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52171462                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52171462                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52179880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52179880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021366                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021366                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50770.019060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50770.019060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50405.436118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50405.436118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96923                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.448195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       944284                       # number of writebacks
system.cpu.dcache.writebacks::total            944284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57857                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57857                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1049013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1049013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1057013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1057013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52353094998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52353094998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53184444990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53184444990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020107                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020107                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020257                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49907.003057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49907.003057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50315.790809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50315.790809                       # average overall mshr miss latency
system.cpu.dcache.replacements                1056506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40525084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40525084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       668199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        668199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27769055999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27769055999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41193283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41193283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41558.062791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41558.062791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       664898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       664898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  26290970999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26290970999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39541.359726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39541.359726                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10539508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10539508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       438671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       438671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28426754998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28426754998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64801.992833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64801.992833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54556                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54556                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26062123999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26062123999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67849.794981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67849.794981                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951057                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951057                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831349992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831349992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950344                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950344                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103918.749000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103918.749000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.612497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52122093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1057018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.310507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.612497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53236974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53236974                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174503186000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
