VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2024-06-08T19:53:44
Compiler: GNU 9.4.0 on Linux-5.15.0-107-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/ljw/VTR/vtr-verilog-to-routing/vpr/vpr /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/clma.blif --route_chan_width 100 --analysis --disp on


Architecture file: /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: clma

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 16.5 MiB, delta_rss +2.1 MiB)

Timing analysis: ON
Circuit netlist file: clma.net
Circuit placement file: clma.place
Circuit routing file: clma.route
Circuit SDC file: clma.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 24.6 MiB, delta_rss +8.0 MiB)
Circuit file: /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/clma.blif
# Load circuit
Found constant-zero generator 'n_n13961'
# Load circuit took 0.05 seconds (max_rss 39.9 MiB, delta_rss +15.3 MiB)
# Clean circuit
Absorbed 16 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 321
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 321
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8542
    .input :      62
    .latch :      33
    .output:      82
    0-LUT  :       1
    6-LUT  :    8364
  Nets  : 8460
    Avg Fanout:     3.6
    Max Fanout:  1169.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 38970
  Timing Graph Edges: 60938
  Timing Graph Levels: 36
# Build Timing Graph took 0.04 seconds (max_rss 46.7 MiB, delta_rss +6.7 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 33 pins (0.1%), 33 blocks (0.4%)
# Load Timing Constraints

SDC file 'clma.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 46.7 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'clma.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.762281 seconds).
Warning 2: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.79 seconds (max_rss 142.3 MiB, delta_rss +95.6 MiB)
Warning 3: Netlist contains 1 global net to non-global architecture pin connections
Warning 4: Logic block #440 (n_n13961) has only 1 output pin 'n_n13961.O[0]'. It may be a constant generator.

Pb types usage...
  io              : 144
   inpad          : 62
   outpad         : 82
  clb             : 441
   fle            : 4195
    lut5inter     : 4195
     ble5         : 8367
      flut5       : 8367
       lut5       : 8365
        lut       : 8365
       ff         : 33

# Create Device
## Build Device Grid
FPGA sized to 27 x 27: 729 grid tiles (auto)

Resource usage...
	Netlist
		144	blocks of type: io
	Architecture
		800	blocks of type: io
	Netlist
		441	blocks of type: clb
	Architecture
		475	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		18	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		12	blocks of type: memory

Device Utilization: 0.63 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.18 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.93 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 142.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:42549
OPIN->CHANX/CHANY edge count before creating direct connections: 123640
OPIN->CHANX/CHANY edge count after creating direct connections: 124096
CHAN->CHAN type edge count:673768
## Build routing resource graph took 0.43 seconds (max_rss 142.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 98698
  RR Graph Edges: 840413
# Create Device took 0.45 seconds (max_rss 142.3 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading clma.place.

Successfully read clma.place.

# Load Placement took 0.01 seconds (max_rss 142.3 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.38 seconds (max_rss 142.3 MiB, delta_rss +0.0 MiB)
Circuit is unroutable with a channel width factor of 100.
For a detailed report on the RR node overuse information (report_overused_nodes.rpt), specify --generate_rr_node_overuse_report on.

*****************************************************************************************
Warning 5: The following analysis results are for an illegal circuit implementation
*****************************************************************************************
Warning 6: Sychronization between packing and routing results is not applied due to illegal circuit implementation


Average number of bends per net: 4.78291  Maximum # of bends: 390

Number of global nets: 2
Number of routed nets (nonglobal): 4436
Wire length results (in units of 1 clb segments)...
	Total wirelength: 117071, average net length: 26.3911
	Maximum net length: 1611

Wire length results in terms of physical segments...
	Total wiring segments used: 31378, average wire segments per net: 7.07349
	Maximum segments used by a net: 462
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  94 (  7.0%) |*****
[      0.9:        1) 828 ( 61.2%) |***********************************************
[      0.8:      0.9) 164 ( 12.1%) |*********
[      0.7:      0.8) 174 ( 12.9%) |**********
[      0.5:      0.6)  38 (  2.8%) |**
[      0.4:      0.5)   2 (  0.1%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1)  52 (  3.8%) |***
Maximum routing channel utilization:       1.1 at (16,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     106  86.074      100
                         1     101  80.963      100
                         2     101  82.852      100
                         3      99  85.074      100
                         4     100  83.185      100
                         5     101  84.296      100
                         6     103  85.444      100
                         7     103  84.926      100
                         8     101  85.444      100
                         9     102  85.111      100
                        10     101  87.111      100
                        11     105  84.889      100
                        12      99  84.333      100
                        13      99  82.889      100
                        14     103  85.556      100
                        15     105  85.778      100
                        16     102  85.667      100
                        17     101  85.185      100
                        18     100  86.333      100
                        19     100  84.556      100
                        20     100  83.333      100
                        21      99  83.630      100
                        22      99  82.444      100
                        23      99  80.444      100
                        24      97  79.593      100
                        25      99  83.667      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0     100  81.741      100
                         1      93  76.519      100
                         2      97  77.111      100
                         3     100  81.593      100
                         4     102  85.370      100
                         5      97  81.667      100
                         6      97  79.185      100
                         7     100  86.185      100
                         8      99  84.963      100
                         9      98  82.704      100
                        10      98  82.370      100
                        11     105  86.444      100
                        12     105  87.519      100
                        13      99  83.667      100
                        14     100  81.815      100
                        15     100  86.444      100
                        16      98  84.222      100
                        17      97  80.556      100
                        18      98  80.963      100
                        19     100  85.407      100
                        20      98  84.556      100
                        21      98  82.074      100
                        22      97  80.741      100
                        23     102  83.296      100
                        24      94  79.000      100
                        25      98  81.074      100

Total tracks in x-direction: 2600, in y-direction: 2600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.93038e+07
	Total used logic block area: 2.37673e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 4.90255e+06, per logic tile: 6725.04

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  18200
                                                      Y      4  18200

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.869

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.855

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0        1.72

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  7.2e-10) 16 ( 15.8%) |***************
[  7.2e-10:  1.1e-09) 50 ( 49.5%) |************************************************
[  1.1e-09:  1.6e-09) 15 ( 14.9%) |**************
[  1.6e-09:    2e-09) 12 ( 11.9%) |************
[    2e-09:  2.4e-09)  3 (  3.0%) |***
[  2.4e-09:  2.9e-09)  1 (  1.0%) |*
[  2.9e-09:  3.3e-09)  2 (  2.0%) |**
[  3.3e-09:  3.7e-09)  0 (  0.0%) |
[  3.7e-09:  4.1e-09)  1 (  1.0%) |*
[  4.1e-09:  4.6e-09)  1 (  1.0%) |*

Final critical path delay (least slack): 14.2518 ns, Fmax: 70.1666 MHz
Final setup Worst Negative Slack (sWNS): -14.2518 ns
Final setup Total Negative Slack (sTNS): -545.702 ns

Final setup slack histogram:
[ -1.4e-08: -1.3e-08)  4 (  4.0%) |******
[ -1.3e-08: -1.2e-08)  1 (  1.0%) |*
[ -1.2e-08: -1.1e-08)  2 (  2.0%) |***
[ -1.1e-08: -9.3e-09)  1 (  1.0%) |*
[ -9.3e-09: -8.1e-09)  3 (  3.0%) |****
[ -8.1e-09: -6.9e-09)  7 (  6.9%) |**********
[ -6.9e-09: -5.7e-09) 11 ( 10.9%) |****************
[ -5.7e-09: -4.4e-09) 33 ( 32.7%) |************************************************
[ -4.4e-09: -3.2e-09) 32 ( 31.7%) |***********************************************
[ -3.2e-09:   -2e-09)  7 (  6.9%) |**********

Final geomean non-virtual intra-domain period: 14.2518 ns (70.1666 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 14.2518 ns (70.1666 MHz)

Incr Slack updates 1 in 0.000603884 sec
Full Max Req/Worst Slack updates 1 in 5.504e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00149876 sec
VPR failed to implement circuit
The entire flow of VPR took 21.01 seconds (max_rss 151.3 MiB)
Incr Slack updates 1 in 0.000723802 sec
Full Max Req/Worst Slack updates 1 in 5.051e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00138237 sec
