<!doctype html>
<html>
<head>
<title>PTR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; PTR0 (DDR_PHY) Register</p><h1>PTR0 (DDR_PHY) Register</h1>
<h2>PTR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PTR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000040</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080040 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x42C21590</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PHY Timing Register 0</td></tr>
</table>
<p></p>
<h2>PTR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>tPLLPD</td><td class="center">31:21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x216</td><td>PLL Power-Down Time: Number of ctl_clk cycles that the PLL must<br/>remain in power-down mode, i.e. number of clock cycles from when PLL<br/>power-down pin is asserted to when PLL power-down pin is de-asserted.<br/>This must correspond to a value that is equal to or more than 1us. Default<br/>value corresponds to 1us.</td></tr>
<tr valign=top><td>tPLLGS</td><td class="center">20:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x856</td><td>PLL Gear Shift Time: Number of ctl_clk cycles from when the PLL reset<br/>pin is de-asserted to when the PLL gear shift pin is de-asserted. This<br/>must correspond to a value that is equal to or more than 4us. Default<br/>value corresponds to 4us.</td></tr>
<tr valign=top><td>tPHYRST</td><td class="center"> 5:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x10</td><td>PHY Reset Time: Number of ctl_clk cycles that the PHY reset must<br/>remain asserted after PHY calibration is done before the reset to the<br/>PHY is de-asserted. This is used to extend the reset to the PHY so that<br/>the reset is asserted for some clock cycles after the clocks are stable.<br/>Valid values are 5'd1-5'd63.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>