# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# _4to2encoder.v  transcript        
vlog _4to2encoder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:43:28 on Aug 27,2025
# vlog -reportprogress 300 _4to2encoder.v "+acc" 
# -- Compiling module encoder4to2
# -- Compiling module encoder4to2_tb
# 
# Top level modules:
# 	encoder4to2_tb
# End time: 18:43:28 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim encoder4to2_tb
# vsim encoder4to2_tb 
# Start time: 18:43:38 on Aug 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.encoder4to2_tb(fast)
# Loading work.encoder4to2(fast)
add wave *
run -all
# i1=1 i2=x i3=x i4=x y1=x y2=x Time=0 
# i1=1 i2=1 i3=x i4=x y1=x y2=1 Time=10 
# i1=1 i2=1 i3=1 i4=x y1=1 y2=1 Time=20 
# i1=1 i2=1 i3=1 i4=1 y1=1 y2=1 Time=30 
vlog _4to2encoder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:46:29 on Aug 27,2025
# vlog -reportprogress 300 _4to2encoder.v "+acc" 
# -- Compiling module encoder4to2
# -- Compiling module encoder4to2_tb
# 
# Top level modules:
# 	encoder4to2_tb
# End time: 18:46:29 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim encoder4to2_tb
# End time: 18:46:32 on Aug 27,2025, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
# vsim encoder4to2_tb 
# Start time: 18:46:32 on Aug 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.encoder4to2_tb(fast)
# Loading work.encoder4to2(fast)
add wave *
run -all
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=0 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=10 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=20 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=30 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=40 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=50 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=60 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=70 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=80 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=90 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=100 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=110 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=120 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=130 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=140 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=150 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=160 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=170 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=180 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=190 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=200 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=210 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=220 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=230 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=240 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=250 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=260 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=270 
vlog _4to2encoder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:53:54 on Aug 27,2025
# vlog -reportprogress 300 _4to2encoder.v "+acc" 
# -- Compiling module encoder4to2
# -- Compiling module encoder4to2_tb
# 
# Top level modules:
# 	encoder4to2_tb
# End time: 18:53:55 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim encoder4to2_tb
# End time: 18:53:58 on Aug 27,2025, Elapsed time: 0:07:26
# Errors: 0, Warnings: 0
# vsim encoder4to2_tb 
# Start time: 18:53:58 on Aug 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.encoder4to2_tb(fast)
# Loading work.encoder4to2(fast)
add wave *
run -all
# i1=0 i2=x i3=x i4=x y1=x y2=x Time=0 
# i1=0 i2=1 i3=x i4=x y1=x y2=1 Time=10 
# i1=0 i2=1 i3=1 i4=x y1=1 y2=1 Time=20 
# i1=0 i2=1 i3=1 i4=1 y1=1 y2=1 Time=30 
# i1=1 i2=1 i3=1 i4=1 y1=1 y2=1 Time=40 
# i1=1 i2=1 i3=1 i4=0 y1=1 y2=1 Time=70 
# i1=1 i2=1 i3=0 i4=0 y1=0 y2=1 Time=100 
# i1=1 i2=1 i3=0 i4=1 y1=1 y2=1 Time=110 
# i1=1 i2=0 i3=0 i4=1 y1=1 y2=1 Time=130 
# i1=1 i2=0 i3=1 i4=1 y1=1 y2=1 Time=140 
# i1=1 i2=0 i3=1 i4=0 y1=1 y2=0 Time=150 
# i1=1 i2=0 i3=1 i4=1 y1=1 y2=1 Time=190 
# i1=0 i2=0 i3=1 i4=1 y1=1 y2=1 Time=200 
# i1=0 i2=1 i3=1 i4=1 y1=1 y2=1 Time=210 
# i1=0 i2=1 i3=0 i4=1 y1=1 y2=1 Time=220 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=230 
# i1=0 i2=1 i3=0 i4=1 y1=1 y2=1 Time=270 
vlog _4to2encoder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:56:25 on Aug 27,2025
# vlog -reportprogress 300 _4to2encoder.v "+acc" 
# -- Compiling module encoder4to2
# -- Compiling module encoder4to2_tb
# 
# Top level modules:
# 	encoder4to2_tb
# End time: 18:56:25 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim encoder4to2_tb
# End time: 18:56:28 on Aug 27,2025, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# vsim encoder4to2_tb 
# Start time: 18:56:28 on Aug 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.encoder4to2_tb(fast)
# Loading work.encoder4to2(fast)
add wave *
run -all
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=0 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=10 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=20 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=30 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=40 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=50 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=60 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=70 
# i1=1 i2=0 i3=0 i4=0 y1=0 y2=0 Time=80 
# i1=0 i2=1 i3=0 i4=0 y1=0 y2=1 Time=90 
# i1=0 i2=0 i3=1 i4=0 y1=1 y2=0 Time=100 
# i1=0 i2=0 i3=0 i4=1 y1=1 y2=1 Time=110 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/Verilog/Gate-Level Modeling/4to2ENCODER/wave.do}
