Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NERP_demo_top>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\clockdiv.v" Line 51: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\clockdiv.v" Line 52: Result of 24-bit expression is truncated to fit in 23-bit target.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 157: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 162: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 187: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 191: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 199: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 201: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 207: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 257: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 267: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v" Line 268: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\NERP_demo_top.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <rst_ff<0:0>> (without init value) have a constant value of 0 in block <NERP_demo_top>.
    WARNING:Xst:2404 -  FFs/Latches <rst<0:0>> (without init value) have a constant value of 0 in block <NERP_demo_top>.
    Summary:
	no macro.
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\clockdiv.v".
    Found 23-bit register for signal <s>.
    Found 1-bit register for signal <game>.
    Found 2-bit register for signal <q>.
    Found 2-bit adder for signal <q[1]_GND_2_o_add_2_OUT> created at line 51.
    Found 23-bit adder for signal <s[22]_GND_2_o_add_3_OUT> created at line 52.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\archfx\Documents\ISE_Projects\fpga-space-invaders\vga640x480.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        numAliens = 5
        winningScore = 50
        topBarPos = 231
        leftBarPos = 344
        rightBarPos = 584
WARNING:Xst:647 - Input <btnS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gameover>.
    Found 10-bit register for signal <hc>.
    Found 10-bit register for signal <vc>.
    Found 8-bit register for signal <alienTranslationCnt>.
    Found 13-bit register for signal <translation>.
    Found 55-bit register for signal <n1333[54:0][54:0]>.
    Found 1-bit register for signal <alienRight>.
    Found 55-bit register for signal <n1334[54:0][54:0]>.
    Found 32-bit register for signal <playerPosX>.
    Found 32-bit register for signal <playerPosY>.
    Found 4-bit register for signal <deadAliens>.
    Found 4-bit register for signal <alienSpeed>.
    Found 32-bit register for signal <score>.
    Found 1-bit register for signal <spawnBullet>.
    Found 1-bit register for signal <bulletPosX<31>>.
    Found 1-bit register for signal <bulletPosX<30>>.
    Found 1-bit register for signal <bulletPosX<29>>.
    Found 1-bit register for signal <bulletPosX<28>>.
    Found 1-bit register for signal <bulletPosX<27>>.
    Found 1-bit register for signal <bulletPosX<26>>.
    Found 1-bit register for signal <bulletPosX<25>>.
    Found 1-bit register for signal <bulletPosX<24>>.
    Found 1-bit register for signal <bulletPosX<23>>.
    Found 1-bit register for signal <bulletPosX<22>>.
    Found 1-bit register for signal <bulletPosX<21>>.
    Found 1-bit register for signal <bulletPosX<20>>.
    Found 1-bit register for signal <bulletPosX<19>>.
    Found 1-bit register for signal <bulletPosX<18>>.
    Found 1-bit register for signal <bulletPosX<17>>.
    Found 1-bit register for signal <bulletPosX<16>>.
    Found 1-bit register for signal <bulletPosX<15>>.
    Found 1-bit register for signal <bulletPosX<14>>.
    Found 1-bit register for signal <bulletPosX<13>>.
    Found 1-bit register for signal <bulletPosX<12>>.
    Found 1-bit register for signal <bulletPosX<11>>.
    Found 1-bit register for signal <bulletPosX<10>>.
    Found 1-bit register for signal <bulletPosX<9>>.
    Found 1-bit register for signal <bulletPosX<8>>.
    Found 1-bit register for signal <bulletPosX<7>>.
    Found 1-bit register for signal <bulletPosX<6>>.
    Found 1-bit register for signal <bulletPosX<5>>.
    Found 1-bit register for signal <bulletPosX<4>>.
    Found 1-bit register for signal <bulletPosX<3>>.
    Found 1-bit register for signal <bulletPosX<2>>.
    Found 1-bit register for signal <bulletPosX<1>>.
    Found 1-bit register for signal <bulletPosX<0>>.
    Found 1-bit register for signal <bulletPosY<31>>.
    Found 1-bit register for signal <bulletPosY<30>>.
    Found 1-bit register for signal <bulletPosY<29>>.
    Found 1-bit register for signal <bulletPosY<28>>.
    Found 1-bit register for signal <bulletPosY<27>>.
    Found 1-bit register for signal <bulletPosY<26>>.
    Found 1-bit register for signal <bulletPosY<25>>.
    Found 1-bit register for signal <bulletPosY<24>>.
    Found 1-bit register for signal <bulletPosY<23>>.
    Found 1-bit register for signal <bulletPosY<22>>.
    Found 1-bit register for signal <bulletPosY<21>>.
    Found 1-bit register for signal <bulletPosY<20>>.
    Found 1-bit register for signal <bulletPosY<19>>.
    Found 1-bit register for signal <bulletPosY<18>>.
    Found 1-bit register for signal <bulletPosY<17>>.
    Found 1-bit register for signal <bulletPosY<16>>.
    Found 1-bit register for signal <bulletPosY<15>>.
    Found 1-bit register for signal <bulletPosY<14>>.
    Found 1-bit register for signal <bulletPosY<13>>.
    Found 1-bit register for signal <bulletPosY<12>>.
    Found 1-bit register for signal <bulletPosY<11>>.
    Found 1-bit register for signal <bulletPosY<10>>.
    Found 1-bit register for signal <bulletPosY<9>>.
    Found 1-bit register for signal <bulletPosY<8>>.
    Found 1-bit register for signal <bulletPosY<7>>.
    Found 1-bit register for signal <bulletPosY<6>>.
    Found 1-bit register for signal <bulletPosY<5>>.
    Found 1-bit register for signal <bulletPosY<4>>.
    Found 1-bit register for signal <bulletPosY<3>>.
    Found 1-bit register for signal <bulletPosY<2>>.
    Found 1-bit register for signal <bulletPosY<1>>.
    Found 1-bit register for signal <bulletPosY<0>>.
    Found 32-bit subtractor for signal <playerPosY[31]_GND_3_o_sub_5_OUT> created at line 136.
    Found 32-bit subtractor for signal <playerPosY[31]_GND_3_o_sub_36_OUT> created at line 183.
    Found 32-bit subtractor for signal <playerPosX[31]_GND_3_o_sub_72_OUT> created at line 213.
    Found 32-bit subtractor for signal <playerPosY[31]_GND_3_o_sub_78_OUT> created at line 219.
    Found 32-bit subtractor for signal <bulletPosY[31]_GND_3_o_sub_88_OUT> created at line 245.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_90_OUT> created at line 250.
    Found 32-bit subtractor for signal <bulletPosY[31]_GND_3_o_sub_94_OUT> created at line 251.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_103_OUT> created at line 250.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_116_OUT> created at line 250.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_129_OUT> created at line 250.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_142_OUT> created at line 250.
    Found 32-bit subtractor for signal <bulletPosY[31]_GND_3_o_sub_186_OUT> created at line 302.
    Found 32-bit subtractor for signal <GND_3_o_score[31]_sub_538_OUT> created at line 339.
    Found 32-bit subtractor for signal <GND_3_o_score[31]_sub_546_OUT> created at line 341.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_640_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_642_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_644_OUT> created at line 418.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_660_OUT> created at line 420.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_690_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_692_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_694_OUT> created at line 418.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_710_OUT> created at line 420.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_740_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_742_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_744_OUT> created at line 418.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_760_OUT> created at line 420.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_790_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_792_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_794_OUT> created at line 418.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_810_OUT> created at line 420.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_840_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_842_OUT> created at line 417.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_844_OUT> created at line 418.
    Found 12-bit subtractor for signal <GND_3_o_GND_3_o_sub_860_OUT> created at line 420.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_22_OUT> created at line 157.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_24_OUT> created at line 162.
    Found 8-bit adder for signal <alienTranslationCnt[7]_GND_3_o_add_36_OUT> created at line 187.
    Found 13-bit adder for signal <translation[12]_GND_3_o_add_39_OUT> created at line 191.
    Found 11-bit adder for signal <alienPosYArray[0][10]_GND_3_o_add_44_OUT[10:0]> created at line 207.
    Found 11-bit adder for signal <alienPosYArray[1][10]_GND_3_o_add_49_OUT[10:0]> created at line 207.
    Found 11-bit adder for signal <alienPosYArray[2][10]_GND_3_o_add_54_OUT[10:0]> created at line 207.
    Found 11-bit adder for signal <alienPosYArray[3][10]_GND_3_o_add_59_OUT[10:0]> created at line 207.
    Found 11-bit adder for signal <alienPosYArray[4][10]_GND_3_o_add_64_OUT[10:0]> created at line 207.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_74_OUT> created at line 215.
    Found 12-bit adder for signal <n1935[11:0]> created at line 250.
    Found 32-bit adder for signal <score[31]_GND_3_o_add_96_OUT> created at line 256.
    Found 4-bit adder for signal <deadAliens[3]_GND_3_o_add_97_OUT> created at line 257.
    Found 12-bit adder for signal <n1941[11:0]> created at line 250.
    Found 12-bit adder for signal <n1943[11:0]> created at line 250.
    Found 12-bit adder for signal <n1945[11:0]> created at line 250.
    Found 12-bit adder for signal <n1947[11:0]> created at line 250.
    Found 32-bit adder for signal <bulletPosX[31]_GND_3_o_add_183_OUT> created at line 301.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_188_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_190_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_194_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_198_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_202_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_206_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_210_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_214_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_216_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_244_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_272_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_300_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_320_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_322_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_326_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_340_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_346_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_350_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_372_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_382_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosY[31]_GND_3_o_add_386_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_412_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_444_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_476_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_500_OUT> created at line 323.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_512_OUT> created at line 323.
    Found 9-bit adder for signal <n2003[8:0]> created at line 340.
    Found 12-bit adder for signal <_n2453> created at line 416.
    Found 12-bit adder for signal <_n2456> created at line 416.
    Found 12-bit adder for signal <_n2444> created at line 418.
    Found 12-bit adder for signal <_n2447> created at line 418.
    Found 12-bit adder for signal <_n2450> created at line 419.
    Found 12-bit adder for signal <_n2462> created at line 421.
    Found 12-bit adder for signal <_n2465> created at line 421.
    Found 12-bit adder for signal <_n2459> created at line 421.
    Found 12-bit adder for signal <_n2474> created at line 416.
    Found 12-bit adder for signal <_n2477> created at line 416.
    Found 12-bit adder for signal <_n2468> created at line 418.
    Found 12-bit adder for signal <_n2471> created at line 418.
    Found 12-bit adder for signal <_n2286> created at line 419.
    Found 12-bit adder for signal <_n2483> created at line 421.
    Found 12-bit adder for signal <_n2486> created at line 421.
    Found 12-bit adder for signal <_n2480> created at line 421.
    Found 12-bit adder for signal <_n2495> created at line 416.
    Found 12-bit adder for signal <_n2498> created at line 416.
    Found 12-bit adder for signal <_n2489> created at line 418.
    Found 12-bit adder for signal <_n2492> created at line 418.
    Found 12-bit adder for signal <_n2283> created at line 419.
    Found 12-bit adder for signal <_n2504> created at line 421.
    Found 12-bit adder for signal <_n2507> created at line 421.
    Found 12-bit adder for signal <_n2501> created at line 421.
    Found 12-bit adder for signal <_n2516> created at line 416.
    Found 12-bit adder for signal <_n2519> created at line 416.
    Found 12-bit adder for signal <_n2510> created at line 418.
    Found 12-bit adder for signal <_n2513> created at line 418.
    Found 12-bit adder for signal <_n2293> created at line 419.
    Found 12-bit adder for signal <_n2525> created at line 421.
    Found 12-bit adder for signal <_n2528> created at line 421.
    Found 12-bit adder for signal <_n2522> created at line 421.
    Found 12-bit adder for signal <_n2540> created at line 416.
    Found 12-bit adder for signal <_n2543> created at line 416.
    Found 12-bit adder for signal <_n2531> created at line 418.
    Found 12-bit adder for signal <_n2534> created at line 418.
    Found 12-bit adder for signal <_n2537> created at line 419.
    Found 12-bit adder for signal <_n2549> created at line 421.
    Found 12-bit adder for signal <_n2552> created at line 421.
    Found 12-bit adder for signal <_n2546> created at line 421.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_44_OUT<10:0>[10:0]> created at line 201.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_49_OUT<10:0>[10:0]> created at line 201.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_54_OUT<10:0>[10:0]> created at line 201.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_59_OUT<10:0>[10:0]> created at line 201.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_64_OUT<10:0>[10:0]> created at line 201.
    Found 4-bit comparator greater for signal <deadAliens[3]_GND_3_o_LessThan_2_o> created at line 129
    Found 32-bit comparator lessequal for signal <n0002> created at line 130
    Found 32-bit comparator lessequal for signal <bulletPosY[31]_GND_3_o_LessThan_4_o> created at line 132
    Found 32-bit comparator greater for signal <playerPosY[31]_GND_3_o_LessThan_6_o> created at line 136
    Found 11-bit comparator greater for signal <alienPosYArray[0][10]_GND_3_o_LessThan_7_o> created at line 136
    Found 32-bit comparator greater for signal <playerPosY[31]_GND_3_o_LessThan_9_o> created at line 137
    Found 11-bit comparator greater for signal <alienPosYArray[1][10]_GND_3_o_LessThan_10_o> created at line 137
    Found 32-bit comparator greater for signal <playerPosY[31]_GND_3_o_LessThan_12_o> created at line 138
    Found 11-bit comparator greater for signal <alienPosYArray[2][10]_GND_3_o_LessThan_13_o> created at line 138
    Found 32-bit comparator greater for signal <playerPosY[31]_GND_3_o_LessThan_15_o> created at line 139
    Found 11-bit comparator greater for signal <alienPosYArray[3][10]_GND_3_o_LessThan_16_o> created at line 139
    Found 32-bit comparator greater for signal <playerPosY[31]_GND_3_o_LessThan_18_o> created at line 140
    Found 11-bit comparator greater for signal <alienPosYArray[4][10]_GND_3_o_LessThan_19_o> created at line 140
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_22_o> created at line 156
    Found 10-bit comparator lessequal for signal <vc[9]_PWR_3_o_LessThan_24_o> created at line 161
    Found 8-bit comparator equal for signal <alienTranslationCnt[7]_GND_3_o_equal_38_o> created at line 188
    Found 13-bit comparator lessequal for signal <translation[12]_GND_3_o_LessThan_39_o> created at line 190
    Found 13-bit comparator greater for signal <translation[12]_GND_3_o_LessThan_42_o> created at line 195
    Found 32-bit comparator greater for signal <GND_3_o_playerPosY[31]_LessThan_80_o> created at line 222
    Found 32-bit comparator lessequal for signal <n0267> created at line 244
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_91_o> created at line 250
    Found 32-bit comparator lessequal for signal <n0274> created at line 250
    Found 32-bit comparator lessequal for signal <n0278> created at line 251
    Found 32-bit comparator lessequal for signal <n0281> created at line 251
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_104_o> created at line 250
    Found 32-bit comparator lessequal for signal <n0304> created at line 250
    Found 32-bit comparator lessequal for signal <n0307> created at line 251
    Found 32-bit comparator lessequal for signal <n0310> created at line 251
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_117_o> created at line 250
    Found 32-bit comparator lessequal for signal <n0331> created at line 250
    Found 32-bit comparator lessequal for signal <n0334> created at line 251
    Found 32-bit comparator lessequal for signal <n0337> created at line 251
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_130_o> created at line 250
    Found 32-bit comparator lessequal for signal <n0358> created at line 250
    Found 32-bit comparator lessequal for signal <n0361> created at line 251
    Found 32-bit comparator lessequal for signal <n0364> created at line 251
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_143_o> created at line 250
    Found 32-bit comparator lessequal for signal <n0385> created at line 250
    Found 32-bit comparator lessequal for signal <n0388> created at line 251
    Found 32-bit comparator lessequal for signal <n0391> created at line 251
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_175_o> created at line 267
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_177_o> created at line 268
    Found 10-bit comparator lessequal for signal <n0434> created at line 285
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_180_o> created at line 285
    Found 10-bit comparator lessequal for signal <n0438> created at line 294
    Found 10-bit comparator lessequal for signal <n0440> created at line 294
    Found 32-bit comparator lessequal for signal <n0443> created at line 301
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_185_o> created at line 301
    Found 32-bit comparator lessequal for signal <n0449> created at line 302
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosY[31]_LessThan_188_o> created at line 302
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_190_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_192_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_196_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_200_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_204_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_208_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_212_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_216_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_218_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_246_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_274_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_302_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_322_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_324_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_328_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_342_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_348_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_352_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_374_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_384_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosY[31]_equal_388_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_414_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_446_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_478_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_502_o> created at line 323
    Found 32-bit comparator equal for signal <GND_3_o_playerPosX[31]_equal_514_o> created at line 323
    Found 10-bit comparator lessequal for signal <n0682> created at line 338
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_535_o> created at line 338
    Found 10-bit comparator lessequal for signal <n0686> created at line 339
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_539_o> created at line 339
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_543_o> created at line 340
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_547_o> created at line 341
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_557_o> created at line 352
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_558_o> created at line 352
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_570_o> created at line 363
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_571_o> created at line 363
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_576_o> created at line 366
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_577_o> created at line 366
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_587_o> created at line 376
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_588_o> created at line 376
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_598_o> created at line 386
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_599_o> created at line 386
    Found 10-bit comparator lessequal for signal <n0773> created at line 387
    Found 10-bit comparator lessequal for signal <n0775> created at line 387
    Found 10-bit comparator lessequal for signal <n0779> created at line 388
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_603_o> created at line 388
    Found 10-bit comparator lessequal for signal <n0783> created at line 389
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_607_o> created at line 390
    Found 10-bit comparator lessequal for signal <n0792> created at line 391
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_627_o> created at line 405
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_628_o> created at line 405
    Found 12-bit comparator greater for signal <BUS_0202_GND_3_o_LessThan_637_o> created at line 416
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0203_LessThan_639_o> created at line 416
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_641_o> created at line 417
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_643_o> created at line 417
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_645_o> created at line 418
    Found 11-bit comparator equal for signal <GND_3_o_alienPosXArray[0][10]_equal_650_o> created at line 419
    Found 11-bit comparator greater for signal <GND_3_o_alienPosYArray[0][10]_LessThan_653_o> created at line 419
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_655_o> created at line 419
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_661_o> created at line 420
    Found 12-bit comparator greater for signal <BUS_0209_GND_3_o_LessThan_665_o> created at line 421
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0210_LessThan_667_o> created at line 421
    Found 11-bit comparator equal for signal <GND_3_o_alienPosYArray[0][10]_equal_670_o> created at line 421
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_676_o> created at line 422
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_682_o> created at line 423
    Found 12-bit comparator greater for signal <BUS_0216_GND_3_o_LessThan_687_o> created at line 416
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0217_LessThan_689_o> created at line 416
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_691_o> created at line 417
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_693_o> created at line 417
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_695_o> created at line 418
    Found 11-bit comparator equal for signal <GND_3_o_alienPosXArray[1][10]_equal_700_o> created at line 419
    Found 11-bit comparator greater for signal <GND_3_o_alienPosYArray[1][10]_LessThan_703_o> created at line 419
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_705_o> created at line 419
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_711_o> created at line 420
    Found 12-bit comparator greater for signal <BUS_0223_GND_3_o_LessThan_715_o> created at line 421
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0224_LessThan_717_o> created at line 421
    Found 11-bit comparator equal for signal <GND_3_o_alienPosYArray[1][10]_equal_720_o> created at line 421
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_726_o> created at line 422
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_732_o> created at line 423
    Found 12-bit comparator greater for signal <BUS_0230_GND_3_o_LessThan_737_o> created at line 416
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0231_LessThan_739_o> created at line 416
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_741_o> created at line 417
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_743_o> created at line 417
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_745_o> created at line 418
    Found 11-bit comparator equal for signal <GND_3_o_alienPosXArray[2][10]_equal_750_o> created at line 419
    Found 11-bit comparator greater for signal <GND_3_o_alienPosYArray[2][10]_LessThan_753_o> created at line 419
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_755_o> created at line 419
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_761_o> created at line 420
    Found 12-bit comparator greater for signal <BUS_0237_GND_3_o_LessThan_765_o> created at line 421
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0238_LessThan_767_o> created at line 421
    Found 11-bit comparator equal for signal <GND_3_o_alienPosYArray[2][10]_equal_770_o> created at line 421
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_776_o> created at line 422
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_782_o> created at line 423
    Found 12-bit comparator greater for signal <BUS_0244_GND_3_o_LessThan_787_o> created at line 416
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0245_LessThan_789_o> created at line 416
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_791_o> created at line 417
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_793_o> created at line 417
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_795_o> created at line 418
    Found 11-bit comparator equal for signal <GND_3_o_alienPosXArray[3][10]_equal_800_o> created at line 419
    Found 11-bit comparator greater for signal <GND_3_o_alienPosYArray[3][10]_LessThan_803_o> created at line 419
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_805_o> created at line 419
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_811_o> created at line 420
    Found 12-bit comparator greater for signal <BUS_0251_GND_3_o_LessThan_815_o> created at line 421
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0252_LessThan_817_o> created at line 421
    Found 11-bit comparator equal for signal <GND_3_o_alienPosYArray[3][10]_equal_820_o> created at line 421
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_826_o> created at line 422
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_832_o> created at line 423
    Found 12-bit comparator greater for signal <BUS_0258_GND_3_o_LessThan_837_o> created at line 416
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0259_LessThan_839_o> created at line 416
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_841_o> created at line 417
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_843_o> created at line 417
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_845_o> created at line 418
    Found 11-bit comparator equal for signal <GND_3_o_alienPosXArray[4][10]_equal_850_o> created at line 419
    Found 11-bit comparator greater for signal <GND_3_o_alienPosYArray[4][10]_LessThan_853_o> created at line 419
    Found 32-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_855_o> created at line 419
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_861_o> created at line 420
    Found 12-bit comparator greater for signal <BUS_0265_GND_3_o_LessThan_865_o> created at line 421
    Found 12-bit comparator greater for signal <GND_3_o_BUS_0266_LessThan_867_o> created at line 421
    Found 11-bit comparator equal for signal <GND_3_o_alienPosYArray[4][10]_equal_870_o> created at line 421
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_876_o> created at line 422
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_882_o> created at line 423
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_752_o> created at line 419
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_702_o> created at line 419
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_802_o> created at line 419
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_647_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_649_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_652_o> created at line 419
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_657_o> created at line 420
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_659_o> created at line 420
    Found 12-bit comparator not equal for signal <n0863> created at line 0
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_672_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_674_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_697_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_699_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_707_o> created at line 420
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_709_o> created at line 420
    Found 12-bit comparator not equal for signal <n0925> created at line 0
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_722_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_724_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_747_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_749_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_757_o> created at line 420
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_759_o> created at line 420
    Found 12-bit comparator not equal for signal <n0987> created at line 0
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_772_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_774_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_797_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_799_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_807_o> created at line 420
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_809_o> created at line 420
    Found 12-bit comparator not equal for signal <n1049> created at line 0
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_822_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_824_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_847_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_849_o> created at line 418
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_852_o> created at line 419
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_857_o> created at line 420
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_859_o> created at line 420
    Found 12-bit comparator not equal for signal <n1111> created at line 0
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_872_o> created at line 422
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_874_o> created at line 422
    Summary:
	inferred 123 Adder/Subtractor(s).
	inferred 322 D-type flip-flop(s).
	inferred 211 Comparator(s).
	inferred 278 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <div_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <GND_4_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <GND_4_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <GND_4_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <GND_4_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <GND_4_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <GND_4_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_63_OUT[31:0]> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_6u> synthesized.

Synthesizing Unit <mod_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <GND_5_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_65_OUT> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_6u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 190
 10-bit adder                                          : 2
 11-bit adder                                          : 5
 11-bit subtractor                                     : 5
 12-bit adder                                          : 45
 12-bit subtractor                                     : 25
 13-bit adder                                          : 1
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 32-bit adder                                          : 81
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 8
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 81
 1-bit register                                        : 68
 10-bit register                                       : 2
 13-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 2
 55-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 277
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 11
 11-bit comparator equal                               : 10
 11-bit comparator greater                             : 10
 12-bit comparator equal                               : 35
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 5
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 46
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 74
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2234
 1-bit 2-to-1 multiplexer                              : 2172
 13-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 29
 32-bit 2-to-1 multiplexer                             : 14
 55-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch alienSpeed_2 hinder the constant cleaning in the block U3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <alienSpeed_3> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <playerPosX>: 1 register on signal <playerPosX>.
The following registers are absorbed into counter <alienTranslationCnt>: 1 register on signal <alienTranslationCnt>.
The following registers are absorbed into accumulator <score>: 1 register on signal <score>.
The following registers are absorbed into counter <deadAliens>: 1 register on signal <deadAliens>.
The following registers are absorbed into counter <playerPosY>: 1 register on signal <playerPosY>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 181
 11-bit adder                                          : 5
 11-bit subtractor                                     : 5
 12-bit adder                                          : 45
 12-bit subtractor                                     : 25
 13-bit adder                                          : 1
 32-bit adder                                          : 91
 32-bit subtractor                                     : 7
 6-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 32-bit down counter                                   : 1
 32-bit updown counter                                 : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 195
 Flip-Flops                                            : 195
# Comparators                                          : 277
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 11
 11-bit comparator equal                               : 10
 11-bit comparator greater                             : 10
 12-bit comparator equal                               : 35
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 5
 13-bit comparator greater                             : 1
 13-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 46
 32-bit comparator greater                             : 30
 32-bit comparator lessequal                           : 74
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2234
 1-bit 2-to-1 multiplexer                              : 2172
 13-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 29
 32-bit 2-to-1 multiplexer                             : 14
 55-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch alienSpeed_2 hinder the constant cleaning in the block vga640x480.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <alienSpeed_3> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <score_0> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    bulletPosY_31 in unit <vga640x480>
    bulletPosX_31 in unit <vga640x480>
    bulletPosY_0 in unit <vga640x480>
    bulletPosY_2 in unit <vga640x480>
    bulletPosY_3 in unit <vga640x480>
    bulletPosY_1 in unit <vga640x480>
    bulletPosY_5 in unit <vga640x480>
    bulletPosY_6 in unit <vga640x480>
    bulletPosY_4 in unit <vga640x480>
    bulletPosY_8 in unit <vga640x480>
    bulletPosY_9 in unit <vga640x480>
    bulletPosY_7 in unit <vga640x480>
    bulletPosY_10 in unit <vga640x480>
    bulletPosY_11 in unit <vga640x480>
    bulletPosY_13 in unit <vga640x480>
    bulletPosY_14 in unit <vga640x480>
    bulletPosY_12 in unit <vga640x480>
    bulletPosY_16 in unit <vga640x480>
    bulletPosY_17 in unit <vga640x480>
    bulletPosY_15 in unit <vga640x480>
    bulletPosY_19 in unit <vga640x480>
    bulletPosY_20 in unit <vga640x480>
    bulletPosY_18 in unit <vga640x480>
    bulletPosY_21 in unit <vga640x480>
    bulletPosY_22 in unit <vga640x480>
    bulletPosY_24 in unit <vga640x480>
    bulletPosY_25 in unit <vga640x480>
    bulletPosY_23 in unit <vga640x480>
    bulletPosY_26 in unit <vga640x480>
    bulletPosY_27 in unit <vga640x480>
    bulletPosY_29 in unit <vga640x480>
    bulletPosY_30 in unit <vga640x480>
    bulletPosY_28 in unit <vga640x480>
    bulletPosX_0 in unit <vga640x480>
    bulletPosX_2 in unit <vga640x480>
    bulletPosX_3 in unit <vga640x480>
    bulletPosX_1 in unit <vga640x480>
    bulletPosX_5 in unit <vga640x480>
    bulletPosX_6 in unit <vga640x480>
    bulletPosX_4 in unit <vga640x480>
    bulletPosX_8 in unit <vga640x480>
    bulletPosX_9 in unit <vga640x480>
    bulletPosX_7 in unit <vga640x480>
    bulletPosX_10 in unit <vga640x480>
    bulletPosX_11 in unit <vga640x480>
    bulletPosX_13 in unit <vga640x480>
    bulletPosX_14 in unit <vga640x480>
    bulletPosX_12 in unit <vga640x480>
    bulletPosX_16 in unit <vga640x480>
    bulletPosX_17 in unit <vga640x480>
    bulletPosX_15 in unit <vga640x480>
    bulletPosX_19 in unit <vga640x480>
    bulletPosX_20 in unit <vga640x480>
    bulletPosX_18 in unit <vga640x480>
    bulletPosX_21 in unit <vga640x480>
    bulletPosX_22 in unit <vga640x480>
    bulletPosX_24 in unit <vga640x480>
    bulletPosX_25 in unit <vga640x480>
    bulletPosX_23 in unit <vga640x480>
    bulletPosX_27 in unit <vga640x480>
    bulletPosX_28 in unit <vga640x480>
    bulletPosX_26 in unit <vga640x480>
    bulletPosX_30 in unit <vga640x480>
    bulletPosX_29 in unit <vga640x480>


Optimizing unit <NERP_demo_top> ...

Optimizing unit <vga640x480> ...
WARNING:Xst:1293 - FF/Latch <U3/translation_8> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/translation_9> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/translation_10> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/translation_11> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/translation_12> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_9> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_10> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_13> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_11> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_12> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_16> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_14> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_15> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_19> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_17> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_18> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_20> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_21> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_24> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_22> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_23> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_27> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_25> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_26> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_30> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_28> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_29> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U3/playerPosY_31> has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_28> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_6> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_29> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_7> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_44> in Unit <NERP_demo_top> is equivalent to the following 4 FFs/Latches, which will be removed : <U3/alienPosXArray_4_33> <U3/alienPosXArray_4_22> <U3/alienPosXArray_4_11> <U3/alienPosXArray_4_0> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_45> in Unit <NERP_demo_top> is equivalent to the following 4 FFs/Latches, which will be removed : <U3/alienPosXArray_4_34> <U3/alienPosXArray_4_23> <U3/alienPosXArray_4_12> <U3/alienPosXArray_4_1> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_50> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_17> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_46> in Unit <NERP_demo_top> is equivalent to the following 4 FFs/Latches, which will be removed : <U3/alienPosXArray_4_35> <U3/alienPosXArray_4_24> <U3/alienPosXArray_4_13> <U3/alienPosXArray_4_2> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_51> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_18> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_47> in Unit <NERP_demo_top> is equivalent to the following 3 FFs/Latches, which will be removed : <U3/alienPosXArray_4_25> <U3/alienPosXArray_4_14> <U3/alienPosXArray_4_3> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_52> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_19> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_53> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_20> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_48> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_15> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_54> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_21> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_49> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_16> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_30> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_8> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_31> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_9> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_32> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_10> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosXArray_4_27> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_5> 
INFO:Xst:3203 - The FF/Latch <U3/alienPosXArray_4_47> in Unit <NERP_demo_top> is the opposite to the following FF/Latch, which will be removed : <U3/alienPosXArray_4_36> 
INFO:Xst:3203 - The FF/Latch <U3/alienPosXArray_4_48> in Unit <NERP_demo_top> is the opposite to the following 2 FFs/Latches, which will be removed : <U3/alienPosXArray_4_26> <U3/alienPosXArray_4_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 78.
FlipFlop U3/alienPosXArray_4_27 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_28 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_29 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_37 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_38 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_39 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_40 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_45 has been replicated 2 time(s)
FlipFlop U3/alienPosXArray_4_46 has been replicated 3 time(s)
FlipFlop U3/alienPosXArray_4_47 has been replicated 3 time(s)
FlipFlop U3/alienPosXArray_4_48 has been replicated 3 time(s)
FlipFlop U3/alienPosXArray_4_49 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_50 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_51 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_52 has been replicated 1 time(s)
FlipFlop U3/alienPosXArray_4_53 has been replicated 2 time(s)
FlipFlop U3/alienPosXArray_4_54 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 376
 Flip-Flops                                            : 376

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9583
#      GND                         : 1
#      INV                         : 151
#      LUT1                        : 576
#      LUT2                        : 302
#      LUT3                        : 934
#      LUT4                        : 860
#      LUT5                        : 1528
#      LUT6                        : 1098
#      MUXCY                       : 2438
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 1687
# FlipFlops/Latches                : 440
#      FD                          : 6
#      FDC                         : 64
#      FDE                         : 121
#      FDP                         : 64
#      FDR                         : 25
#      FDRE                        : 69
#      FDSE                        : 27
#      LDC                         : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             440  out of  18224     2%  
 Number of Slice LUTs:                 5449  out of   9112    59%  
    Number used as Logic:              5449  out of   9112    59%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5616
   Number with an unused Flip Flop:    5176  out of   5616    92%  
   Number with an unused LUT:           167  out of   5616     2%  
   Number of fully used LUT-FF pairs:   273  out of   5616     4%  
   Number of unique control sets:       208

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------------------+------------------------------+-------+
clk                                                                                | BUFGP                        | 48    |
U1/game                                                                            | BUFG                         | 328   |
U3/spawnBullet_playerPosY[31]_AND_277_o(U3/spawnBullet_playerPosY[31]_AND_277_o1:O)| NONE(*)(U3/bulletPosY_31_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_213_o(U3/spawnBullet_playerPosX[31]_AND_213_o1:O)| NONE(*)(U3/bulletPosX_31_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_339_o(U3/spawnBullet_playerPosY[31]_AND_339_o1:O)| NONE(*)(U3/bulletPosY_0_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_335_o(U3/spawnBullet_playerPosY[31]_AND_335_o1:O)| NONE(*)(U3/bulletPosY_2_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_333_o(U3/spawnBullet_playerPosY[31]_AND_333_o1:O)| NONE(*)(U3/bulletPosY_3_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_337_o(U3/spawnBullet_playerPosY[31]_AND_337_o1:O)| NONE(*)(U3/bulletPosY_1_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_329_o(U3/spawnBullet_playerPosY[31]_AND_329_o1:O)| NONE(*)(U3/bulletPosY_5_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_327_o(U3/spawnBullet_playerPosY[31]_AND_327_o1:O)| NONE(*)(U3/bulletPosY_6_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_331_o(U3/spawnBullet_playerPosY[31]_AND_331_o1:O)| NONE(*)(U3/bulletPosY_4_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_323_o(U3/spawnBullet_playerPosY[31]_AND_323_o1:O)| NONE(*)(U3/bulletPosY_8_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_321_o(U3/spawnBullet_playerPosY[31]_AND_321_o1:O)| NONE(*)(U3/bulletPosY_9_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_325_o(U3/spawnBullet_playerPosY[31]_AND_325_o1:O)| NONE(*)(U3/bulletPosY_7_LDC) | 1     |
U3/spawnBullet_playerPosY[31]_AND_319_o(U3/spawnBullet_playerPosY[31]_AND_319_o1:O)| NONE(*)(U3/bulletPosY_10_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_317_o(U3/spawnBullet_playerPosY[31]_AND_317_o1:O)| NONE(*)(U3/bulletPosY_11_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_313_o(U3/spawnBullet_playerPosY[31]_AND_313_o1:O)| NONE(*)(U3/bulletPosY_13_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_311_o(U3/spawnBullet_playerPosY[31]_AND_311_o1:O)| NONE(*)(U3/bulletPosY_14_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_315_o(U3/spawnBullet_playerPosY[31]_AND_315_o1:O)| NONE(*)(U3/bulletPosY_12_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_307_o(U3/spawnBullet_playerPosY[31]_AND_307_o1:O)| NONE(*)(U3/bulletPosY_16_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_305_o(U3/spawnBullet_playerPosY[31]_AND_305_o1:O)| NONE(*)(U3/bulletPosY_17_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_309_o(U3/spawnBullet_playerPosY[31]_AND_309_o1:O)| NONE(*)(U3/bulletPosY_15_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_301_o(U3/spawnBullet_playerPosY[31]_AND_301_o1:O)| NONE(*)(U3/bulletPosY_19_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_299_o(U3/spawnBullet_playerPosY[31]_AND_299_o1:O)| NONE(*)(U3/bulletPosY_20_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_303_o(U3/spawnBullet_playerPosY[31]_AND_303_o1:O)| NONE(*)(U3/bulletPosY_18_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_297_o(U3/spawnBullet_playerPosY[31]_AND_297_o1:O)| NONE(*)(U3/bulletPosY_21_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_295_o(U3/spawnBullet_playerPosY[31]_AND_295_o1:O)| NONE(*)(U3/bulletPosY_22_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_291_o(U3/spawnBullet_playerPosY[31]_AND_291_o1:O)| NONE(*)(U3/bulletPosY_24_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_289_o(U3/spawnBullet_playerPosY[31]_AND_289_o1:O)| NONE(*)(U3/bulletPosY_25_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_293_o(U3/spawnBullet_playerPosY[31]_AND_293_o1:O)| NONE(*)(U3/bulletPosY_23_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_287_o(U3/spawnBullet_playerPosY[31]_AND_287_o1:O)| NONE(*)(U3/bulletPosY_26_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_285_o(U3/spawnBullet_playerPosY[31]_AND_285_o1:O)| NONE(*)(U3/bulletPosY_27_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_281_o(U3/spawnBullet_playerPosY[31]_AND_281_o1:O)| NONE(*)(U3/bulletPosY_29_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_279_o(U3/spawnBullet_playerPosY[31]_AND_279_o1:O)| NONE(*)(U3/bulletPosY_30_LDC)| 1     |
U3/spawnBullet_playerPosY[31]_AND_283_o(U3/spawnBullet_playerPosY[31]_AND_283_o1:O)| NONE(*)(U3/bulletPosY_28_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_275_o(U3/spawnBullet_playerPosX[31]_AND_275_o1:O)| NONE(*)(U3/bulletPosX_0_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_271_o(U3/spawnBullet_playerPosX[31]_AND_271_o1:O)| NONE(*)(U3/bulletPosX_2_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_269_o(U3/spawnBullet_playerPosX[31]_AND_269_o1:O)| NONE(*)(U3/bulletPosX_3_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_273_o(U3/spawnBullet_playerPosX[31]_AND_273_o1:O)| NONE(*)(U3/bulletPosX_1_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_265_o(U3/spawnBullet_playerPosX[31]_AND_265_o1:O)| NONE(*)(U3/bulletPosX_5_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_263_o(U3/spawnBullet_playerPosX[31]_AND_263_o1:O)| NONE(*)(U3/bulletPosX_6_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_267_o(U3/spawnBullet_playerPosX[31]_AND_267_o1:O)| NONE(*)(U3/bulletPosX_4_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_259_o(U3/spawnBullet_playerPosX[31]_AND_259_o1:O)| NONE(*)(U3/bulletPosX_8_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_257_o(U3/spawnBullet_playerPosX[31]_AND_257_o1:O)| NONE(*)(U3/bulletPosX_9_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_261_o(U3/spawnBullet_playerPosX[31]_AND_261_o1:O)| NONE(*)(U3/bulletPosX_7_LDC) | 1     |
U3/spawnBullet_playerPosX[31]_AND_255_o(U3/spawnBullet_playerPosX[31]_AND_255_o1:O)| NONE(*)(U3/bulletPosX_10_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_253_o(U3/spawnBullet_playerPosX[31]_AND_253_o1:O)| NONE(*)(U3/bulletPosX_11_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_249_o(U3/spawnBullet_playerPosX[31]_AND_249_o1:O)| NONE(*)(U3/bulletPosX_13_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_247_o(U3/spawnBullet_playerPosX[31]_AND_247_o1:O)| NONE(*)(U3/bulletPosX_14_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_251_o(U3/spawnBullet_playerPosX[31]_AND_251_o1:O)| NONE(*)(U3/bulletPosX_12_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_243_o(U3/spawnBullet_playerPosX[31]_AND_243_o1:O)| NONE(*)(U3/bulletPosX_16_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_241_o(U3/spawnBullet_playerPosX[31]_AND_241_o1:O)| NONE(*)(U3/bulletPosX_17_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_245_o(U3/spawnBullet_playerPosX[31]_AND_245_o1:O)| NONE(*)(U3/bulletPosX_15_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_237_o(U3/spawnBullet_playerPosX[31]_AND_237_o1:O)| NONE(*)(U3/bulletPosX_19_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_235_o(U3/spawnBullet_playerPosX[31]_AND_235_o1:O)| NONE(*)(U3/bulletPosX_20_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_239_o(U3/spawnBullet_playerPosX[31]_AND_239_o1:O)| NONE(*)(U3/bulletPosX_18_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_233_o(U3/spawnBullet_playerPosX[31]_AND_233_o1:O)| NONE(*)(U3/bulletPosX_21_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_231_o(U3/spawnBullet_playerPosX[31]_AND_231_o1:O)| NONE(*)(U3/bulletPosX_22_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_227_o(U3/spawnBullet_playerPosX[31]_AND_227_o1:O)| NONE(*)(U3/bulletPosX_24_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_225_o(U3/spawnBullet_playerPosX[31]_AND_225_o1:O)| NONE(*)(U3/bulletPosX_25_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_229_o(U3/spawnBullet_playerPosX[31]_AND_229_o1:O)| NONE(*)(U3/bulletPosX_23_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_221_o(U3/spawnBullet_playerPosX[31]_AND_221_o1:O)| NONE(*)(U3/bulletPosX_27_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_219_o(U3/spawnBullet_playerPosX[31]_AND_219_o1:O)| NONE(*)(U3/bulletPosX_28_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_223_o(U3/spawnBullet_playerPosX[31]_AND_223_o1:O)| NONE(*)(U3/bulletPosX_26_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_215_o(U3/spawnBullet_playerPosX[31]_AND_215_o1:O)| NONE(*)(U3/bulletPosX_30_LDC)| 1     |
U3/spawnBullet_playerPosX[31]_AND_217_o(U3/spawnBullet_playerPosX[31]_AND_217_o1:O)| NONE(*)(U3/bulletPosX_29_LDC)| 1     |
-----------------------------------------------------------------------------------+------------------------------+-------+
(*) These 64 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.144ns (Maximum Frequency: 109.357MHz)
   Minimum input arrival time before clock: 4.687ns
   Maximum output required time after clock: 120.245ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.404ns (frequency: 156.141MHz)
  Total number of paths / destination ports: 1395 / 112
-------------------------------------------------------------------------
Delay:               6.404ns (Levels of Logic = 3)
  Source:            U3/hc_2 (FF)
  Destination:       U3/hc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/hc_2 to U3/hc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            91   0.447   2.046  U3/hc_2 (U3/hc_2)
     LUT3:I0->O            4   0.205   0.931  U3/hc[9]_GND_3_o_LessThan_571_o11 (U3/hc[9]_GND_3_o_LessThan_571_o11)
     LUT6:I2->O            2   0.203   0.845  U3/_n3147_SW0 (U3/Mcount_hc_val1)
     LUT5:I2->O           20   0.205   1.092  U3/Mcount_hc_val2 (U3/Mcount_hc_val)
     FDRE:R                    0.430          U3/hc_3
    ----------------------------------------
    Total                      6.404ns (1.490ns logic, 4.914ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/game'
  Clock period: 9.144ns (frequency: 109.357MHz)
  Total number of paths / destination ports: 1577050 / 663
-------------------------------------------------------------------------
Delay:               9.144ns (Levels of Logic = 12)
  Source:            U3/alienPosXArray_4_50_1 (FF)
  Destination:       U3/score_31 (FF)
  Source Clock:      U1/game rising
  Destination Clock: U1/game rising

  Data Path: U3/alienPosXArray_4_50_1 to U3/score_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.447   0.961  U3/alienPosXArray_4_50_1 (U3/alienPosXArray_4_50_1)
     LUT6:I1->O            5   0.203   0.715  U3/Msub_GND_3_o_GND_3_o_sub_90_OUT_cy<7>11 (U3/Msub_GND_3_o_GND_3_o_sub_129_OUT_cy<7>)
     LUT4:I3->O           10   0.205   1.201  U3/Msub_GND_3_o_GND_3_o_sub_90_OUT_xor<11>11_1 (U3/Msub_GND_3_o_GND_3_o_sub_90_OUT_xor<11>11)
     LUT5:I0->O            0   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_lutdi5 (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<5> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<6> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<7> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<9>)
     MUXCY:CI->O           2   0.213   0.617  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<10> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_130_o_cy<10>)
     LUT3:I2->O            1   0.205   0.000  U3/GND_3_o_GND_3_o_AND_21_o1_lut (U3/GND_3_o_GND_3_o_AND_21_o1_lut)
     MUXCY:S->O           77   0.366   1.726  U3/GND_3_o_GND_3_o_AND_21_o1_cy (U3/GND_3_o_GND_3_o_AND_21_o)
     LUT6:I5->O           35   0.205   1.334  U3/_n3176_inv1 (U3/_n3176_inv)
     FDE:CE                    0.322          U3/score_1
    ----------------------------------------
    Total                      9.144ns (2.590ns logic, 6.554ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/game'
  Total number of paths / destination ports: 624 / 64
-------------------------------------------------------------------------
Offset:              4.687ns (Levels of Logic = 3)
  Source:            btnR (PAD)
  Destination:       U3/playerPosX_31 (FF)
  Destination Clock: U1/game rising

  Data Path: btnR to U3/playerPosX_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  btnR_IBUF (btnR_IBUF)
     LUT4:I0->O            1   0.203   0.580  U3/_n3160_inv2 (U3/_n3160_inv2)
     LUT6:I5->O           32   0.205   1.291  U3/_n3160_inv4 (U3/_n3160_inv)
     FDE:CE                    0.322          U3/playerPosX_0
    ----------------------------------------
    Total                      4.687ns (1.952ns logic, 2.735ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.996ns (Levels of Logic = 3)
  Source:            btnU (PAD)
  Destination:       U3/spawnBullet (FF)
  Destination Clock: clk rising

  Data Path: btnU to U3/spawnBullet
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  btnU_IBUF (btnU_IBUF)
     LUT4:I2->O            1   0.203   0.580  U3/spawnBullet_glue_set_SW1 (N236)
     LUT6:I5->O            1   0.205   0.000  U3/spawnBullet_glue_set (U3/spawnBullet_glue_set)
     FD:D                      0.102          U3/spawnBullet
    ----------------------------------------
    Total                      2.996ns (1.732ns logic, 1.264ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21636 / 10
-------------------------------------------------------------------------
Offset:              16.243ns (Levels of Logic = 12)
  Source:            U3/vc_4 (FF)
  Destination:       green<2> (PAD)
  Source Clock:      clk rising

  Data Path: U3/vc_4 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           104   0.447   2.116  U3/vc_4 (U3/vc_4)
     LUT3:I0->O            2   0.205   0.981  U3/SFDecomp_15011 (U3/GND_3_o_GND_3_o_OR_187_o21)
     LUT6:I0->O            2   0.203   0.721  U3/GND_3_o_vc[9]_LessThan_576_o1 (U3/GND_3_o_vc[9]_LessThan_576_o)
     LUT3:I1->O            3   0.203   0.898  U3/GND_3_o_vc[9]_AND_125_o1 (U3/GND_3_o_vc[9]_AND_125_o)
     LUT6:I2->O            1   0.203   0.684  U3/Mmux_green111225 (U3/Mmux_green111225)
     LUT6:I4->O            1   0.203   0.580  U3/Mmux_green111230 (U3/Mmux_green111230)
     LUT6:I5->O            1   0.205   0.944  U3/Mmux_green111244 (U3/Mmux_green111244)
     LUT6:I0->O            1   0.203   0.808  U3/Mmux_green111254 (U3/Mmux_green111254)
     LUT6:I3->O            1   0.205   0.684  U3/Mmux_green111283 (U3/Mmux_green111283)
     LUT6:I4->O            1   0.203   0.924  U3/Mmux_green111330 (U3/Mmux_green111330)
     LUT5:I0->O            3   0.203   0.995  U3/Mmux_green111346 (U3/Mmux_green111)
     LUT6:I1->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     16.243ns (5.257ns logic, 10.986ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/game'
  Total number of paths / destination ports: 46998435763172172000000000000000000000000 / 8
-------------------------------------------------------------------------
Offset:              120.245ns (Levels of Logic = 137)
  Source:            U3/score_27 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U1/game rising

  Data Path: U3/score_27 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.346  U3/score_27 (U3/score_27)
     LUT6:I0->O           13   0.203   1.161  U3/score[31]_PWR_3_o_div_536/Mmux_a[0]_a[31]_MUX_945_o12311 (U3/score[31]_PWR_3_o_div_536/Mmux_a[0]_a[31]_MUX_945_o1231)
     LUT6:I3->O            5   0.205   1.079  U3/n1467<23>211 (U3/n1467<23>21)
     LUT6:I0->O           12   0.203   1.253  U3/score[31]_PWR_3_o_mod_540/BUS_0009_INV_1452_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0009_INV_1452_o2)
     LUT6:I1->O           14   0.203   1.205  U3/score[31]_PWR_3_o_mod_540/BUS_0009_INV_1452_o2 (U3/score[31]_PWR_3_o_mod_540/BUS_0009_INV_1452_o1)
     LUT5:I1->O            5   0.203   1.059  U3/score[31]_PWR_3_o_mod_540/Mmux_a[28]_a[31]_MUX_2058_o111 (U3/score[31]_PWR_3_o_mod_540/Mmux_a[28]_a[31]_MUX_2058_o11)
     LUT6:I1->O            5   0.203   0.715  U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_19_OUT_cy<28>11 (U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_19_OUT_cy<28>)
     LUT6:I5->O           12   0.205   1.013  U3/score[31]_PWR_3_o_mod_540/BUS_0010_INV_1485_o11 (U3/score[31]_PWR_3_o_mod_540/BUS_0010_INV_1485_o)
     LUT6:I4->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2055_o111 (U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2055_o11)
     LUT5:I0->O            2   0.203   0.721  U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2055_o12 (U3/score[31]_PWR_3_o_mod_540/a[31]_a[31]_MUX_2055_o)
     LUT6:I4->O           13   0.203   1.180  U3/score[31]_PWR_3_o_mod_540/BUS_0011_INV_1518_o13 (U3/score[31]_PWR_3_o_mod_540/BUS_0011_INV_1518_o)
     LUT5:I1->O            5   0.203   0.962  U3/score[31]_PWR_3_o_mod_540/Mmux_a[26]_a[31]_MUX_2124_o111 (U3/score[31]_PWR_3_o_mod_540/Mmux_a[26]_a[31]_MUX_2124_o11)
     LUT5:I1->O            6   0.203   0.745  U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_23_OUT_cy<26>11 (U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_23_OUT_cy<26>)
     LUT6:I5->O           20   0.205   1.340  U3/score[31]_PWR_3_o_mod_540/BUS_0012_INV_1551_o11 (U3/score[31]_PWR_3_o_mod_540/BUS_0012_INV_1551_o)
     LUT5:I1->O            7   0.203   1.021  U3/score[31]_PWR_3_o_mod_540/Mmux_a[25]_a[31]_MUX_2157_o111 (U3/score[31]_PWR_3_o_mod_540/Mmux_a[25]_a[31]_MUX_2157_o11)
     LUT5:I1->O           10   0.203   1.221  U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_25_OUT_cy<25>11 (U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_25_OUT_cy<25>)
     LUT6:I0->O           24   0.203   1.277  U3/score[31]_PWR_3_o_mod_540/BUS_0013_INV_1584_o1 (U3/score[31]_PWR_3_o_mod_540/BUS_0013_INV_1584_o)
     LUT6:I4->O            2   0.203   0.617  U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2151_o111 (U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2151_o11)
     LUT6:I5->O            3   0.205   0.651  U3/score[31]_PWR_3_o_mod_540/Mmux_a[31]_a[31]_MUX_2151_o12 (U3/score[31]_PWR_3_o_mod_540/a[31]_a[31]_MUX_2151_o)
     LUT3:I2->O            1   0.205   0.580  U3/score[31]_PWR_3_o_mod_540/BUS_0014_INV_1617_o14_SW0 (N214)
     LUT6:I5->O           24   0.205   1.537  U3/score[31]_PWR_3_o_mod_540/BUS_0014_INV_1617_o14 (U3/score[31]_PWR_3_o_mod_540/BUS_0014_INV_1617_o)
     LUT6:I0->O            3   0.203   0.898  U3/score[31]_PWR_3_o_mod_540/Mmux_a[27]_a[31]_MUX_2187_o11 (U3/score[31]_PWR_3_o_mod_540/a[27]_a[31]_MUX_2187_o)
     LUT6:I2->O           27   0.203   1.565  U3/score[31]_PWR_3_o_mod_540/BUS_0015_INV_1650_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0015_INV_1650_o2)
     LUT6:I1->O            5   0.203   1.079  U3/score[31]_PWR_3_o_mod_540/Mmux_a[29]_a[31]_MUX_2217_o11 (U3/score[31]_PWR_3_o_mod_540/a[29]_a[31]_MUX_2217_o)
     LUT6:I0->O            3   0.203   0.995  U3/score[31]_PWR_3_o_mod_540/BUS_0016_INV_1683_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0016_INV_1683_o2)
     LUT5:I0->O           50   0.203   1.776  U3/score[31]_PWR_3_o_mod_540/BUS_0016_INV_1683_o23 (U3/score[31]_PWR_3_o_mod_540/BUS_0016_INV_1683_o)
     LUT3:I0->O            1   0.205   0.944  U3/score[31]_PWR_3_o_mod_540/Mmux_a[26]_a[31]_MUX_2252_o11 (U3/score[31]_PWR_3_o_mod_540/a[26]_a[31]_MUX_2252_o)
     LUT6:I0->O            1   0.203   0.944  U3/score[31]_PWR_3_o_mod_540/BUS_0017_INV_1716_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0017_INV_1716_o2)
     LUT6:I0->O           37   0.203   1.707  U3/score[31]_PWR_3_o_mod_540/BUS_0017_INV_1716_o23 (U3/score[31]_PWR_3_o_mod_540/BUS_0017_INV_1716_o)
     LUT5:I0->O            5   0.203   1.079  U3/score[31]_PWR_3_o_mod_540/Mmux_a[27]_a[31]_MUX_2283_o11 (U3/score[31]_PWR_3_o_mod_540/a[27]_a[31]_MUX_2283_o)
     LUT6:I0->O            1   0.203   0.944  U3/score[31]_PWR_3_o_mod_540/BUS_0018_INV_1749_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0018_INV_1749_o2)
     LUT6:I0->O           54   0.203   1.918  U3/score[31]_PWR_3_o_mod_540/BUS_0018_INV_1749_o24 (U3/score[31]_PWR_3_o_mod_540/BUS_0018_INV_1749_o)
     LUT5:I0->O            6   0.203   0.849  U3/score[31]_PWR_3_o_mod_540/Mmux_a[20]_a[31]_MUX_2322_o11 (U3/score[31]_PWR_3_o_mod_540/a[20]_a[31]_MUX_2322_o)
     LUT6:I4->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/BUS_0019_INV_1782_o21_G (N287)
     MUXF7:I1->O           3   0.140   0.995  U3/score[31]_PWR_3_o_mod_540/BUS_0019_INV_1782_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0019_INV_1782_o2)
     LUT5:I0->O           40   0.203   1.750  U3/score[31]_PWR_3_o_mod_540/BUS_0019_INV_1782_o24 (U3/score[31]_PWR_3_o_mod_540/BUS_0019_INV_1782_o)
     LUT5:I0->O            5   0.203   1.079  U3/score[31]_PWR_3_o_mod_540/Mmux_a[25]_a[31]_MUX_2349_o11 (U3/score[31]_PWR_3_o_mod_540/a[25]_a[31]_MUX_2349_o)
     LUT6:I0->O            1   0.203   0.944  U3/score[31]_PWR_3_o_mod_540/BUS_0020_INV_1815_o21 (U3/score[31]_PWR_3_o_mod_540/BUS_0020_INV_1815_o2)
     LUT6:I0->O           61   0.203   1.965  U3/score[31]_PWR_3_o_mod_540/BUS_0020_INV_1815_o24 (U3/score[31]_PWR_3_o_mod_540/BUS_0020_INV_1815_o)
     LUT5:I0->O            6   0.203   0.992  U3/score[31]_PWR_3_o_mod_540/Mmux_a[20]_a[31]_MUX_2386_o11 (U3/score[31]_PWR_3_o_mod_540/a[20]_a[31]_MUX_2386_o)
     LUT6:I2->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/BUS_0021_INV_1848_o31_G (N289)
     MUXF7:I1->O           3   0.140   0.995  U3/score[31]_PWR_3_o_mod_540/BUS_0021_INV_1848_o31 (U3/score[31]_PWR_3_o_mod_540/BUS_0021_INV_1848_o3)
     LUT5:I0->O           46   0.203   1.835  U3/score[31]_PWR_3_o_mod_540/BUS_0021_INV_1848_o34 (U3/score[31]_PWR_3_o_mod_540/BUS_0021_INV_1848_o)
     LUT5:I0->O            5   0.203   1.079  U3/score[31]_PWR_3_o_mod_540/Mmux_a[28]_a[31]_MUX_2410_o11 (U3/score[31]_PWR_3_o_mod_540/a[28]_a[31]_MUX_2410_o)
     LUT6:I0->O            1   0.203   0.944  U3/score[31]_PWR_3_o_mod_540/BUS_0022_INV_1881_o32 (U3/score[31]_PWR_3_o_mod_540/BUS_0022_INV_1881_o31)
     LUT6:I0->O           73   0.203   2.044  U3/score[31]_PWR_3_o_mod_540/BUS_0022_INV_1881_o35 (U3/score[31]_PWR_3_o_mod_540/BUS_0022_INV_1881_o)
     LUT5:I0->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[14]_a[31]_MUX_2456_o11 (U3/score[31]_PWR_3_o_mod_540/a[14]_a[31]_MUX_2456_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<3>)
     MUXCY:CI->O          44   0.213   1.807  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0023_INV_1914_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/BUS_0023_INV_1914_o)
     LUT5:I0->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[13]_a[31]_MUX_2489_o11 (U3/score[31]_PWR_3_o_mod_540/a[13]_a[31]_MUX_2489_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<2>)
     MUXCY:CI->O          43   0.213   1.449  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<3>)
     LUT3:I2->O            4   0.205   1.028  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0024_INV_1947_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/BUS_0024_INV_1947_o)
     LUT5:I0->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[12]_a[31]_MUX_2522_o11 (U3/score[31]_PWR_3_o_mod_540/a[12]_a[31]_MUX_2522_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<2>)
     MUXCY:CI->O          45   0.213   1.477  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<3>)
     LUT4:I3->O            4   0.205   1.028  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0025_INV_1980_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/BUS_0025_INV_1980_o)
     LUT5:I0->O            6   0.203   1.089  U3/score[31]_PWR_3_o_mod_540/Mmux_a[11]_a[31]_MUX_2555_o11 (U3/score[31]_PWR_3_o_mod_540/a[11]_a[31]_MUX_2555_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<3>)
     LUT5:I4->O           95   0.205   2.189  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0026_INV_2013_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/BUS_0026_INV_2013_o)
     LUT5:I0->O            6   0.203   1.089  U3/score[31]_PWR_3_o_mod_540/Mmux_a[10]_a[31]_MUX_2588_o11 (U3/score[31]_PWR_3_o_mod_540/a[10]_a[31]_MUX_2588_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<3>)
     LUT6:I5->O           57   0.205   1.938  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0027_INV_2046_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/BUS_0027_INV_2046_o)
     LUT5:I0->O            8   0.203   1.147  U3/score[31]_PWR_3_o_mod_540/Mmux_a[30]_a[31]_MUX_2600_o11 (U3/score[31]_PWR_3_o_mod_540/a[30]_a[31]_MUX_2600_o)
     LUT5:I0->O            0   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0028_INV_2079_o_lutdi4 (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0028_INV_2079_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0028_INV_2079_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0028_INV_2079_o_cy<4>)
     MUXCY:CI->O          58   0.213   1.945  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0028_INV_2079_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/BUS_0028_INV_2079_o)
     LUT5:I0->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[8]_a[31]_MUX_2654_o11 (U3/score[31]_PWR_3_o_mod_540/a[8]_a[31]_MUX_2654_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<3>)
     MUXCY:CI->O          53   0.213   1.568  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<4>)
     LUT3:I2->O            4   0.205   1.028  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0029_INV_2112_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/BUS_0029_INV_2112_o)
     LUT5:I0->O            4   0.203   1.028  U3/score[31]_PWR_3_o_mod_540/Mmux_a[7]_a[31]_MUX_2687_o11 (U3/score[31]_PWR_3_o_mod_540/a[7]_a[31]_MUX_2687_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<3>)
     MUXCY:CI->O          55   0.213   1.581  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<4>)
     LUT4:I3->O            4   0.205   1.028  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0030_INV_2145_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/BUS_0030_INV_2145_o)
     LUT5:I0->O            5   0.203   1.059  U3/score[31]_PWR_3_o_mod_540/Mmux_a[6]_a[31]_MUX_2720_o11 (U3/score[31]_PWR_3_o_mod_540/a[6]_a[31]_MUX_2720_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<3>)
     MUXCY:CI->O           5   0.213   0.715  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<4>)
     LUT5:I4->O           78   0.205   2.077  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0031_INV_2178_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/BUS_0031_INV_2178_o)
     LUT5:I0->O            3   0.203   0.995  U3/score[31]_PWR_3_o_mod_540/Mmux_a[0]_a[31]_MUX_2758_o151 (U3/score[31]_PWR_3_o_mod_540/a[5]_a[31]_MUX_2753_o)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<3>)
     MUXCY:CI->O           2   0.213   0.617  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<4>)
     LUT6:I5->O            1   0.205   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<5>_G (N283)
     MUXF7:I1->O          34   0.140   1.665  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0032_INV_2211_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/BUS_0032_INV_2211_o)
     LUT5:I0->O            6   0.203   1.089  U3/score[31]_PWR_3_o_mod_540/Mmux_a[0]_a[31]_MUX_2790_o141 (U3/score[31]_PWR_3_o_mod_540/Madd_a[31]_GND_5_o_add_65_OUT_Madd_lut<4>)
     LUT5:I0->O            1   0.203   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_lut<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<0> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<1> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<2> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<3> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<4> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<5> (U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<5>)
     LUT6:I4->O            9   0.203   0.830  U3/score[31]_PWR_3_o_mod_540/Mcompar_BUS_0033_INV_2244_o_cy<6> (U3/score[31]_PWR_3_o_mod_540/BUS_0033_INV_2244_o)
     LUT6:I5->O            4   0.205   0.912  U3/score[31]_PWR_3_o_mod_540/Mmux_o41 (U3/Madd_n2003[8:0]_lut<3>)
     LUT6:I3->O            2   0.205   0.864  U3/Madd_n2003[8:0]_xor<4>11 (U3/n2003[8:0]<4>)
     LUT4:I0->O            1   0.203   0.000  U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_lut<2> (U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<2> (U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<3> (U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<3>)
     LUT4:I2->O            1   0.203   0.580  U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<4> (U3/Mcompar_hc[9]_GND_3_o_LessThan_543_o_cy<4>)
     LUT5:I4->O            1   0.205   0.944  U3/GND_3_o_GND_3_o_OR_158_o6_SW0 (N238)
     LUT6:I0->O            1   0.203   0.944  U3/GND_3_o_GND_3_o_OR_158_o6 (U3/GND_3_o_GND_3_o_OR_158_o6)
     LUT6:I0->O            3   0.203   0.995  U3/GND_3_o_GND_3_o_OR_158_o8 (U3/GND_3_o_GND_3_o_OR_158_o)
     LUT6:I1->O            3   0.203   0.650  U3/red<1>1 (red_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                    120.245ns (25.226ns logic, 95.019ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_275_o'
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Offset:              10.156ns (Levels of Logic = 16)
  Source:            U3/bulletPosX_0_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_275_o falling

  Data Path: U3/bulletPosX_0_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_0_LDC (U3/bulletPosX_0_LDC)
     LUT3:I0->O           25   0.205   1.440  U3/bulletPosX_01 (U3/bulletPosX_0)
     LUT4:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_lut<0> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<0> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<1> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<2> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<3> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<4> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<5> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<6> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<7> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<8> (U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.827  U3/Mcompar_bulletPosX[31]_GND_3_o_LessThan_183_o_cy<9> (U3/bulletPosX[31]_GND_3_o_LessThan_183_o)
     LUT4:I0->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.156ns (4.623ns logic, 5.533ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_273_o'
  Total number of paths / destination ports: 258 / 6
-------------------------------------------------------------------------
Offset:              10.316ns (Levels of Logic = 34)
  Source:            U3/bulletPosX_1_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_273_o falling

  Data Path: U3/bulletPosX_1_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  U3/bulletPosX_1_LDC (U3/bulletPosX_1_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_lut<1> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<1> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.316ns (5.281ns logic, 5.035ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_271_o'
  Total number of paths / destination ports: 246 / 6
-------------------------------------------------------------------------
Offset:              11.638ns (Levels of Logic = 34)
  Source:            U3/bulletPosX_2_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_271_o falling

  Data Path: U3/bulletPosX_2_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_2_LDC (U3/bulletPosX_2_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_210 (U3/bulletPosX_2)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.638ns (5.467ns logic, 6.171ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_269_o'
  Total number of paths / destination ports: 234 / 6
-------------------------------------------------------------------------
Offset:              11.619ns (Levels of Logic = 33)
  Source:            U3/bulletPosX_3_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_269_o falling

  Data Path: U3/bulletPosX_3_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_3_LDC (U3/bulletPosX_3_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_31 (U3/bulletPosX_3)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.619ns (5.448ns logic, 6.171ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_267_o'
  Total number of paths / destination ports: 222 / 6
-------------------------------------------------------------------------
Offset:              11.600ns (Levels of Logic = 32)
  Source:            U3/bulletPosX_4_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_267_o falling

  Data Path: U3/bulletPosX_4_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_4_LDC (U3/bulletPosX_4_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_41 (U3/bulletPosX_4)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.600ns (5.429ns logic, 6.171ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_265_o'
  Total number of paths / destination ports: 210 / 6
-------------------------------------------------------------------------
Offset:              11.581ns (Levels of Logic = 31)
  Source:            U3/bulletPosX_5_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_265_o falling

  Data Path: U3/bulletPosX_5_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_5_LDC (U3/bulletPosX_5_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_51 (U3/bulletPosX_5)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.581ns (5.410ns logic, 6.171ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_263_o'
  Total number of paths / destination ports: 198 / 6
-------------------------------------------------------------------------
Offset:              11.562ns (Levels of Logic = 30)
  Source:            U3/bulletPosX_6_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_263_o falling

  Data Path: U3/bulletPosX_6_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_6_LDC (U3/bulletPosX_6_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_61 (U3/bulletPosX_6)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.562ns (5.391ns logic, 6.171ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_261_o'
  Total number of paths / destination ports: 186 / 6
-------------------------------------------------------------------------
Offset:              11.543ns (Levels of Logic = 29)
  Source:            U3/bulletPosX_7_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_261_o falling

  Data Path: U3/bulletPosX_7_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_7_LDC (U3/bulletPosX_7_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_71 (U3/bulletPosX_7)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.543ns (5.372ns logic, 6.171ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_255_o'
  Total number of paths / destination ports: 150 / 6
-------------------------------------------------------------------------
Offset:              11.486ns (Levels of Logic = 26)
  Source:            U3/bulletPosX_10_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_255_o falling

  Data Path: U3/bulletPosX_10_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_10_LDC (U3/bulletPosX_10_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_101 (U3/bulletPosX_10)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.486ns (5.315ns logic, 6.171ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_259_o'
  Total number of paths / destination ports: 174 / 6
-------------------------------------------------------------------------
Offset:              11.524ns (Levels of Logic = 28)
  Source:            U3/bulletPosX_8_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_259_o falling

  Data Path: U3/bulletPosX_8_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_8_LDC (U3/bulletPosX_8_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_81 (U3/bulletPosX_8)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.524ns (5.353ns logic, 6.171ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_257_o'
  Total number of paths / destination ports: 162 / 6
-------------------------------------------------------------------------
Offset:              11.505ns (Levels of Logic = 27)
  Source:            U3/bulletPosX_9_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_257_o falling

  Data Path: U3/bulletPosX_9_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_9_LDC (U3/bulletPosX_9_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosX_91 (U3/bulletPosX_9)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.505ns (5.334ns logic, 6.171ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_253_o'
  Total number of paths / destination ports: 132 / 6
-------------------------------------------------------------------------
Offset:              11.448ns (Levels of Logic = 25)
  Source:            U3/bulletPosX_11_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_253_o falling

  Data Path: U3/bulletPosX_11_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_11_LDC (U3/bulletPosX_11_LDC)
     LUT3:I0->O           23   0.205   1.154  U3/bulletPosX_111 (U3/bulletPosX_11)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.448ns (5.296ns logic, 6.152ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_251_o'
  Total number of paths / destination ports: 126 / 6
-------------------------------------------------------------------------
Offset:              11.429ns (Levels of Logic = 24)
  Source:            U3/bulletPosX_12_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_251_o falling

  Data Path: U3/bulletPosX_12_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_12_LDC (U3/bulletPosX_12_LDC)
     LUT3:I0->O           23   0.205   1.154  U3/bulletPosX_121 (U3/bulletPosX_12)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.429ns (5.277ns logic, 6.152ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_249_o'
  Total number of paths / destination ports: 120 / 6
-------------------------------------------------------------------------
Offset:              11.306ns (Levels of Logic = 23)
  Source:            U3/bulletPosX_13_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_249_o falling

  Data Path: U3/bulletPosX_13_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_13_LDC (U3/bulletPosX_13_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_131 (U3/bulletPosX_13)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.306ns (5.258ns logic, 6.048ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_247_o'
  Total number of paths / destination ports: 114 / 6
-------------------------------------------------------------------------
Offset:              11.287ns (Levels of Logic = 22)
  Source:            U3/bulletPosX_14_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_247_o falling

  Data Path: U3/bulletPosX_14_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_14_LDC (U3/bulletPosX_14_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_141 (U3/bulletPosX_14)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.287ns (5.239ns logic, 6.048ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_245_o'
  Total number of paths / destination ports: 108 / 6
-------------------------------------------------------------------------
Offset:              11.268ns (Levels of Logic = 21)
  Source:            U3/bulletPosX_15_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_245_o falling

  Data Path: U3/bulletPosX_15_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_15_LDC (U3/bulletPosX_15_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_151 (U3/bulletPosX_15)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.268ns (5.220ns logic, 6.048ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_243_o'
  Total number of paths / destination ports: 102 / 6
-------------------------------------------------------------------------
Offset:              11.249ns (Levels of Logic = 20)
  Source:            U3/bulletPosX_16_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_243_o falling

  Data Path: U3/bulletPosX_16_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_16_LDC (U3/bulletPosX_16_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_161 (U3/bulletPosX_16)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.249ns (5.201ns logic, 6.048ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_241_o'
  Total number of paths / destination ports: 96 / 6
-------------------------------------------------------------------------
Offset:              11.230ns (Levels of Logic = 19)
  Source:            U3/bulletPosX_17_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_241_o falling

  Data Path: U3/bulletPosX_17_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_17_LDC (U3/bulletPosX_17_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_171 (U3/bulletPosX_17)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.230ns (5.182ns logic, 6.048ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_239_o'
  Total number of paths / destination ports: 90 / 6
-------------------------------------------------------------------------
Offset:              11.211ns (Levels of Logic = 18)
  Source:            U3/bulletPosX_18_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_239_o falling

  Data Path: U3/bulletPosX_18_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_18_LDC (U3/bulletPosX_18_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_181 (U3/bulletPosX_18)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.211ns (5.163ns logic, 6.048ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_237_o'
  Total number of paths / destination ports: 84 / 6
-------------------------------------------------------------------------
Offset:              11.192ns (Levels of Logic = 17)
  Source:            U3/bulletPosX_19_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_237_o falling

  Data Path: U3/bulletPosX_19_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_19_LDC (U3/bulletPosX_19_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_191 (U3/bulletPosX_19)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.192ns (5.144ns logic, 6.048ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_235_o'
  Total number of paths / destination ports: 78 / 6
-------------------------------------------------------------------------
Offset:              11.173ns (Levels of Logic = 16)
  Source:            U3/bulletPosX_20_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_235_o falling

  Data Path: U3/bulletPosX_20_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_20_LDC (U3/bulletPosX_20_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_201 (U3/bulletPosX_20)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.173ns (5.125ns logic, 6.048ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_233_o'
  Total number of paths / destination ports: 72 / 6
-------------------------------------------------------------------------
Offset:              11.154ns (Levels of Logic = 15)
  Source:            U3/bulletPosX_21_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_233_o falling

  Data Path: U3/bulletPosX_21_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_21_LDC (U3/bulletPosX_21_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_211 (U3/bulletPosX_21)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.154ns (5.106ns logic, 6.048ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_231_o'
  Total number of paths / destination ports: 66 / 6
-------------------------------------------------------------------------
Offset:              11.135ns (Levels of Logic = 14)
  Source:            U3/bulletPosX_22_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_231_o falling

  Data Path: U3/bulletPosX_22_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_22_LDC (U3/bulletPosX_22_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_221 (U3/bulletPosX_22)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.135ns (5.087ns logic, 6.048ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_229_o'
  Total number of paths / destination ports: 60 / 6
-------------------------------------------------------------------------
Offset:              11.116ns (Levels of Logic = 13)
  Source:            U3/bulletPosX_23_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_229_o falling

  Data Path: U3/bulletPosX_23_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_23_LDC (U3/bulletPosX_23_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_231 (U3/bulletPosX_23)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.116ns (5.068ns logic, 6.048ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_227_o'
  Total number of paths / destination ports: 54 / 6
-------------------------------------------------------------------------
Offset:              11.097ns (Levels of Logic = 12)
  Source:            U3/bulletPosX_24_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_227_o falling

  Data Path: U3/bulletPosX_24_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_24_LDC (U3/bulletPosX_24_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_241 (U3/bulletPosX_24)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.097ns (5.049ns logic, 6.048ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_225_o'
  Total number of paths / destination ports: 48 / 6
-------------------------------------------------------------------------
Offset:              11.078ns (Levels of Logic = 11)
  Source:            U3/bulletPosX_25_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_225_o falling

  Data Path: U3/bulletPosX_25_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_25_LDC (U3/bulletPosX_25_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_251 (U3/bulletPosX_25)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<26> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.078ns (5.030ns logic, 6.048ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_223_o'
  Total number of paths / destination ports: 42 / 6
-------------------------------------------------------------------------
Offset:              10.983ns (Levels of Logic = 12)
  Source:            U3/bulletPosX_26_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_223_o falling

  Data Path: U3/bulletPosX_26_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_26_LDC (U3/bulletPosX_26_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_261 (U3/bulletPosX_26)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<26>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<26>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<26> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27>)
     XORCY:CI->O           1   0.180   0.808  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<28> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<28>)
     LUT5:I2->O            1   0.205   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.983ns (5.051ns logic, 5.932ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_221_o'
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Offset:              10.964ns (Levels of Logic = 11)
  Source:            U3/bulletPosX_27_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_221_o falling

  Data Path: U3/bulletPosX_27_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_27_LDC (U3/bulletPosX_27_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_271 (U3/bulletPosX_27)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<27>)
     XORCY:CI->O           1   0.180   0.808  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<28> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<28>)
     LUT5:I2->O            1   0.205   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.964ns (5.032ns logic, 5.932ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_219_o'
  Total number of paths / destination ports: 30 / 6
-------------------------------------------------------------------------
Offset:              10.886ns (Levels of Logic = 11)
  Source:            U3/bulletPosX_28_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_219_o falling

  Data Path: U3/bulletPosX_28_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  U3/bulletPosX_28_LDC (U3/bulletPosX_28_LDC)
     LUT3:I0->O           13   0.205   0.933  U3/bulletPosX_281 (U3/bulletPosX_28)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<28>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<28>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<28> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<28>)
     XORCY:CI->O           1   0.180   0.684  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<29> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<29>)
     LUT5:I3->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.886ns (5.030ns logic, 5.856ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_217_o'
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Offset:              10.736ns (Levels of Logic = 11)
  Source:            U3/bulletPosX_29_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_217_o falling

  Data Path: U3/bulletPosX_29_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_29_LDC (U3/bulletPosX_29_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_291 (U3/bulletPosX_29)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<29>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<29>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<29> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.579  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<31> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<31>)
     INV:I->O              1   0.206   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>_INV_0 (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>)
     MUXCY:S->O            1   0.366   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.736ns (5.033ns logic, 5.703ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_215_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              10.717ns (Levels of Logic = 10)
  Source:            U3/bulletPosX_30_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_215_o falling

  Data Path: U3/bulletPosX_30_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosX_30_LDC (U3/bulletPosX_30_LDC)
     LUT3:I0->O           18   0.205   1.050  U3/bulletPosX_301 (U3/bulletPosX_30)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30>_rt)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30> (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.579  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<31> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<31>)
     INV:I->O              1   0.206   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>_INV_0 (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>)
     MUXCY:S->O            1   0.366   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.717ns (5.014ns logic, 5.703ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosX[31]_AND_213_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              10.516ns (Levels of Logic = 9)
  Source:            U3/bulletPosX_31_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosX[31]_AND_213_o falling

  Data Path: U3/bulletPosX_31_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  U3/bulletPosX_31_LDC (U3/bulletPosX_31_LDC)
     LUT3:I0->O           17   0.205   1.028  U3/bulletPosX_311 (U3/bulletPosX_31)
     LUT1:I0->O            0   0.205   0.000  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<31>_rt (U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<31>_rt)
     XORCY:LI->O           1   0.136   0.579  U3/Madd_bulletPosX[31]_GND_3_o_add_183_OUT_xor<31> (U3/bulletPosX[31]_GND_3_o_add_183_OUT<31>)
     INV:I->O              1   0.206   0.000  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>_INV_0 (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_lut<9>)
     MUXCY:S->O            1   0.366   0.808  U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosX[31]_LessThan_185_o_cy<9>)
     LUT4:I1->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.516ns (4.798ns logic, 5.718ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_339_o'
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Offset:              10.027ns (Levels of Logic = 16)
  Source:            U3/bulletPosY_0_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_339_o falling

  Data Path: U3/bulletPosY_0_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  U3/bulletPosY_0_LDC (U3/bulletPosY_0_LDC)
     LUT3:I0->O           26   0.205   1.454  U3/bulletPosY_01 (U3/bulletPosY_0)
     LUT4:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<0> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<0> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<1> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<2> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<3> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<4> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<5> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<6> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<7> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.027ns (4.623ns logic, 5.404ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_337_o'
  Total number of paths / destination ports: 258 / 6
-------------------------------------------------------------------------
Offset:              11.466ns (Levels of Logic = 35)
  Source:            U3/bulletPosY_1_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_337_o falling

  Data Path: U3/bulletPosY_1_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  U3/bulletPosY_1_LDC (U3/bulletPosY_1_LDC)
     LUT3:I0->O           24   0.205   1.173  U3/bulletPosY_110 (U3/bulletPosY_1)
     LUT1:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<1>_rt (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<1> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<2> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.466ns (5.486ns logic, 5.980ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_335_o'
  Total number of paths / destination ports: 246 / 6
-------------------------------------------------------------------------
Offset:              10.103ns (Levels of Logic = 33)
  Source:            U3/bulletPosY_2_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_335_o falling

  Data Path: U3/bulletPosY_2_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  U3/bulletPosY_2_LDC (U3/bulletPosY_2_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<2> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<2> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.103ns (5.262ns logic, 4.841ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_333_o'
  Total number of paths / destination ports: 234 / 6
-------------------------------------------------------------------------
Offset:              11.271ns (Levels of Logic = 33)
  Source:            U3/bulletPosY_3_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_333_o falling

  Data Path: U3/bulletPosY_3_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  U3/bulletPosY_3_LDC (U3/bulletPosY_3_LDC)
     LUT3:I0->O           15   0.205   0.982  U3/bulletPosY_31 (U3/bulletPosY_3)
     LUT1:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3>_rt (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     11.271ns (5.448ns logic, 5.823ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_331_o'
  Total number of paths / destination ports: 222 / 6
-------------------------------------------------------------------------
Offset:              10.129ns (Levels of Logic = 31)
  Source:            U3/bulletPosY_4_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_331_o falling

  Data Path: U3/bulletPosY_4_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_4_LDC (U3/bulletPosY_4_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.129ns (5.224ns logic, 4.905ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_329_o'
  Total number of paths / destination ports: 210 / 6
-------------------------------------------------------------------------
Offset:              10.110ns (Levels of Logic = 30)
  Source:            U3/bulletPosY_5_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_329_o falling

  Data Path: U3/bulletPosY_5_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_5_LDC (U3/bulletPosY_5_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.110ns (5.205ns logic, 4.905ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_327_o'
  Total number of paths / destination ports: 198 / 6
-------------------------------------------------------------------------
Offset:              10.091ns (Levels of Logic = 29)
  Source:            U3/bulletPosY_6_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_327_o falling

  Data Path: U3/bulletPosY_6_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_6_LDC (U3/bulletPosY_6_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.091ns (5.186ns logic, 4.905ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_325_o'
  Total number of paths / destination ports: 186 / 6
-------------------------------------------------------------------------
Offset:              10.072ns (Levels of Logic = 28)
  Source:            U3/bulletPosY_7_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_325_o falling

  Data Path: U3/bulletPosY_7_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_7_LDC (U3/bulletPosY_7_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.072ns (5.167ns logic, 4.905ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_319_o'
  Total number of paths / destination ports: 150 / 6
-------------------------------------------------------------------------
Offset:              10.015ns (Levels of Logic = 25)
  Source:            U3/bulletPosY_10_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_319_o falling

  Data Path: U3/bulletPosY_10_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_10_LDC (U3/bulletPosY_10_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<10>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.015ns (5.110ns logic, 4.905ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_323_o'
  Total number of paths / destination ports: 174 / 6
-------------------------------------------------------------------------
Offset:              10.053ns (Levels of Logic = 27)
  Source:            U3/bulletPosY_8_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_323_o falling

  Data Path: U3/bulletPosY_8_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_8_LDC (U3/bulletPosY_8_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.053ns (5.148ns logic, 4.905ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_321_o'
  Total number of paths / destination ports: 162 / 6
-------------------------------------------------------------------------
Offset:              10.034ns (Levels of Logic = 26)
  Source:            U3/bulletPosY_9_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_321_o falling

  Data Path: U3/bulletPosY_9_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_9_LDC (U3/bulletPosY_9_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<9>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.034ns (5.129ns logic, 4.905ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_317_o'
  Total number of paths / destination ports: 132 / 6
-------------------------------------------------------------------------
Offset:              9.996ns (Levels of Logic = 24)
  Source:            U3/bulletPosY_11_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_317_o falling

  Data Path: U3/bulletPosY_11_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_11_LDC (U3/bulletPosY_11_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<11>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.996ns (5.091ns logic, 4.905ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_315_o'
  Total number of paths / destination ports: 126 / 6
-------------------------------------------------------------------------
Offset:              9.977ns (Levels of Logic = 23)
  Source:            U3/bulletPosY_12_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_315_o falling

  Data Path: U3/bulletPosY_12_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_12_LDC (U3/bulletPosY_12_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<12>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.977ns (5.072ns logic, 4.905ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_313_o'
  Total number of paths / destination ports: 120 / 6
-------------------------------------------------------------------------
Offset:              9.958ns (Levels of Logic = 22)
  Source:            U3/bulletPosY_13_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_313_o falling

  Data Path: U3/bulletPosY_13_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_13_LDC (U3/bulletPosY_13_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<13>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.958ns (5.053ns logic, 4.905ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_311_o'
  Total number of paths / destination ports: 114 / 6
-------------------------------------------------------------------------
Offset:              9.939ns (Levels of Logic = 21)
  Source:            U3/bulletPosY_14_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_311_o falling

  Data Path: U3/bulletPosY_14_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_14_LDC (U3/bulletPosY_14_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<14>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.939ns (5.034ns logic, 4.905ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_309_o'
  Total number of paths / destination ports: 108 / 6
-------------------------------------------------------------------------
Offset:              9.920ns (Levels of Logic = 20)
  Source:            U3/bulletPosY_15_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_309_o falling

  Data Path: U3/bulletPosY_15_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_15_LDC (U3/bulletPosY_15_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<15>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.920ns (5.015ns logic, 4.905ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_307_o'
  Total number of paths / destination ports: 102 / 6
-------------------------------------------------------------------------
Offset:              9.901ns (Levels of Logic = 19)
  Source:            U3/bulletPosY_16_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_307_o falling

  Data Path: U3/bulletPosY_16_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_16_LDC (U3/bulletPosY_16_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<16>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.901ns (4.996ns logic, 4.905ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_305_o'
  Total number of paths / destination ports: 96 / 6
-------------------------------------------------------------------------
Offset:              9.882ns (Levels of Logic = 18)
  Source:            U3/bulletPosY_17_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_305_o falling

  Data Path: U3/bulletPosY_17_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_17_LDC (U3/bulletPosY_17_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<17>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.882ns (4.977ns logic, 4.905ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_303_o'
  Total number of paths / destination ports: 90 / 6
-------------------------------------------------------------------------
Offset:              9.863ns (Levels of Logic = 17)
  Source:            U3/bulletPosY_18_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_303_o falling

  Data Path: U3/bulletPosY_18_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_18_LDC (U3/bulletPosY_18_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<18>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.863ns (4.958ns logic, 4.905ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_301_o'
  Total number of paths / destination ports: 84 / 6
-------------------------------------------------------------------------
Offset:              9.844ns (Levels of Logic = 16)
  Source:            U3/bulletPosY_19_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_301_o falling

  Data Path: U3/bulletPosY_19_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_19_LDC (U3/bulletPosY_19_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<19>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.844ns (4.939ns logic, 4.905ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_299_o'
  Total number of paths / destination ports: 78 / 6
-------------------------------------------------------------------------
Offset:              9.825ns (Levels of Logic = 15)
  Source:            U3/bulletPosY_20_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_299_o falling

  Data Path: U3/bulletPosY_20_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_20_LDC (U3/bulletPosY_20_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.825ns (4.920ns logic, 4.905ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_297_o'
  Total number of paths / destination ports: 72 / 6
-------------------------------------------------------------------------
Offset:              9.853ns (Levels of Logic = 9)
  Source:            U3/bulletPosY_21_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_297_o falling

  Data Path: U3/bulletPosY_21_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_21_LDC (U3/bulletPosY_21_LDC)
     LUT3:I0->O           13   0.205   1.277  U3/bulletPosY_211 (U3/bulletPosY_21)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<7> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<7>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<7> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.853ns (4.490ns logic, 5.363ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_295_o'
  Total number of paths / destination ports: 66 / 6
-------------------------------------------------------------------------
Offset:              9.787ns (Levels of Logic = 13)
  Source:            U3/bulletPosY_22_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_295_o falling

  Data Path: U3/bulletPosY_22_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_22_LDC (U3/bulletPosY_22_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<22>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.787ns (4.882ns logic, 4.905ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_293_o'
  Total number of paths / destination ports: 60 / 6
-------------------------------------------------------------------------
Offset:              9.768ns (Levels of Logic = 12)
  Source:            U3/bulletPosY_23_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_293_o falling

  Data Path: U3/bulletPosY_23_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_23_LDC (U3/bulletPosY_23_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<23>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.768ns (4.863ns logic, 4.905ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_291_o'
  Total number of paths / destination ports: 54 / 6
-------------------------------------------------------------------------
Offset:              9.749ns (Levels of Logic = 11)
  Source:            U3/bulletPosY_24_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_291_o falling

  Data Path: U3/bulletPosY_24_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_24_LDC (U3/bulletPosY_24_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<24>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.749ns (4.844ns logic, 4.905ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_289_o'
  Total number of paths / destination ports: 48 / 6
-------------------------------------------------------------------------
Offset:              9.730ns (Levels of Logic = 10)
  Source:            U3/bulletPosY_25_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_289_o falling

  Data Path: U3/bulletPosY_25_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_25_LDC (U3/bulletPosY_25_LDC)
     LUT3:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_lut<25>)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.730ns (4.825ns logic, 4.905ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_287_o'
  Total number of paths / destination ports: 42 / 6
-------------------------------------------------------------------------
Offset:              9.834ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_26_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_287_o falling

  Data Path: U3/bulletPosY_26_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_26_LDC (U3/bulletPosY_26_LDC)
     LUT3:I0->O           13   0.205   1.277  U3/bulletPosY_261 (U3/bulletPosY_26)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.834ns (4.471ns logic, 5.363ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_285_o'
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Offset:              9.737ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_27_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_285_o falling

  Data Path: U3/bulletPosY_27_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_27_LDC (U3/bulletPosY_27_LDC)
     LUT3:I0->O           13   0.205   1.180  U3/bulletPosY_271 (U3/bulletPosY_27)
     LUT5:I1->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.737ns (4.471ns logic, 5.266ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_283_o'
  Total number of paths / destination ports: 30 / 6
-------------------------------------------------------------------------
Offset:              9.720ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_28_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_283_o falling

  Data Path: U3/bulletPosY_28_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_28_LDC (U3/bulletPosY_28_LDC)
     LUT3:I0->O           13   0.205   1.161  U3/bulletPosY_281 (U3/bulletPosY_28)
     LUT5:I2->O            1   0.205   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.720ns (4.473ns logic, 5.247ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_281_o'
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Offset:              9.594ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_29_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_281_o falling

  Data Path: U3/bulletPosY_29_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_29_LDC (U3/bulletPosY_29_LDC)
     LUT3:I0->O           13   0.205   1.037  U3/bulletPosY_291 (U3/bulletPosY_29)
     LUT5:I3->O            1   0.203   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.594ns (4.471ns logic, 5.123ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_279_o'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              9.492ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_30_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_279_o falling

  Data Path: U3/bulletPosY_30_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  U3/bulletPosY_30_LDC (U3/bulletPosY_30_LDC)
     LUT3:I0->O           13   0.205   0.933  U3/bulletPosY_301 (U3/bulletPosY_30)
     LUT5:I4->O            1   0.205   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9> (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_cy<9>)
     LUT4:I2->O            2   0.203   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.492ns (4.473ns logic, 5.019ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet_playerPosY[31]_AND_277_o'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              9.295ns (Levels of Logic = 8)
  Source:            U3/bulletPosY_31_LDC (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet_playerPosY[31]_AND_277_o falling

  Data Path: U3/bulletPosY_31_LDC to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             10   0.498   1.085  U3/bulletPosY_31_LDC (U3/bulletPosY_31_LDC)
     LUT3:I0->O            0   0.205   0.000  U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<9>_11 (U3/Mcompar_GND_3_o_bulletPosY[31]_LessThan_188_o_lut<9>_11)
     XORCY:LI->O           1   0.136   0.579  U3/Msub_bulletPosY[31]_GND_3_o_sub_186_OUT_xor<31> (U3/bulletPosY[31]_GND_3_o_sub_186_OUT<31>)
     INV:I->O              1   0.206   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<9>_INV_0 (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_lut<9>)
     MUXCY:S->O            1   0.366   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_187_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_187_o)
     LUT4:I3->O            2   0.205   0.981  U3/bulletPosX[31]_GND_3_o_AND_28_o1 (U3/bulletPosX[31]_GND_3_o_AND_28_o)
     LUT6:I0->O            1   0.203   0.827  U3/green<1>16 (U3/green<1>15)
     LUT6:I2->O            3   0.203   0.650  U3/green<1>17 (green_0_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      9.295ns (4.593ns logic, 4.702ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/game
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
U1/game                                |    9.144|         |         |         |
U3/spawnBullet_playerPosX[31]_AND_213_o|         |    8.123|         |         |
U3/spawnBullet_playerPosX[31]_AND_215_o|         |    8.237|         |         |
U3/spawnBullet_playerPosX[31]_AND_217_o|         |    8.152|         |         |
U3/spawnBullet_playerPosX[31]_AND_219_o|         |    8.192|         |         |
U3/spawnBullet_playerPosX[31]_AND_221_o|         |    8.127|         |         |
U3/spawnBullet_playerPosX[31]_AND_223_o|         |    8.154|         |         |
U3/spawnBullet_playerPosX[31]_AND_225_o|         |    8.268|         |         |
U3/spawnBullet_playerPosX[31]_AND_227_o|         |    8.273|         |         |
U3/spawnBullet_playerPosX[31]_AND_229_o|         |    8.370|         |         |
U3/spawnBullet_playerPosX[31]_AND_231_o|         |    8.173|         |         |
U3/spawnBullet_playerPosX[31]_AND_233_o|         |    8.287|         |         |
U3/spawnBullet_playerPosX[31]_AND_235_o|         |    8.275|         |         |
U3/spawnBullet_playerPosX[31]_AND_237_o|         |    8.292|         |         |
U3/spawnBullet_playerPosX[31]_AND_239_o|         |    8.389|         |         |
U3/spawnBullet_playerPosX[31]_AND_241_o|         |    8.306|         |         |
U3/spawnBullet_playerPosX[31]_AND_243_o|         |    8.201|         |         |
U3/spawnBullet_playerPosX[31]_AND_245_o|         |    8.294|         |         |
U3/spawnBullet_playerPosX[31]_AND_247_o|         |    8.311|         |         |
U3/spawnBullet_playerPosX[31]_AND_249_o|         |    8.408|         |         |
U3/spawnBullet_playerPosX[31]_AND_251_o|         |    8.504|         |         |
U3/spawnBullet_playerPosX[31]_AND_253_o|         |    8.417|         |         |
U3/spawnBullet_playerPosX[31]_AND_255_o|         |    8.550|         |         |
U3/spawnBullet_playerPosX[31]_AND_257_o|         |    8.329|         |         |
U3/spawnBullet_playerPosX[31]_AND_259_o|         |    8.472|         |         |
U3/spawnBullet_playerPosX[31]_AND_261_o|         |    8.348|         |         |
U3/spawnBullet_playerPosX[31]_AND_263_o|         |    8.491|         |         |
U3/spawnBullet_playerPosX[31]_AND_265_o|         |    8.367|         |         |
U3/spawnBullet_playerPosX[31]_AND_267_o|         |    8.510|         |         |
U3/spawnBullet_playerPosX[31]_AND_269_o|         |    8.386|         |         |
U3/spawnBullet_playerPosX[31]_AND_271_o|         |    8.529|         |         |
U3/spawnBullet_playerPosX[31]_AND_273_o|         |    8.424|         |         |
U3/spawnBullet_playerPosX[31]_AND_275_o|         |    8.568|         |         |
U3/spawnBullet_playerPosY[31]_AND_277_o|         |    8.180|         |         |
U3/spawnBullet_playerPosY[31]_AND_279_o|         |    8.256|         |         |
U3/spawnBullet_playerPosY[31]_AND_281_o|         |    8.382|         |         |
U3/spawnBullet_playerPosY[31]_AND_283_o|         |    8.488|         |         |
U3/spawnBullet_playerPosY[31]_AND_285_o|         |    8.391|         |         |
U3/spawnBullet_playerPosY[31]_AND_287_o|         |    8.401|         |         |
U3/spawnBullet_playerPosY[31]_AND_289_o|         |    8.418|         |         |
U3/spawnBullet_playerPosY[31]_AND_291_o|         |    8.515|         |         |
U3/spawnBullet_playerPosY[31]_AND_293_o|         |    8.507|         |         |
U3/spawnBullet_playerPosY[31]_AND_295_o|         |    8.410|         |         |
U3/spawnBullet_playerPosY[31]_AND_297_o|         |    8.420|         |         |
U3/spawnBullet_playerPosY[31]_AND_299_o|         |    8.437|         |         |
U3/spawnBullet_playerPosY[31]_AND_301_o|         |    8.534|         |         |
U3/spawnBullet_playerPosY[31]_AND_303_o|         |    8.526|         |         |
U3/spawnBullet_playerPosY[31]_AND_305_o|         |    8.429|         |         |
U3/spawnBullet_playerPosY[31]_AND_307_o|         |    8.439|         |         |
U3/spawnBullet_playerPosY[31]_AND_309_o|         |    8.456|         |         |
U3/spawnBullet_playerPosY[31]_AND_311_o|         |    8.553|         |         |
U3/spawnBullet_playerPosY[31]_AND_313_o|         |    8.458|         |         |
U3/spawnBullet_playerPosY[31]_AND_315_o|         |    8.475|         |         |
U3/spawnBullet_playerPosY[31]_AND_317_o|         |    8.572|         |         |
U3/spawnBullet_playerPosY[31]_AND_319_o|         |    8.455|         |         |
U3/spawnBullet_playerPosY[31]_AND_321_o|         |    8.491|         |         |
U3/spawnBullet_playerPosY[31]_AND_323_o|         |    8.501|         |         |
U3/spawnBullet_playerPosY[31]_AND_325_o|         |    8.534|         |         |
U3/spawnBullet_playerPosY[31]_AND_327_o|         |    8.544|         |         |
U3/spawnBullet_playerPosY[31]_AND_329_o|         |    8.553|         |         |
U3/spawnBullet_playerPosY[31]_AND_331_o|         |    8.515|         |         |
U3/spawnBullet_playerPosY[31]_AND_333_o|         |    8.851|         |         |
U3/spawnBullet_playerPosY[31]_AND_335_o|         |    8.691|         |         |
U3/spawnBullet_playerPosY[31]_AND_337_o|         |    8.685|         |         |
U3/spawnBullet_playerPosY[31]_AND_339_o|         |    8.691|         |         |
clk                                    |    4.854|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_213_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.587|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_215_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.568|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_217_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.549|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_219_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.530|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_221_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.511|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_223_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.492|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_225_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.473|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_227_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.454|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_229_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.435|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_231_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.416|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_233_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.397|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_235_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.378|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_237_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.359|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_239_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.340|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_241_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.321|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_243_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.302|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_245_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.283|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_247_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.264|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_249_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.245|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_251_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.226|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_253_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.207|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_255_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.188|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_257_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.169|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_259_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.150|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_261_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.131|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_263_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.112|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_265_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.093|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_267_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.074|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_269_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.055|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_271_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.036|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_273_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    3.990|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosX[31]_AND_275_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    3.774|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_277_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.751|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_279_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.732|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_281_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.713|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_283_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.694|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_285_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.675|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_287_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.656|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_289_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.637|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_291_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.618|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_293_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.599|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_295_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.580|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_297_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.561|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_299_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.542|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_301_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.523|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_303_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.504|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_305_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.485|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_307_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.466|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_309_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.447|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_311_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.428|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_313_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.409|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_315_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.390|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_317_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.371|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_319_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.352|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_321_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.333|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_323_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.314|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_325_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.295|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_327_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.276|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_329_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.257|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_331_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.238|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_333_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.219|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_335_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.200|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_337_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    4.181|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet_playerPosY[31]_AND_339_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    3.965|         |
clk            |         |         |    3.683|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
U1/game                                |    8.196|         |         |         |
U3/spawnBullet_playerPosY[31]_AND_277_o|         |    5.636|         |         |
U3/spawnBullet_playerPosY[31]_AND_279_o|         |    5.152|         |         |
U3/spawnBullet_playerPosY[31]_AND_281_o|         |    5.069|         |         |
U3/spawnBullet_playerPosY[31]_AND_283_o|         |    5.171|         |         |
U3/spawnBullet_playerPosY[31]_AND_285_o|         |    5.297|         |         |
U3/spawnBullet_playerPosY[31]_AND_287_o|         |    5.314|         |         |
U3/spawnBullet_playerPosY[31]_AND_289_o|         |    5.411|         |         |
U3/spawnBullet_playerPosY[31]_AND_291_o|         |    5.088|         |         |
U3/spawnBullet_playerPosY[31]_AND_293_o|         |    5.190|         |         |
U3/spawnBullet_playerPosY[31]_AND_295_o|         |    5.316|         |         |
U3/spawnBullet_playerPosY[31]_AND_297_o|         |    5.333|         |         |
U3/spawnBullet_playerPosY[31]_AND_299_o|         |    5.430|         |         |
U3/spawnBullet_playerPosY[31]_AND_301_o|         |    5.107|         |         |
U3/spawnBullet_playerPosY[31]_AND_303_o|         |    5.209|         |         |
U3/spawnBullet_playerPosY[31]_AND_305_o|         |    5.335|         |         |
U3/spawnBullet_playerPosY[31]_AND_307_o|         |    5.352|         |         |
U3/spawnBullet_playerPosY[31]_AND_309_o|         |    5.449|         |         |
U3/spawnBullet_playerPosY[31]_AND_311_o|         |    5.126|         |         |
U3/spawnBullet_playerPosY[31]_AND_313_o|         |    5.228|         |         |
U3/spawnBullet_playerPosY[31]_AND_315_o|         |    5.354|         |         |
U3/spawnBullet_playerPosY[31]_AND_317_o|         |    5.371|         |         |
U3/spawnBullet_playerPosY[31]_AND_319_o|         |    5.493|         |         |
U3/spawnBullet_playerPosY[31]_AND_321_o|         |    5.170|         |         |
U3/spawnBullet_playerPosY[31]_AND_323_o|         |    5.272|         |         |
U3/spawnBullet_playerPosY[31]_AND_325_o|         |    5.422|         |         |
U3/spawnBullet_playerPosY[31]_AND_327_o|         |    5.439|         |         |
U3/spawnBullet_playerPosY[31]_AND_329_o|         |    5.536|         |         |
U3/spawnBullet_playerPosY[31]_AND_331_o|         |    4.917|         |         |
U3/spawnBullet_playerPosY[31]_AND_333_o|         |    5.004|         |         |
clk                                    |    6.404|         |         |         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 128.00 secs
Total CPU time to Xst completion: 127.92 secs
 
--> 

Total memory usage is 370956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :   20 (   0 filtered)

