Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b725407aa62043ad9aed396b7d6e2a2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.ParallelAdder_default
Compiling module xil_defaultlib.ParallelSubtractor_default
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.ALU_8bit
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
