// Seed: 879209835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign {1, id_1} = id_2;
  assign module_2.id_8 = 0;
endmodule
module module_1;
  generate
    assign id_1 = 1 !=? id_1;
  endgenerate
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_0 (
    input logic module_2,
    input wand id_1,
    output logic id_2,
    input wand id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    output tri1 id_9,
    output wand id_10,
    input supply0 id_11,
    output wire id_12
);
  tri1  id_14 = id_6;
  logic id_15;
  logic id_16;
  assign id_10 = 1;
  id_17 :
  assert property (@(posedge 1) id_6)
  else $display(1, id_0.id_15);
  wire id_18;
  initial begin : LABEL_0
    if (id_17) id_16 <= 1;
    else id_16#(.id_6(!id_16)) = id_15;
    id_2 <= 1'b0;
  end
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_18,
      id_19,
      id_19,
      id_20,
      id_19
  );
  wire id_21;
endmodule
