Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Dec  7 01:04:49 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.163   -54098.387                  14555                21683        0.041        0.000                      0                21683        1.100        0.000                       0                 10666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          
clk_fpga_2   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1        -12.159   -53469.301                  14454                20046        0.182        0.000                      0                20046        1.100        0.000                       0                 10072  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          5.308        0.000                      0                  134        0.090        0.000                      0                  134        3.958        0.000                       0                    79  
  unity_clk         5.630        0.000                      0                 1424        0.077        0.000                      0                 1424        8.750        0.000                       0                   512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_fpga_1         -7.099      -41.633                      6                    6        3.364        0.000                      0                    6  
unity_clk     clk_uart           -3.734     -108.456                     37                   37        0.041        0.000                      0                   37  
clk_fpga_1    unity_clk         -13.163     -414.512                     32                   32        0.111        0.000                      0                   32  
clk_uart      unity_clk          -2.340      -34.299                     17                   17        0.057        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  unity_clk          clk_uart                -3.444      -30.187                      9                    9        0.326        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               15.511        0.000                      0                   37        0.866        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :        14454  Failing Endpoints,  Worst Slack      -12.159ns,  Total Violation   -53469.299ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.159ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 7.690ns (45.136%)  route 9.347ns (54.864%))
  Logic Levels:           25  (CARRY4=15 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.666    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.783    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.002 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.002    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_i_1_n_7
    SLICE_X24Y45         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y45         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -20.002    
  -------------------------------------------------------------------
                         slack                                -12.159    

Slack (VIOLATED) :        -12.146ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.024ns  (logic 7.677ns (45.094%)  route 9.347ns (54.906%))
  Logic Levels:           24  (CARRY4=14 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.666    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.989 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.989    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1_n_6
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.989    
  -------------------------------------------------------------------
                         slack                                -12.146    

Slack (VIOLATED) :        -12.138ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        17.016ns  (logic 7.669ns (45.068%)  route 9.347ns (54.932%))
  Logic Levels:           24  (CARRY4=14 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.666    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.981 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.981    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1_n_4
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.981    
  -------------------------------------------------------------------
                         slack                                -12.138    

Slack (VIOLATED) :        -12.062ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.940ns  (logic 7.593ns (44.822%)  route 9.347ns (55.178%))
  Logic Levels:           24  (CARRY4=14 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.666    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.905 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.905    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1_n_5
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[38]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[38]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.905    
  -------------------------------------------------------------------
                         slack                                -12.062    

Slack (VIOLATED) :        -12.042ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 7.573ns (44.756%)  route 9.347ns (55.244%))
  Logic Levels:           24  (CARRY4=14 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.666    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.885 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.885    unity_i/RUNNING_AVG_0/U0/sum_var_reg[39]_i_1_n_7
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[36]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[36]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.885    
  -------------------------------------------------------------------
                         slack                                -12.042    

Slack (VIOLATED) :        -12.029ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 7.560ns (44.714%)  route 9.347ns (55.286%))
  Logic Levels:           23  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.872 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.872    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_6
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[33]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[33]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.872    
  -------------------------------------------------------------------
                         slack                                -12.029    

Slack (VIOLATED) :        -12.021ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 7.552ns (44.688%)  route 9.347ns (55.312%))
  Logic Levels:           23  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.864 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.864    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_4
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.864    
  -------------------------------------------------------------------
                         slack                                -12.021    

Slack (VIOLATED) :        -11.945ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 7.476ns (44.438%)  route 9.347ns (55.562%))
  Logic Levels:           23  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.788 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.788    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_5
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[34]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[34]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                -11.945    

Slack (VIOLATED) :        -11.925ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.803ns  (logic 7.456ns (44.372%)  route 9.347ns (55.628%))
  Logic Levels:           23  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.549 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.549    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.768 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.768    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_1_n_7
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.495     7.688    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y43         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[32]/C
                         clock pessimism              0.130     7.817    
                         clock uncertainty           -0.083     7.734    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)        0.109     7.843    unity_i/RUNNING_AVG_0/U0/sum_var_reg[32]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                         -19.768    
  -------------------------------------------------------------------
                         slack                                -11.925    

Slack (VIOLATED) :        -11.817ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.694ns  (logic 7.347ns (44.009%)  route 9.347ns (55.991%))
  Logic Levels:           22  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.657     2.965    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y22         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.419     3.384 r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[208][2]/Q
                         net (fo=2, routed)           1.128     4.512    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_n_0_[208][2]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.329     4.841 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640/O
                         net (fo=2, routed)           0.690     5.531    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_640_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     5.858 r  unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643/O
                         net (fo=1, routed)           0.000     5.858    unity_i/RUNNING_AVG_0/U0/sum_var[19]_i_643_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.259 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.259    unity_i/RUNNING_AVG_0/U0/sum_var_reg[19]_i_493_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.373    unity_i/RUNNING_AVG_0/U0/sum_var_reg[23]_i_493_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.596 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[27]_i_493/O[0]
                         net (fo=2, routed)           1.033     7.629    unity_i/RUNNING_AVG_0/U0_n_1031
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.323     7.952 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_220/O
                         net (fo=2, routed)           0.490     8.442    unity_i/RUNNING_AVG_0/sum_var[23]_i_220_n_0
    SLICE_X16Y25         LUT4 (Prop_lut4_I3_O)        0.328     8.770 r  unity_i/RUNNING_AVG_0/sum_var[23]_i_224/O
                         net (fo=1, routed)           0.000     8.770    unity_i/RUNNING_AVG_0/sum_var[23]_i_224_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.303 r  unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.303    unity_i/RUNNING_AVG_0/sum_var_reg[23]_i_161_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.420    unity_i/RUNNING_AVG_0/sum_var_reg[27]_i_161_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.537    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_161_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.756 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161/O[0]
                         net (fo=2, routed)           1.235    10.990    unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_161_n_7
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.323    11.313 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_72/O
                         net (fo=2, routed)           0.668    11.981    unity_i/RUNNING_AVG_0/sum_var[31]_i_72_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.326    12.307 r  unity_i/RUNNING_AVG_0/sum_var[31]_i_76/O
                         net (fo=1, routed)           0.000    12.307    unity_i/RUNNING_AVG_0/sum_var[31]_i_76_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.857    unity_i/RUNNING_AVG_0/sum_var_reg[31]_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  unity_i/RUNNING_AVG_0/sum_var_reg[35]_i_51/O[1]
                         net (fo=2, routed)           1.415    14.606    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[202][26]_0[1]
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.331    14.937 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19/O
                         net (fo=2, routed)           0.640    15.576    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    16.204 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.204    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_13_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.423 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13/O[0]
                         net (fo=3, routed)           1.150    17.573    unity_i/RUNNING_AVG_0/U0/sum_var_reg[35]_i_13_n_7
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.295    17.868 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12/O
                         net (fo=2, routed)           0.171    18.039    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_12_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4/O
                         net (fo=2, routed)           0.729    18.892    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.016 r  unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8/O
                         net (fo=1, routed)           0.000    19.016    unity_i/RUNNING_AVG_0/U0/sum_var[31]_i_8_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.659 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.659    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]_i_1_n_4
    SLICE_X24Y42         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.494     7.687    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y42         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]/C
                         clock pessimism              0.130     7.816    
                         clock uncertainty           -0.083     7.733    
    SLICE_X24Y42         FDRE (Setup_fdre_C_D)        0.109     7.842    unity_i/RUNNING_AVG_0/U0/sum_var_reg[31]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                         -19.659    
  -------------------------------------------------------------------
                         slack                                -11.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.563     0.904    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X33Y3          FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[14]/Q
                         net (fo=2, routed)           0.129     1.173    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter[14]
    SLICE_X34Y3          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.832     1.202    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y3          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X34Y3          FDSE (Hold_fdse_C_D)         0.052     0.992    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.564     0.905    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y0          FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[8]/Q
                         net (fo=2, routed)           0.094     1.163    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter[8]
    SLICE_X35Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.833     1.203    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X35Y0          FDSE (Hold_fdse_C_D)         0.055     0.973    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 unity_i/DIFF_PULSER_0/U0/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.581     0.922    unity_i/DIFF_PULSER_0/U0/clk_in
    SLICE_X40Y79         FDRE                                         r  unity_i/DIFF_PULSER_0/U0/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.128     1.050 f  unity_i/DIFF_PULSER_0/U0/first_reg/Q
                         net (fo=1, routed)           0.062     1.111    unity_i/DIFF_PULSER_0/U0/first
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.099     1.210 r  unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_i_1/O
                         net (fo=1, routed)           0.000     1.210    unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.849     1.219    unity_i/DIFF_PULSER_0/U0/clk_in
    SLICE_X40Y79         FDRE                                         r  unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_reg/C
                         clock pessimism             -0.297     0.922    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.091     1.013    unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_6/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.561     0.901    unity_i/Debouncer_6/U0/CLK
    SLICE_X32Y10         FDRE                                         r  unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.074     1.123    unity_i/Debouncer_6/U0/IN_SIG_LAST
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.098     1.221 r  unity_i/Debouncer_6/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.221    unity_i/Debouncer_6/U0/OUT_SIG_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  unity_i/Debouncer_6/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.829     1.199    unity_i/Debouncer_6/U0/CLK
    SLICE_X32Y10         FDRE                                         r  unity_i/Debouncer_6/U0/OUT_SIG_reg/C
                         clock pessimism             -0.297     0.902    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.120     1.021    unity_i/Debouncer_6/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.488%)  route 0.131ns (38.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.584     0.925    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X38Y65         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/Q
                         net (fo=96, routed)          0.131     1.220    unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.045     1.265 r  unity_i/RUNNING_AVG_0/U0/index_counter[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.265    unity_i/RUNNING_AVG_0/U0/index_counter[3]_rep_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.855     1.225    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X40Y64         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
                         clock pessimism             -0.263     0.962    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.092     1.054    unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_3/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Rotary_Encoder_0/U0/cw_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.854%)  route 0.169ns (47.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.592     0.933    unity_i/Debouncer_3/U0/CLK
    SLICE_X43Y6          FDRE                                         r  unity_i/Debouncer_3/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  unity_i/Debouncer_3/U0/OUT_SIG_reg/Q
                         net (fo=4, routed)           0.169     1.242    unity_i/Rotary_Encoder_0/U0/D[0]
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.048     1.290 r  unity_i/Rotary_Encoder_0/U0/cw_out_i_1/O
                         net (fo=1, routed)           0.000     1.290    unity_i/Rotary_Encoder_0/U0/cw_out_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  unity_i/Rotary_Encoder_0/U0/cw_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.860     1.230    unity_i/Rotary_Encoder_0/U0/CLK_in
    SLICE_X42Y8          FDRE                                         r  unity_i/Rotary_Encoder_0/U0/cw_out_reg/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.131     1.079    unity_i/Rotary_Encoder_0/U0/cw_out_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.580     0.921    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/Q
                         net (fo=7, routed)           0.117     1.179    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.224 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.224    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.846     1.216    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.295     0.921    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.091     1.012    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.682%)  route 0.144ns (43.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.586     0.927    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X41Y64         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[1]_rep__0/Q
                         net (fo=98, routed)          0.144     1.212    unity_i/RUNNING_AVG_0/U0/index_counter_reg[1]_rep__0_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.048     1.260 r  unity_i/RUNNING_AVG_0/U0/index_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.260    unity_i/RUNNING_AVG_0/U0/data0[3]
    SLICE_X40Y64         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.855     1.225    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X40Y64         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]/C
                         clock pessimism             -0.285     0.940    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.107     1.047    unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/clk_IN
    SLICE_X28Y92         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[2]/Q
                         net (fo=34, routed)          0.142     1.207    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter[2]
    SLICE_X28Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.252 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.252    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_0[8]
    SLICE_X28Y93         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.830     1.200    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/clk_IN
    SLICE_X28Y93         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[8]/C
                         clock pessimism             -0.282     0.918    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.121     1.039    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.564     0.905    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y0          FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[12]/Q
                         net (fo=2, routed)           0.125     1.194    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter[12]
    SLICE_X34Y2          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.833     1.203    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y2          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C
                         clock pessimism             -0.282     0.921    
    SLICE_X34Y2          FDSE (Hold_fdse_C_D)         0.059     0.980    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X21Y63     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][26]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X21Y63     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][27]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X18Y65     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][28]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X18Y65     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][29]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y59     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X18Y65     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][30]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X18Y65     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][31]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y59     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[154][3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y15      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y16      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[212][11]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y19      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y14      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y14      unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[211][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        5.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.294ns (27.173%)  route 3.468ns (72.827%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 16.434 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     7.195 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.893     8.088    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[1]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.152     8.240 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4/O
                         net (fo=2, routed)           0.503     8.743    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.091 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3/O
                         net (fo=1, routed)           0.937    10.028    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.152 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.661    10.813    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X40Y92         LUT5 (Prop_lut5_I3_O)        0.152    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.474    11.439    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.634    17.068    
                         clock uncertainty           -0.068    17.000    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)       -0.253    16.747    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.747    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.266ns (26.960%)  route 3.430ns (73.040%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 16.434 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     7.195 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.893     8.088    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[1]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.152     8.240 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4/O
                         net (fo=2, routed)           0.503     8.743    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.091 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3/O
                         net (fo=1, routed)           0.937    10.028    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.152 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.583    10.736    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X40Y93         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.513    11.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.634    17.068    
                         clock uncertainty           -0.068    17.000    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)       -0.028    16.972    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.952ns (20.840%)  route 3.616ns (79.160%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.433 - 10.417 ) 
    Source Clock Delay      (SCD):    6.672ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.738     6.672    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X37Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     7.128 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.923     8.051    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/w_ptr_sync[0]
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.175 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.148     9.323    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.447 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.814    10.261    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.385 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.731    11.116    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.240 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.240    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.564    16.433    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y90         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism              0.596    17.029    
                         clock uncertainty           -0.068    16.961    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.031    16.992    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.952ns (20.863%)  route 3.611ns (79.137%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.433 - 10.417 ) 
    Source Clock Delay      (SCD):    6.672ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.738     6.672    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X37Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     7.128 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.923     8.051    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/w_ptr_sync[0]
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.175 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.148     9.323    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.447 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.814    10.261    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.385 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.726    11.111    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124    11.235 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.235    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.564    16.433    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y90         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism              0.596    17.029    
                         clock uncertainty           -0.068    16.961    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    16.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.666%)  route 3.608ns (81.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.456     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.597     8.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/sync_reg_reg[0][0][0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_5__0/O
                         net (fo=2, routed)           0.815     9.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.793 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.196    10.989    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/ramwr
    SLICE_X41Y95         LUT4 (Prop_lut4_I2_O)        0.124    11.113 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.113    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[0]_i_1_n_0
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.659    17.094    
                         clock uncertainty           -0.068    17.026    
    SLICE_X41Y95         FDCE (Setup_fdce_C_D)        0.031    17.057    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.828ns (18.675%)  route 3.606ns (81.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.456     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.597     8.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/sync_reg_reg[0][0][0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_5__0/O
                         net (fo=2, routed)           0.815     9.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.793 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.194    10.987    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/ramwr
    SLICE_X41Y95         LUT4 (Prop_lut4_I2_O)        0.124    11.111 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.111    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[1]_i_1_n_0
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.659    17.094    
                         clock uncertainty           -0.068    17.026    
    SLICE_X41Y95         FDCE (Setup_fdce_C_D)        0.029    17.055    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.266ns (28.493%)  route 3.177ns (71.507%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 16.434 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     7.195 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.893     8.088    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[1]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.152     8.240 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4/O
                         net (fo=2, routed)           0.503     8.743    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.091 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3/O
                         net (fo=1, routed)           0.937    10.028    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.152 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.844    10.996    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.120    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.634    17.068    
                         clock uncertainty           -0.068    17.000    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)        0.079    17.079    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.856ns (19.185%)  route 3.606ns (80.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.456     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.597     8.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/sync_reg_reg[0][0][0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_5__0/O
                         net (fo=2, routed)           0.815     9.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.793 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.194    10.987    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/ramwr
    SLICE_X41Y95         LUT4 (Prop_lut4_I2_O)        0.152    11.139 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.139    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg[2]_i_1_n_0
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.659    17.094    
                         clock uncertainty           -0.068    17.026    
    SLICE_X41Y95         FDCE (Setup_fdce_C_D)        0.075    17.101    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.101    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.704ns (18.407%)  route 3.121ns (81.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.456     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.597     8.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/sync_reg_reg[0][0][0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_5__0/O
                         net (fo=2, routed)           0.815     9.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.793 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.709    10.502    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.634    17.069    
                         clock uncertainty           -0.068    17.001    
    SLICE_X42Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.468    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.704ns (18.407%)  route 3.121ns (81.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743     6.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.456     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.597     8.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/sync_reg_reg[0][0][0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.854 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_5__0/O
                         net (fo=2, routed)           0.815     9.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.793 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.709    10.502    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.634    17.069    
                         clock uncertainty           -0.068    17.001    
    SLICE_X42Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.468    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.468    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.901%)  route 0.275ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.275     2.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X42Y95         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.360    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     2.291    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIA0
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.197    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.477%)  route 0.176ns (55.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.176     2.351    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIB1
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.602     2.050    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.174    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y3    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y91     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y93     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y93     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y93     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X41Y94     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X41Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X42Y97     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X41Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y95     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y96     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X42Y96     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 2.853ns (20.215%)  route 11.260ns (79.785%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 26.006 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.521    14.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.148    14.582 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[2]_i_2/O
                         net (fo=14, routed)          2.064    16.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I2_O)        0.328    16.974 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34/O
                         net (fo=1, routed)           0.665    17.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.124    17.763 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_14/O
                         net (fo=5, routed)           1.327    19.091    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/publish_en_reg_reg_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.215 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/RAM_reg_0_15_6_8_i_15/O
                         net (fo=1, routed)           0.832    20.047    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[4]_2
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.171 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/RAM_reg_0_15_6_8_i_3/O
                         net (fo=1, routed)           0.539    20.710    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/DIB0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.554    26.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/CLK
                         clock pessimism              0.596    26.602    
                         clock uncertainty           -0.077    26.525    
    SLICE_X38Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    26.340    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -20.710    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.952ns  (logic 2.853ns (20.449%)  route 11.099ns (79.551%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 26.006 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.521    14.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.148    14.582 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[2]_i_2/O
                         net (fo=14, routed)          2.064    16.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I2_O)        0.328    16.974 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34/O
                         net (fo=1, routed)           0.665    17.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.124    17.763 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_14/O
                         net (fo=5, routed)           0.937    18.700    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/publish_en_reg_reg_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.824 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/RAM_reg_0_15_0_5_i_28/O
                         net (fo=1, routed)           0.827    19.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[5]_5
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.124    19.775 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_6/O
                         net (fo=1, routed)           0.774    20.549    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/DIC1
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.554    26.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.596    26.602    
                         clock uncertainty           -0.077    26.525    
    SLICE_X38Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    26.276    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         26.276    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.713ns  (logic 2.718ns (19.820%)  route 10.995ns (80.180%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.009ns = ( 26.009 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.805    14.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    14.841 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[5]_i_3/O
                         net (fo=14, routed)          1.287    16.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124    16.253 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_6/O
                         net (fo=8, routed)           0.614    16.867    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[4]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    16.991 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_5/O
                         net (fo=7, routed)           1.846    18.837    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.124    18.961 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    18.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    19.178 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.133    20.310    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X36Y82         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.557    26.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X36Y82         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/C
                         clock pessimism              0.596    26.605    
                         clock uncertainty           -0.077    26.528    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.380    26.148    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.148    
                         arrival time                         -20.310    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.779ns  (logic 2.853ns (20.705%)  route 10.926ns (79.295%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 26.006 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.521    14.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.148    14.582 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[2]_i_2/O
                         net (fo=14, routed)          2.064    16.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I2_O)        0.328    16.974 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34/O
                         net (fo=1, routed)           0.665    17.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.124    17.763 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_14/O
                         net (fo=5, routed)           1.137    18.900    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124    19.024 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_24/O
                         net (fo=1, routed)           0.527    19.551    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[4]_6
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124    19.675 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.701    20.376    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.554    26.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.596    26.602    
                         clock uncertainty           -0.077    26.525    
    SLICE_X38Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    26.340    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -20.376    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.538ns  (logic 2.718ns (20.077%)  route 10.820ns (79.923%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.805    14.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    14.841 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[5]_i_3/O
                         net (fo=14, routed)          1.287    16.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124    16.253 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_6/O
                         net (fo=8, routed)           0.614    16.867    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[4]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    16.991 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_5/O
                         net (fo=7, routed)           1.846    18.837    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.124    18.961 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    18.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    19.178 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.958    20.135    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X34Y81         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.480    25.932    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X34Y81         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/C
                         clock pessimism              0.596    26.528    
                         clock uncertainty           -0.077    26.451    
    SLICE_X34Y81         FDRE (Setup_fdre_C_CE)      -0.344    26.107    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.107    
                         arrival time                         -20.135    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 2.607ns (19.231%)  route 10.949ns (80.769%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.671    14.584    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.708 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg[7]_i_4/O
                         net (fo=56, routed)          2.282    16.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg_reg[6]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.152    17.142 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/databuffer_reg[31]_i_5/O
                         net (fo=4, routed)           1.881    19.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg
    SLICE_X22Y87         LUT6 (Prop_lut6_I2_O)        0.326    19.349 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg[31]_i_1/O
                         net (fo=8, routed)           0.805    20.153    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[31]
    SLICE_X19Y85         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X19Y85         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[25]/C
                         clock pessimism              0.495    26.433    
                         clock uncertainty           -0.077    26.356    
    SLICE_X19Y85         FDRE (Setup_fdre_C_CE)      -0.205    26.151    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         26.151    
                         arrival time                         -20.153    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.524ns  (logic 2.718ns (20.098%)  route 10.806ns (79.902%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.009ns = ( 26.009 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.805    14.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124    14.841 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[5]_i_3/O
                         net (fo=14, routed)          1.287    16.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X32Y88         LUT4 (Prop_lut4_I0_O)        0.124    16.253 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_6/O
                         net (fo=8, routed)           0.614    16.867    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[4]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    16.991 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_5/O
                         net (fo=7, routed)           1.846    18.837    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I4_O)        0.124    18.961 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    18.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    19.178 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.943    20.121    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X37Y82         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.557    26.009    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X37Y82         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/C
                         clock pessimism              0.596    26.605    
                         clock uncertainty           -0.077    26.528    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.380    26.148    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.148    
                         arrival time                         -20.121    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.618ns  (logic 2.853ns (20.950%)  route 10.765ns (79.050%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 26.006 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.521    14.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X34Y89         LUT5 (Prop_lut5_I3_O)        0.148    14.582 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[2]_i_2/O
                         net (fo=14, routed)          2.064    16.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_0
    SLICE_X39Y86         LUT3 (Prop_lut3_I2_O)        0.328    16.974 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34/O
                         net (fo=1, routed)           0.665    17.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_34_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.124    17.763 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_14/O
                         net (fo=5, routed)           0.808    18.571    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/w_ptr_reg_reg[0]
    SLICE_X32Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.695 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_15_0_5_i_18/O
                         net (fo=2, routed)           0.681    19.376    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[4]_5
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.500 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_2/O
                         net (fo=1, routed)           0.715    20.215    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/DIA1
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.554    26.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y80         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.596    26.602    
                         clock uncertainty           -0.077    26.525    
    SLICE_X38Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.267    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.267    
                         arrival time                         -20.215    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 2.607ns (19.400%)  route 10.831ns (80.600%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 25.939 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.671    14.584    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.708 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg[7]_i_4/O
                         net (fo=56, routed)          2.282    16.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg_reg[6]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.152    17.142 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/databuffer_reg[31]_i_5/O
                         net (fo=4, routed)           1.881    19.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg
    SLICE_X22Y87         LUT6 (Prop_lut6_I2_O)        0.326    19.349 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg[31]_i_1/O
                         net (fo=8, routed)           0.686    20.035    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[31]
    SLICE_X18Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.487    25.939    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X18Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[31]/C
                         clock pessimism              0.495    26.435    
                         clock uncertainty           -0.077    26.358    
    SLICE_X18Y88         FDRE (Setup_fdre_C_CE)      -0.205    26.153    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         26.153    
                         arrival time                         -20.035    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        13.425ns  (logic 2.607ns (19.418%)  route 10.818ns (80.581%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     7.053 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/Q
                         net (fo=27, routed)          1.239     8.292    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[4]
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.416 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.325     8.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y93         LUT2 (Prop_lut2_I1_O)        0.124     8.865 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.899     9.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.124     9.888 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.888    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.401    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.640 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.857    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_5
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.301    11.798 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=2, routed)           0.990    12.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.912 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=22, routed)          1.671    14.584    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X35Y89         LUT5 (Prop_lut5_I3_O)        0.124    14.708 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg[7]_i_4/O
                         net (fo=56, routed)          2.282    16.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/vaddr_reg_reg[6]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.152    17.142 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/databuffer_reg[31]_i_5/O
                         net (fo=4, routed)           1.881    19.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg
    SLICE_X22Y87         LUT6 (Prop_lut6_I2_O)        0.326    19.349 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg[31]_i_1/O
                         net (fo=8, routed)           0.673    20.022    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[31]
    SLICE_X17Y87         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X17Y87         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[28]/C
                         clock pessimism              0.495    26.434    
                         clock uncertainty           -0.077    26.357    
    SLICE_X17Y87         FDRE (Setup_fdre_C_CE)      -0.205    26.152    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         26.152    
                         arrival time                         -20.022    
  -------------------------------------------------------------------
                         slack                                  6.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y79         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     2.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/ADDRD0
    SLICE_X38Y79         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X38Y79         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1/CLK
                         clock pessimism             -0.602     2.037    
    SLICE_X38Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.991%)  route 0.221ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.561     2.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141     2.146 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.221     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD2
    SLICE_X32Y92         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X32Y92         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.601     2.020    
    SLICE_X32Y92         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.274    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.991%)  route 0.221ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.561     2.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y93         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141     2.146 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.221     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD2
    SLICE_X32Y92         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.829     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X32Y92         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.601     2.020    
    SLICE_X32Y92         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.274    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16     unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16     unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y86     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/publish_req_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y87     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y88     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y88     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y87     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y87     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y85     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y85     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y94     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y94     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y94     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y94     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y84     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y80     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :            6  Failing Endpoints,  Worst Slack       -7.099ns,  Total Violation      -41.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.099ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.712ns (20.828%)  route 6.508ns (79.172%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.835    14.687    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    14.811 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1/O
                         net (fo=1, routed)           0.000    14.811    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.029     7.712    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                 -7.099    

Slack (VIOLATED) :        -7.080ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 1.712ns (20.870%)  route 6.491ns (79.130%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.818    14.670    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    14.794 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1/O
                         net (fo=1, routed)           0.000    14.794    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.031     7.714    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                 -7.080    

Slack (VIOLATED) :        -7.079ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 1.738ns (21.078%)  route 6.508ns (78.922%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.835    14.687    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.150    14.837 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0/O
                         net (fo=1, routed)           0.000    14.837    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.075     7.758    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 -7.079    

Slack (VIOLATED) :        -7.066ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 1.742ns (21.159%)  route 6.491ns (78.841%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.818    14.670    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.154    14.824 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0/O
                         net (fo=1, routed)           0.000    14.824    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.075     7.758    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                 -7.066    

Slack (VIOLATED) :        -6.679ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 1.712ns (21.943%)  route 6.090ns (78.057%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.417    14.269    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    14.393 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1/O
                         net (fo=1, routed)           0.000    14.393    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.031     7.714    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                         -14.393    
  -------------------------------------------------------------------
                         slack                                 -6.679    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 1.707ns (21.893%)  route 6.090ns (78.107%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     7.047 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/Q
                         net (fo=2, routed)           0.945     7.992    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[2]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.116 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     8.116    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_7__2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.649 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.649    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.766 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.766    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.883 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.883    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.000 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           4.728    13.728    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.852 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.417    14.269    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.119    14.388 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0/O
                         net (fo=1, routed)           0.000    14.388    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.116     7.881    
                         clock uncertainty           -0.198     7.683    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.075     7.758    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 -6.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.364ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.505ns (17.606%)  route 2.363ns (82.394%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.146     4.820    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.049     4.869 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0/O
                         net (fo=1, routed)           0.000     4.869    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.107     1.505    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           4.869    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.501ns (17.491%)  route 2.363ns (82.509%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.146     4.820    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.045     4.865 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1/O
                         net (fo=1, routed)           0.000     4.865    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.092     1.490    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.491ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.498ns (16.629%)  route 2.497ns (83.371%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.280     4.954    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.042     4.996 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0/O
                         net (fo=1, routed)           0.000     4.996    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.107     1.505    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           4.996    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.498ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.500ns (16.654%)  route 2.502ns (83.346%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.285     4.959    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.044     5.003 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0/O
                         net (fo=1, routed)           0.000     5.003    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.107     1.505    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           5.003    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.510ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.501ns (16.712%)  route 2.497ns (83.288%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.280     4.954    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.999 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1/O
                         net (fo=1, routed)           0.000     4.999    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.091     1.489    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.514ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.501ns (16.682%)  route 2.502ns (83.318%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.557     2.001    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X24Y91         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDRE (Prop_fdre_C_Q)         0.164     2.165 f  unity_i/unity_ctrl_0/U0/addr4_out_reg[4]/Q
                         net (fo=2, routed)           0.162     2.327    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[4]
    SLICE_X24Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.370 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2/O
                         net (fo=1, routed)           0.000     2.370    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.454 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.454    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.494 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.494    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.534 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.534    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.574 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           2.055     4.629    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.045     4.674 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.285     4.959    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.045     5.004 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1/O
                         net (fo=1, routed)           0.000     5.004    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.859     1.229    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y11         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism             -0.029     1.200    
                         clock uncertainty            0.198     1.398    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.092     1.490    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  3.514    





---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -3.734ns,  Total Violation     -108.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        3.081ns  (logic 0.580ns (18.827%)  route 2.501ns (81.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 266.434 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.834   269.758    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.744    
                         clock uncertainty           -0.197   266.548    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524   266.024    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.024    
                         arrival time                        -269.758    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        3.081ns  (logic 0.580ns (18.827%)  route 2.501ns (81.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 266.434 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.834   269.758    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.311   266.744    
                         clock uncertainty           -0.197   266.548    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524   266.024    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.024    
                         arrival time                        -269.758    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        3.081ns  (logic 0.580ns (18.827%)  route 2.501ns (81.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 266.434 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.834   269.758    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.311   266.744    
                         clock uncertainty           -0.197   266.548    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524   266.024    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.024    
                         arrival time                        -269.758    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        3.081ns  (logic 0.580ns (18.827%)  route 2.501ns (81.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 266.434 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.834   269.758    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y92         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.311   266.744    
                         clock uncertainty           -0.197   266.548    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524   266.024    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.024    
                         arrival time                        -269.758    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X42Y93         FDRE (Setup_fdre_C_R)       -0.524   266.025    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.025    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X42Y93         FDRE (Setup_fdre_C_R)       -0.524   266.025    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.025    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X42Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X42Y93         FDRE (Setup_fdre_C_R)       -0.524   266.025    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.025    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X43Y93         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X43Y93         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.745%)  route 2.357ns (80.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.691   269.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X43Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X43Y93         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -269.614    
  -------------------------------------------------------------------
                         slack                                 -3.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.503ns (77.519%)  route 0.146ns (22.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.587     2.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.146     2.567    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.113     2.680 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.680    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X43Y89         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y89         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.091     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.512ns (76.987%)  route 0.153ns (23.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.587     2.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.425 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.153     2.578    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.118     2.696 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.696    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.092     2.640    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.523ns (77.645%)  route 0.151ns (22.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.587     2.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.509 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.151     2.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.045     2.705 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.705    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.091     2.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.431ns (62.936%)  route 0.254ns (37.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.587     2.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.417 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.254     2.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.045     2.716 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.716    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.092     2.640    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.523ns (73.200%)  route 0.191ns (26.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y88         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.510 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.191     2.702    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.045     2.747 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.747    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.092     2.640    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.473%)  route 0.548ns (79.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=7, routed)           0.548     2.723    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[2]
    SLICE_X42Y97         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.861     2.653    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X42Y97         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.355    
                         clock uncertainty            0.197     2.551    
    SLICE_X42Y97         FDCE (Hold_fdce_C_D)         0.059     2.610    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.603ns (80.564%)  route 0.145ns (19.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y88         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.524 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.145     2.670    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][6]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.111     2.781 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.781    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.092     2.640    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.603ns (80.027%)  route 0.150ns (19.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.587     2.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.150     2.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.111     2.785 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.785    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.092     2.640    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.141%)  route 0.596ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.596     2.771    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[0]
    SLICE_X41Y94         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y94         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.070     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.440%)  route 0.567ns (77.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X38Y87         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     2.193 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.567     2.760    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X38Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.856     2.648    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X38Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.350    
                         clock uncertainty            0.197     2.546    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.052     2.598    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  unity_clk

Setup :           32  Failing Endpoints,  Worst Slack      -13.163ns,  Total Violation     -414.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.163ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        21.074ns  (logic 8.851ns (41.999%)  route 12.223ns (58.001%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.289    37.515    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.329    37.844 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0/O
                         net (fo=1, routed)           1.080    38.923    unity_i/unity_ctrl_0/U0/addr2_in[22]
    SLICE_X19Y66         LUT6 (Prop_lut6_I4_O)        0.124    39.047 r  unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    39.047    unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_1_n_0
    SLICE_X19Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.483    25.935    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X19Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/C
                         clock pessimism              0.116    26.051    
                         clock uncertainty           -0.198    25.853    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)        0.032    25.885    unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         25.885    
                         arrival time                         -39.047    
  -------------------------------------------------------------------
                         slack                                -13.163    

Slack (VIOLATED) :        -13.085ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        21.043ns  (logic 8.851ns (42.062%)  route 12.192ns (57.938%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 25.936 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.141    37.367    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.329    37.696 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0/O
                         net (fo=1, routed)           1.196    38.892    unity_i/unity_ctrl_0/U0/addr2_in[6]
    SLICE_X16Y65         LUT6 (Prop_lut6_I4_O)        0.124    39.016 r  unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    39.016    unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_1_n_0
    SLICE_X16Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.484    25.936    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/C
                         clock pessimism              0.116    26.052    
                         clock uncertainty           -0.198    25.854    
    SLICE_X16Y65         FDRE (Setup_fdre_C_D)        0.077    25.931    unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         25.931    
                         arrival time                         -39.016    
  -------------------------------------------------------------------
                         slack                                -13.085    

Slack (VIOLATED) :        -13.061ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.974ns  (logic 8.851ns (42.201%)  route 12.123ns (57.799%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 25.936 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.156    37.381    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X17Y64         LUT4 (Prop_lut4_I1_O)        0.329    37.710 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0/O
                         net (fo=1, routed)           1.113    38.823    unity_i/unity_ctrl_0/U0/addr2_in[30]
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    38.947 r  unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    38.947    unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_1_n_0
    SLICE_X17Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.484    25.936    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/C
                         clock pessimism              0.116    26.052    
                         clock uncertainty           -0.198    25.854    
    SLICE_X17Y65         FDRE (Setup_fdre_C_D)        0.032    25.886    unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -38.947    
  -------------------------------------------------------------------
                         slack                                -13.061    

Slack (VIOLATED) :        -13.061ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        21.019ns  (logic 8.851ns (42.109%)  route 12.168ns (57.891%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.294    37.520    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X16Y64         LUT4 (Prop_lut4_I1_O)        0.329    37.849 r  unity_i/RUNNING_AVG_0/U0/output_out[21]_INST_0/O
                         net (fo=1, routed)           1.020    38.868    unity_i/unity_ctrl_0/U0/addr2_in[21]
    SLICE_X16Y64         LUT6 (Prop_lut6_I4_O)        0.124    38.992 r  unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_1/O
                         net (fo=1, routed)           0.000    38.992    unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_1_n_0
    SLICE_X16Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X16Y64         FDRE (Setup_fdre_C_D)        0.077    25.932    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         25.932    
                         arrival time                         -38.992    
  -------------------------------------------------------------------
                         slack                                -13.061    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        21.023ns  (logic 8.851ns (42.102%)  route 12.172ns (57.898%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.193    37.418    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X16Y63         LUT4 (Prop_lut4_I1_O)        0.329    37.747 r  unity_i/RUNNING_AVG_0/U0/output_out[1]_INST_0/O
                         net (fo=1, routed)           1.125    38.872    unity_i/unity_ctrl_0/U0/addr2_in[1]
    SLICE_X16Y63         LUT6 (Prop_lut6_I0_O)        0.124    38.996 r  unity_i/unity_ctrl_0/U0/mem_data_in[1]_i_1/O
                         net (fo=1, routed)           0.000    38.996    unity_i/unity_ctrl_0/U0/mem_data_in[1]_i_1_n_0
    SLICE_X16Y63         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y63         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X16Y63         FDRE (Setup_fdre_C_D)        0.081    25.936    unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         25.936    
                         arrival time                         -38.996    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.051ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.964ns  (logic 8.851ns (42.221%)  route 12.113ns (57.779%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.161    37.386    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X17Y62         LUT4 (Prop_lut4_I1_O)        0.329    37.715 r  unity_i/RUNNING_AVG_0/U0/output_out[0]_INST_0/O
                         net (fo=1, routed)           1.097    38.813    unity_i/unity_ctrl_0/U0/addr2_in[0]
    SLICE_X17Y63         LUT6 (Prop_lut6_I1_O)        0.124    38.937 r  unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    38.937    unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_1_n_0
    SLICE_X17Y63         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y63         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X17Y63         FDRE (Setup_fdre_C_D)        0.031    25.886    unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -38.937    
  -------------------------------------------------------------------
                         slack                                -13.051    

Slack (VIOLATED) :        -13.033ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.941ns  (logic 8.851ns (42.266%)  route 12.090ns (57.734%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.156    37.381    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X17Y65         LUT4 (Prop_lut4_I1_O)        0.329    37.710 r  unity_i/RUNNING_AVG_0/U0/output_out[24]_INST_0/O
                         net (fo=1, routed)           1.081    38.790    unity_i/unity_ctrl_0/U0/addr2_in[24]
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.124    38.914 r  unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    38.914    unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.483    25.935    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/C
                         clock pessimism              0.116    26.051    
                         clock uncertainty           -0.198    25.853    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)        0.029    25.882    unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         25.882    
                         arrival time                         -38.914    
  -------------------------------------------------------------------
                         slack                                -13.033    

Slack (VIOLATED) :        -13.019ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.981ns  (logic 8.851ns (42.186%)  route 12.130ns (57.814%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 25.936 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.284    37.510    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.329    37.839 r  unity_i/RUNNING_AVG_0/U0/output_out[11]_INST_0/O
                         net (fo=1, routed)           0.991    38.830    unity_i/unity_ctrl_0/U0/addr2_in[11]
    SLICE_X20Y64         LUT6 (Prop_lut6_I4_O)        0.124    38.954 r  unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    38.954    unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_1_n_0
    SLICE_X20Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.484    25.936    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X20Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/C
                         clock pessimism              0.116    26.052    
                         clock uncertainty           -0.198    25.854    
    SLICE_X20Y64         FDRE (Setup_fdre_C_D)        0.081    25.935    unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         25.935    
                         arrival time                         -38.954    
  -------------------------------------------------------------------
                         slack                                -13.019    

Slack (VIOLATED) :        -13.019ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.929ns  (logic 8.851ns (42.290%)  route 12.078ns (57.710%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 25.934 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.175    37.400    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X20Y65         LUT4 (Prop_lut4_I1_O)        0.329    37.729 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0/O
                         net (fo=1, routed)           1.049    38.778    unity_i/unity_ctrl_0/U0/addr2_in[14]
    SLICE_X21Y66         LUT6 (Prop_lut6_I4_O)        0.124    38.902 r  unity_i/unity_ctrl_0/U0/mem_data_in[14]_i_1/O
                         net (fo=1, routed)           0.000    38.902    unity_i/unity_ctrl_0/U0/mem_data_in[14]_i_1_n_0
    SLICE_X21Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.482    25.934    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X21Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/C
                         clock pessimism              0.116    26.050    
                         clock uncertainty           -0.198    25.852    
    SLICE_X21Y66         FDRE (Setup_fdre_C_D)        0.032    25.884    unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                         -38.902    
  -------------------------------------------------------------------
                         slack                                -13.019    

Slack (VIOLATED) :        -13.010ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        20.922ns  (logic 8.851ns (42.304%)  route 12.071ns (57.696%))
  Logic Levels:           36  (CARRY4=26 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.665    17.973    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y37         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.518    18.491 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[10]/Q
                         net (fo=54, routed)          1.136    19.627    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[10]
    SLICE_X23Y43         LUT3 (Prop_lut3_I2_O)        0.152    19.779 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154/O
                         net (fo=6, routed)           1.044    20.823    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_154_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.149 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452/O
                         net (fo=1, routed)           0.000    21.149    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_452_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.699 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396/CO[3]
                         net (fo=1, routed)           0.000    21.699    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_396_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_348/O[1]
                         net (fo=2, routed)           1.378    23.411    unity_i/RUNNING_AVG_0/U0_n_3549
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.332    23.743 r  unity_i/RUNNING_AVG_0/output_out[2]_INST_0_i_331/O
                         net (fo=2, routed)           0.613    24.356    unity_i/RUNNING_AVG_0/U0/sum_var_reg[6]_3[3]
    SLICE_X1Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    24.944 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266/CO[3]
                         net (fo=1, routed)           0.000    24.944    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_266_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.278 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186/O[1]
                         net (fo=2, routed)           1.002    26.280    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_186_n_6
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.329    26.609 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178/O
                         net (fo=2, routed)           1.153    27.762    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_178_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.332    28.094 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182/O
                         net (fo=1, routed)           0.000    28.094    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_182_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.492 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.492    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.606    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_59_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.720 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.720    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_23_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.834 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.834    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_11_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.948 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.001    28.948    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.062 r  unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.062    unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.176    unity_i/RUNNING_AVG_0/U0/output_out[6]_INST_0_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.290    unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.404    unity_i/RUNNING_AVG_0/U0/output_out[14]_INST_0_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.518    unity_i/RUNNING_AVG_0/U0/output_out[18]_INST_0_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.632    unity_i/RUNNING_AVG_0/U0/output_out[22]_INST_0_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.746    unity_i/RUNNING_AVG_0/U0/output_out[26]_INST_0_i_1_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.860    unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0_i_1_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.082 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_1/O[0]
                         net (fo=14, routed)          1.188    31.270    unity_i/RUNNING_AVG_0/U0_n_3365
    SLICE_X23Y57         LUT3 (Prop_lut3_I0_O)        0.299    31.569 f  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454/O
                         net (fo=3, routed)           0.895    32.465    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_454_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I1_O)        0.124    32.589 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375/O
                         net (fo=1, routed)           0.615    33.204    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_375_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.730 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293/CO[3]
                         net (fo=1, routed)           0.000    33.730    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_293_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194/CO[3]
                         net (fo=1, routed)           0.000    33.844    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_194_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.958    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_131_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.072 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95/CO[3]
                         net (fo=1, routed)           0.000    34.072    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_95_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.186 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.186    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_31_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.408 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14/O[0]
                         net (fo=3, routed)           0.830    35.237    unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_14_n_7
    SLICE_X19Y62         LUT2 (Prop_lut2_I1_O)        0.299    35.536 r  unity_i/RUNNING_AVG_0/output_out[31]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    35.536    unity_i/RUNNING_AVG_0/U0/sum_var_reg[40]_304[0]
    SLICE_X19Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.068 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.068    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.225 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          1.171    37.396    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X17Y63         LUT4 (Prop_lut4_I1_O)        0.329    37.725 r  unity_i/RUNNING_AVG_0/U0/output_out[9]_INST_0/O
                         net (fo=1, routed)           1.046    38.771    unity_i/unity_ctrl_0/U0/addr2_in[9]
    SLICE_X17Y64         LUT6 (Prop_lut6_I4_O)        0.124    38.895 r  unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_1/O
                         net (fo=1, routed)           0.000    38.895    unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_1_n_0
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)        0.031    25.886    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -38.895    
  -------------------------------------------------------------------
                         slack                                -13.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.467ns (10.893%)  route 3.820ns (89.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.588ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.573     2.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X41Y11         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDSE (Prop_fdse_C_Q)         0.367     3.133 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/Q
                         net (fo=32, routed)          3.820     6.952    unity_i/unity_ctrl_0/U0/addr1_in[14]
    SLICE_X21Y66         LUT6 (Prop_lut6_I2_O)        0.100     7.052 r  unity_i/unity_ctrl_0/U0/mem_data_in[14]_i_1/O
                         net (fo=1, routed)           0.000     7.052    unity_i/unity_ctrl_0/U0/mem_data_in[14]_i_1_n_0
    SLICE_X21Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.654     6.588    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X21Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]/C
                         clock pessimism             -0.116     6.472    
                         clock uncertainty            0.198     6.671    
    SLICE_X21Y66         FDRE (Hold_fdre_C_D)         0.271     6.942    unity_i/unity_ctrl_0/U0/mem_data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.942    
                         arrival time                           7.052    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.762ns (32.391%)  route 1.591ns (67.609%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.441     2.715    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X17Y63         LUT4 (Prop_lut4_I1_O)        0.114     2.829 r  unity_i/RUNNING_AVG_0/U0/output_out[3]_INST_0/O
                         net (fo=1, routed)           0.379     3.208    unity_i/unity_ctrl_0/U0/addr2_in[3]
    SLICE_X16Y62         LUT6 (Prop_lut6_I0_O)        0.045     3.253 r  unity_i/unity_ctrl_0/U0/mem_data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     3.253    unity_i/unity_ctrl_0/U0/mem_data_in[3]_i_1_n_0
    SLICE_X16Y62         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y62         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/C
                         clock pessimism             -0.029     2.589    
                         clock uncertainty            0.198     2.787    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.121     2.908    unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.762ns (32.325%)  route 1.595ns (67.675%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.489     2.764    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X16Y65         LUT4 (Prop_lut4_I1_O)        0.114     2.878 r  unity_i/RUNNING_AVG_0/U0/output_out[10]_INST_0/O
                         net (fo=1, routed)           0.335     3.213    unity_i/unity_ctrl_0/U0/addr2_in[10]
    SLICE_X16Y65         LUT6 (Prop_lut6_I4_O)        0.045     3.258 r  unity_i/unity_ctrl_0/U0/mem_data_in[10]_i_1/O
                         net (fo=1, routed)           0.000     3.258    unity_i/unity_ctrl_0/U0/mem_data_in[10]_i_1_n_0
    SLICE_X16Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.824     2.616    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y65         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/C
                         clock pessimism             -0.029     2.587    
                         clock uncertainty            0.198     2.785    
    SLICE_X16Y65         FDRE (Hold_fdre_C_D)         0.121     2.906    unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.762ns (32.351%)  route 1.593ns (67.649%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.517     2.791    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X20Y67         LUT4 (Prop_lut4_I1_O)        0.114     2.905 r  unity_i/RUNNING_AVG_0/U0/output_out[23]_INST_0/O
                         net (fo=1, routed)           0.306     3.211    unity_i/unity_ctrl_0/U0/addr2_in[23]
    SLICE_X20Y67         LUT6 (Prop_lut6_I4_O)        0.045     3.256 r  unity_i/unity_ctrl_0/U0/mem_data_in[23]_i_1/O
                         net (fo=1, routed)           0.000     3.256    unity_i/unity_ctrl_0/U0/mem_data_in[23]_i_1_n_0
    SLICE_X20Y67         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.821     2.613    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X20Y67         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/C
                         clock pessimism             -0.029     2.584    
                         clock uncertainty            0.198     2.782    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.121     2.903    unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.762ns (32.723%)  route 1.567ns (67.277%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.454     2.728    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X19Y66         LUT4 (Prop_lut4_I1_O)        0.114     2.842 r  unity_i/RUNNING_AVG_0/U0/output_out[7]_INST_0/O
                         net (fo=1, routed)           0.342     3.184    unity_i/unity_ctrl_0/U0/addr2_in[7]
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.229 r  unity_i/unity_ctrl_0/U0/mem_data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     3.229    unity_i/unity_ctrl_0/U0/mem_data_in[7]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/C
                         clock pessimism             -0.029     2.586    
                         clock uncertainty            0.198     2.784    
    SLICE_X17Y66         FDRE (Hold_fdre_C_D)         0.092     2.876    unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.762ns (32.137%)  route 1.609ns (67.863%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.517     2.792    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X16Y64         LUT4 (Prop_lut4_I1_O)        0.114     2.906 r  unity_i/RUNNING_AVG_0/U0/output_out[21]_INST_0/O
                         net (fo=1, routed)           0.321     3.227    unity_i/unity_ctrl_0/U0/addr2_in[21]
    SLICE_X16Y64         LUT6 (Prop_lut6_I4_O)        0.045     3.272 r  unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_1/O
                         net (fo=1, routed)           0.000     3.272    unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_1_n_0
    SLICE_X16Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.617    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/C
                         clock pessimism             -0.029     2.588    
                         clock uncertainty            0.198     2.786    
    SLICE_X16Y64         FDRE (Hold_fdre_C_D)         0.120     2.906    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.762ns (32.090%)  route 1.613ns (67.910%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.468     2.742    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X20Y65         LUT4 (Prop_lut4_I1_O)        0.114     2.856 r  unity_i/RUNNING_AVG_0/U0/output_out[20]_INST_0/O
                         net (fo=1, routed)           0.374     3.230    unity_i/unity_ctrl_0/U0/addr2_in[20]
    SLICE_X20Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.275 r  unity_i/unity_ctrl_0/U0/mem_data_in[20]_i_1/O
                         net (fo=1, routed)           0.000     3.275    unity_i/unity_ctrl_0/U0/mem_data_in[20]_i_1_n_0
    SLICE_X20Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.822     2.614    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X20Y66         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[20]/C
                         clock pessimism             -0.029     2.585    
                         clock uncertainty            0.198     2.783    
    SLICE_X20Y66         FDRE (Hold_fdre_C_D)         0.121     2.904    unity_i/unity_ctrl_0/U0/mem_data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.762ns (32.330%)  route 1.595ns (67.670%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.475     2.750    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.114     2.864 r  unity_i/RUNNING_AVG_0/U0/output_out[25]_INST_0/O
                         net (fo=1, routed)           0.349     3.212    unity_i/unity_ctrl_0/U0/addr2_in[25]
    SLICE_X17Y64         LUT6 (Prop_lut6_I4_O)        0.045     3.257 r  unity_i/unity_ctrl_0/U0/mem_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000     3.257    unity_i/unity_ctrl_0/U0/mem_data_in[25]_i_1_n_0
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.617    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[25]/C
                         clock pessimism             -0.029     2.588    
                         clock uncertainty            0.198     2.786    
    SLICE_X17Y64         FDRE (Hold_fdre_C_D)         0.092     2.878    unity_i/unity_ctrl_0/U0/mem_data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.762ns (31.867%)  route 1.629ns (68.133%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X24Y44         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  unity_i/RUNNING_AVG_0/U0/sum_var_reg[37]/Q
                         net (fo=69, routed)          0.771     1.835    unity_i/RUNNING_AVG_0/U0/sum_var_reg__0[37]
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438/O
                         net (fo=1, routed)           0.000     1.880    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_438_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362/CO[3]
                         net (fo=1, routed)           0.000     1.995    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_362_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292/CO[3]
                         net (fo=1, routed)           0.000     2.034    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_292_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.073 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193/CO[3]
                         net (fo=1, routed)           0.000     2.073    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_193_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.112 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.112    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_130_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.151 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.151    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_94_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.190 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.190    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_30_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.229 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.229    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_13_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.274 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2/CO[1]
                         net (fo=32, routed)          0.509     2.784    unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_2_n_2
    SLICE_X16Y62         LUT4 (Prop_lut4_I1_O)        0.114     2.898 r  unity_i/RUNNING_AVG_0/U0/output_out[8]_INST_0/O
                         net (fo=1, routed)           0.349     3.247    unity_i/unity_ctrl_0/U0/addr2_in[8]
    SLICE_X16Y62         LUT6 (Prop_lut6_I4_O)        0.045     3.292 r  unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     3.292    unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_1_n_0
    SLICE_X16Y62         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X16Y62         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/C
                         clock pessimism             -0.029     2.589    
                         clock uncertainty            0.198     2.787    
    SLICE_X16Y62         FDRE (Hold_fdre_C_D)         0.121     2.908    unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.209ns (8.855%)  route 2.151ns (91.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.564     0.905    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y2          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDSE (Prop_fdse_C_Q)         0.164     1.069 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/Q
                         net (fo=303, routed)         2.151     3.220    unity_i/unity_ctrl_0/U0/addr0_in[9]
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.045     3.265 r  unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     3.265    unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_1_n_0
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.617    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X17Y64         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/C
                         clock pessimism             -0.029     2.588    
                         clock uncertainty            0.198     2.786    
    SLICE_X17Y64         FDRE (Hold_fdre_C_D)         0.092     2.878    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.340ns,  Total Violation      -34.299ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.958ns  (logic 1.336ns (68.243%)  route 0.622ns (31.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.596 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.622   248.218    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.254   245.878    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.878    
                         arrival time                        -248.218    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.826ns  (logic 1.343ns (73.529%)  route 0.483ns (26.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.603 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.483   248.087    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.317   245.815    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.815    
                         arrival time                        -248.087    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.026ns  (logic 1.317ns (65.008%)  route 0.709ns (34.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.577 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.709   248.286    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.092   246.040    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        246.040    
                         arrival time                        -248.286    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.173ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.983ns  (logic 1.314ns (66.270%)  route 0.669ns (33.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.574 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.669   248.243    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.062   246.070    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.070    
                         arrival time                        -248.243    
  -------------------------------------------------------------------
                         slack                                 -2.173    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.687ns  (logic 1.344ns (79.647%)  route 0.343ns (20.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.604 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.343   247.948    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X43Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)       -0.262   245.870    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.870    
                         arrival time                        -247.948    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.678ns  (logic 1.344ns (80.074%)  route 0.334ns (19.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.604 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.334   247.939    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.247   245.885    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.885    
                         arrival time                        -247.939    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.831ns  (logic 1.309ns (71.508%)  route 0.522ns (28.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.569 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.522   248.091    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.040   246.092    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        246.092    
                         arrival time                        -248.091    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.605ns  (logic 0.419ns (26.100%)  route 1.186ns (73.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.419   246.679 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.186   247.866    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)       -0.256   245.876    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.876    
                         arrival time                        -247.866    
  -------------------------------------------------------------------
                         slack                                 -1.989    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.737%)  route 1.316ns (74.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X41Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456   246.716 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/Q
                         net (fo=2, routed)           1.316   248.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg
    SLICE_X40Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X40Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.067   246.065    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]
  -------------------------------------------------------------------
                         required time                        246.065    
                         arrival time                        -248.032    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.743ns  (logic 1.309ns (75.085%)  route 0.434ns (24.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 246.018 - 240.000 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 246.260 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.743   246.260    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.569 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.434   248.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.566   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism              0.311   246.329    
                         clock uncertainty           -0.197   246.132    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)       -0.093   246.039    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        246.039    
                         arrival time                        -248.004    
  -------------------------------------------------------------------
                         slack                                 -1.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.478ns (73.473%)  route 0.173ns (26.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.512 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.173     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.078     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.394ns (69.922%)  route 0.169ns (30.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.428 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.169     2.598    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)        -0.026     2.524    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.478ns (74.880%)  route 0.160ns (25.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.512 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.160     2.672    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.047     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.388ns (60.730%)  route 0.251ns (39.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.422 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.251     2.673    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.047     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.492ns (80.994%)  route 0.115ns (19.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.526 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.115     2.642    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.010     2.560    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.492ns (80.861%)  route 0.116ns (19.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y96         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.526 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.116     2.643    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X43Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y95         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.006     2.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.390ns (62.330%)  route 0.236ns (37.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.424 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.236     2.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.007     2.557    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.386ns (54.535%)  route 0.322ns (45.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y95         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.420 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.322     2.742    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X43Y96         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.071     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.965%)  route 0.565ns (80.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X41Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/Q
                         net (fo=2, routed)           0.565     2.740    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg
    SLICE_X37Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.858     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X37Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.548    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.070     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.660%)  route 0.576ns (80.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.586     2.030    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X39Y88         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     2.171 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.576     2.747    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[0]
    SLICE_X39Y87         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.854     2.646    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X39Y87         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.348    
                         clock uncertainty            0.197     2.544    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.070     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -3.444ns,  Total Violation      -30.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.998ns  (logic 0.580ns (19.344%)  route 2.418ns (80.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns = ( 266.436 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.751   269.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y97         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.567   266.436    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X42Y97         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.746    
                         clock uncertainty           -0.197   266.550    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319   266.231    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.231    
                         arrival time                        -269.675    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.563   269.487    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.487    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.340ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.807ns  (logic 0.580ns (20.662%)  route 2.227ns (79.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.677ns = ( 266.677 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.743   266.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456   267.133 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.667   268.800    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124   268.924 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.560   269.484    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y94         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566   266.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y94         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -269.484    
  -------------------------------------------------------------------
                         slack                                 -3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.727%)  route 0.566ns (75.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.247     2.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y94         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y94         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.254     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y95         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y95         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     2.458    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.561%)  route 0.638ns (77.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.319     2.857    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X42Y97         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.861     2.653    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X42Y97         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.355    
                         clock uncertainty            0.197     2.551    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067     2.484    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.511ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.580ns (14.567%)  route 3.402ns (85.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.099    10.657    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X36Y92         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X36Y92         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                 15.511    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.580ns (14.583%)  route 3.397ns (85.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.094    10.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X37Y92         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y92         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.580ns (14.583%)  route 3.397ns (85.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.094    10.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X37Y92         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y92         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.580ns (14.583%)  route 3.397ns (85.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.094    10.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X37Y92         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X37Y92         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.580ns (15.120%)  route 3.256ns (84.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.953    10.511    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X36Y91         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X36Y91         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.580ns (15.120%)  route 3.256ns (84.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.953    10.511    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X36Y91         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X36Y91         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.580ns (15.120%)  route 3.256ns (84.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 26.016 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.953    10.511    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X36Y91         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.564    26.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X36Y91         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism              0.633    26.649    
                         clock uncertainty           -0.077    26.572    
    SLICE_X36Y91         FDCE (Recov_fdce_C_CLR)     -0.405    26.167    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.748ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.580ns (15.493%)  route 3.164ns (84.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 26.015 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.860    10.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X36Y89         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.563    26.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X36Y89         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.633    26.648    
                         clock uncertainty           -0.077    26.571    
    SLICE_X36Y89         FDCE (Recov_fdce_C_CLR)     -0.405    26.166    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                 15.748    

Slack (MET) :             15.752ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.580ns (15.511%)  route 3.159ns (84.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 26.015 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.856    10.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X37Y89         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.563    26.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X37Y89         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.633    26.648    
                         clock uncertainty           -0.077    26.571    
    SLICE_X37Y89         FDCE (Recov_fdce_C_CLR)     -0.405    26.166    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 15.752    

Slack (MET) :             15.752ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.580ns (15.511%)  route 3.159ns (84.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 26.015 - 20.000 ) 
    Source Clock Delay      (SCD):    6.675ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.741     6.675    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     7.131 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          2.303     9.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.558 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.856    10.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X37Y89         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         1.563    26.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X37Y89         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.633    26.648    
                         clock uncertainty           -0.077    26.571    
    SLICE_X37Y89         FDCE (Recov_fdce_C_CLR)     -0.405    26.166    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 15.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.590     2.034    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X40Y93         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     2.175 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          0.455     2.630    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.675 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.190     2.865    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X38Y89         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.856     2.648    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X38Y89         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.582     2.066    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.317     2.854    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.317     2.854    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.317     2.854    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.317     2.854    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.317     2.854    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X41Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X41Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.322     2.859    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X40Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.322     2.859    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X40Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.322     2.859    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X40Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.588     2.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X39Y94         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=47, routed)          0.319     2.492    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.537 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.322     2.859    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X40Y96         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10071, routed)       0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=510, routed)         0.860     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X40Y96         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.582     2.070    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.978    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.881    





