{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574036582864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574036582872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 21:23:02 2019 " "Processing started: Sun Nov 17 21:23:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574036582872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036582872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036582872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574036583468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574036583469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_32b-MUX " "Found design unit 1: Mux_2to1_32b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_32b " "Found entity 1: Mux_2to1_32b" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_5b-MUX " "Found design unit 1: Mux_2to1_5b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_5b " "Found entity 1: Mux_2to1_5b" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/generic3to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/generic3to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic3to1Mux-MUX " "Found design unit 1: Generic3to1Mux-MUX" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic3to1Mux " "Found entity 1: Generic3to1Mux" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu-CPU " "Found design unit 1: Cpu-CPU" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu " "Found entity 1: Cpu" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_memwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_MEMWB-A " "Found design unit 1: Reg_Pipe_MEMWB-A" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_MEMWB " "Found entity 1: Reg_Pipe_MEMWB" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IFID-REG_PIPE " "Found design unit 1: Reg_Pipe_IFID-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IFID " "Found entity 1: Reg_Pipe_IFID" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IDEX-REG_PIPE " "Found design unit 1: Reg_Pipe_IDEX-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IDEX " "Found entity 1: Reg_Pipe_IDEX" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_exmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_EXMEM-REG_PIPE " "Found design unit 1: Reg_Pipe_EXMEM-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608650 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_EXMEM " "Found entity 1: Reg_Pipe_EXMEM" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/fileregister/fileregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/fileregister/fileregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FileRegister-REGS " "Found design unit 1: FileRegister-REGS" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608656 ""} { "Info" "ISGN_ENTITY_NAME" "1 FileRegister " "Found entity 1: FileRegister" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/instruction/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/instruction/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-MEM " "Found design unit 1: InstructionMemory-MEM" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608665 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/data/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/data/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-MEM " "Found design unit 1: DataMemory-MEM" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608673 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/extend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/extend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-SE " "Found design unit 1: SignExtend-SE" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608684 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-ALU " "Found design unit 1: Alu-ALU" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft2_26to28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft2_26to28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_26to28-SL " "Found design unit 1: ShiftLeft2_26to28-SL" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_26to28 " "Found entity 1: ShiftLeft2_26to28" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-SL " "Found design unit 1: ShiftLeft-SL" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608722 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-PC " "Found design unit 1: ProgramCounter-PC" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCincrement-INC " "Found design unit 1: PCincrement-INC" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608748 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCincrement " "Found entity 1: PCincrement" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/controlunit/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-UC " "Found design unit 1: ControlUnit-UC" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608774 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/alu/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/alu/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-AC " "Found design unit 1: AluControl-AC" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608796 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574036608796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036608796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cpu " "Elaborating entity \"Cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574036608980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED Cpu.vhd(241) " "Verilog HDL or VHDL warning at Cpu.vhd(241): object \"UNUSED\" assigned a value but never read" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574036608994 "|Cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:INST_MEM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:INST_MEM\"" {  } { { "src/cpu/Cpu.vhd" "INST_MEM" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(522) " "VHDL Process Statement warning at InstructionMemory.vhd(522): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609024 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(523) " "VHDL Process Statement warning at InstructionMemory.vhd(523): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609024 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(524) " "VHDL Process Statement warning at InstructionMemory.vhd(524): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609024 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(525) " "VHDL Process Statement warning at InstructionMemory.vhd(525): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609024 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMORY\[140\] InstructionMemory.vhd(17) " "Using initial value X (don't care) for net \"MEMORY\[140\]\" at InstructionMemory.vhd(17)" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036609024 "|Cpu|InstructionMemory:INST_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_32b Mux_2to1_32b:MUX_PC " "Elaborating entity \"Mux_2to1_32b\" for hierarchy \"Mux_2to1_32b:MUX_PC\"" {  } { { "src/cpu/Cpu.vhd" "MUX_PC" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCincrement PCincrement:PC_INC " "Elaborating entity \"PCincrement\" for hierarchy \"PCincrement:PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "PC_INC" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_26to28 ShiftLeft2_26to28:SHIFT_IF " "Elaborating entity \"ShiftLeft2_26to28\" for hierarchy \"ShiftLeft2_26to28:SHIFT_IF\"" {  } { { "src/cpu/Cpu.vhd" "SHIFT_IF" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic3to1Mux Generic3to1Mux:MUX_JUMP " "Elaborating entity \"Generic3to1Mux\" for hierarchy \"Generic3to1Mux:MUX_JUMP\"" {  } { { "src/cpu/Cpu.vhd" "MUX_JUMP" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "src/cpu/Cpu.vhd" "PC" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IFID Reg_Pipe_IFID:IFID " "Elaborating entity \"Reg_Pipe_IFID\" for hierarchy \"Reg_Pipe_IFID:IFID\"" {  } { { "src/cpu/Cpu.vhd" "IFID" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FileRegister FileRegister:FILE_REG " "Elaborating entity \"FileRegister\" for hierarchy \"FileRegister:FILE_REG\"" {  } { { "src/cpu/Cpu.vhd" "FILE_REG" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGWRITE FileRegister.vhd(25) " "VHDL Process Statement warning at FileRegister.vhd(25): signal \"REGWRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609072 "|Cpu|FileRegister:FILE_REG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WRITE_REGISTER FileRegister.vhd(25) " "VHDL Process Statement warning at FileRegister.vhd(25): signal \"WRITE_REGISTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609072 "|Cpu|FileRegister:FILE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SIGNAL_EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SIGNAL_EXTEND\"" {  } { { "src/cpu/Cpu.vhd" "SIGNAL_EXTEND" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:UC\"" {  } { { "src/cpu/Cpu.vhd" "UC" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609081 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGNAL_JUMP ControlUnit.vhd(23) " "VHDL Process Statement warning at ControlUnit.vhd(23): inferring latch(es) for signal or variable \"SIGNAL_JUMP\", which holds its previous value in one or more paths through the process" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574036609086 "|Cpu|ControlUnit:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGNAL_JUMP\[1\] ControlUnit.vhd(23) " "Inferred latch for \"SIGNAL_JUMP\[1\]\" at ControlUnit.vhd(23)" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036609086 "|Cpu|ControlUnit:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGNAL_JUMP\[0\] ControlUnit.vhd(23) " "Inferred latch for \"SIGNAL_JUMP\[0\]\" at ControlUnit.vhd(23)" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036609086 "|Cpu|ControlUnit:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IDEX Reg_Pipe_IDEX:IDEX " "Elaborating entity \"Reg_Pipe_IDEX\" for hierarchy \"Reg_Pipe_IDEX:IDEX\"" {  } { { "src/cpu/Cpu.vhd" "IDEX" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:SHIFT_LEFT " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:SHIFT_LEFT\"" {  } { { "src/cpu/Cpu.vhd" "SHIFT_LEFT" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_5b Mux_2to1_5b:MUX_REGDST " "Elaborating entity \"Mux_2to1_5b\" for hierarchy \"Mux_2to1_5b:MUX_REGDST\"" {  } { { "src/cpu/Cpu.vhd" "MUX_REGDST" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:ALU_CONTROL " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:ALU_CONTROL\"" {  } { { "src/cpu/Cpu.vhd" "ALU_CONTROL" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609103 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULA_CODE AluControl.vhd(16) " "VHDL Process Statement warning at AluControl.vhd(16): inferring latch(es) for signal or variable \"ULA_CODE\", which holds its previous value in one or more paths through the process" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574036609105 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[1\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[1\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036609105 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[0\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[0\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036609105 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:ADDER_SHIFT2_PC_INC " "Elaborating entity \"Alu\" for hierarchy \"Alu:ADDER_SHIFT2_PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "ADDER_SHIFT2_PC_INC" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(28) " "VHDL Process Statement warning at Alu.vhd(28): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609108 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(34) " "VHDL Process Statement warning at Alu.vhd(34): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574036609108 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_EXMEM Reg_Pipe_EXMEM:EXMEM " "Elaborating entity \"Reg_Pipe_EXMEM\" for hierarchy \"Reg_Pipe_EXMEM:EXMEM\"" {  } { { "src/cpu/Cpu.vhd" "EXMEM" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DATA_MEMORY " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DATA_MEMORY\"" {  } { { "src/cpu/Cpu.vhd" "DATA_MEMORY" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_MEMWB Reg_Pipe_MEMWB:MEMWB " "Elaborating entity \"Reg_Pipe_MEMWB\" for hierarchy \"Reg_Pipe_MEMWB:MEMWB\"" {  } { { "src/cpu/Cpu.vhd" "MEMWB" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036609183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574036610838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574036610838 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/mblabs/Documents/Meus documentos/Projects_SourceCode/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574036611022 "|Cpu|CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574036611022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574036611022 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574036611022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574036611022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574036611153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 21:23:31 2019 " "Processing ended: Sun Nov 17 21:23:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574036611153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574036611153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574036611153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574036611153 ""}
